Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Dec 12 14:37:58 2022
| Host         : ucompute1.physics.umd.edu running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PEA_top_module_1_timing_summary_routed_1.rpt -pb PEA_top_module_1_timing_summary_routed_1.pb -rpx PEA_top_module_1_timing_summary_routed_1.rpx -warn_on_violation
| Design       : PEA_top_module_1
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                              Violations  
---------  ----------------  -------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                    4           
TIMING-18  Warning           Missing input or output delay                            86          
TIMING-50  Warning           Unrealistic path requirement between same-level latches  8           
LATCH-1    Advisory          Existing latches in the design                           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (5)
7. checking multiple_clock (35)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (35)
-------------------------------
 There are 35 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                 1830        0.017        0.000                      0                 1830        8.750        0.000                       0                   303  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                            ------------       ----------      --------------
clk                                              {0.000 10.000}     20.000          50.000          
  FSM2/COMMAND_MEM_CONTROLLER/state[0]           {0.000 10.000}     20.000          50.000          
  FSM2/COMMAND_MEM_CONTROLLER/state[1]           {0.000 10.000}     20.000          50.000          
  FSM2/COMMAND_MEM_CONTROLLER/state[2]           {0.000 10.000}     20.000          50.000          
  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[0]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[1]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[2]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[3]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[4]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[5]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[6]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[7]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/state_reg[0]                  {0.000 10.000}     20.000          50.000          
  FSM2/get_command/state_reg[1]                  {0.000 10.000}     20.000          50.000          
clock                                            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                   14.052        0.000                      0                   17        0.140        0.000                      0                   17        8.750        0.000                       0                   268  
  FSM2/COMMAND_MEM_CONTROLLER/state[0]                                                                                                                                                             9.500        0.000                       0                    10  
  FSM2/COMMAND_MEM_CONTROLLER/state[1]                                                                                                                                                             9.500        0.000                       0                    10  
  FSM2/COMMAND_MEM_CONTROLLER/state[2]                                                                                                                                                             9.500        0.000                       0                    10  
  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                   20        0.551        0.000                      0                   20        9.500        0.000                       0                    23  
  FSM2/get_command/instr_reg_n_0_[0]                   0.000        0.000                      0                    2        0.667        0.000                      0                    2        9.500        0.000                       0                     2  
  FSM2/get_command/instr_reg_n_0_[1]                   0.000        0.000                      0                    2        0.821        0.000                      0                    2        9.500        0.000                       0                     2  
  FSM2/get_command/instr_reg_n_0_[2]                                                                                                                                                               9.500        0.000                       0                     2  
  FSM2/get_command/instr_reg_n_0_[3]                                                                                                                                                               9.500        0.000                       0                     2  
  FSM2/get_command/instr_reg_n_0_[4]                                                                                                                                                               9.500        0.000                       0                     2  
  FSM2/get_command/instr_reg_n_0_[5]                                                                                                                                                               9.500        0.000                       0                     2  
  FSM2/get_command/instr_reg_n_0_[6]                                                                                                                                                               9.500        0.000                       0                     2  
  FSM2/get_command/instr_reg_n_0_[7]                                                                                                                                                               9.500        0.000                       0                     2  
  FSM2/get_command/state_reg[0]                        0.000        0.000                      0                   20        0.528        0.000                      0                   20        9.500        0.000                       0                    23  
  FSM2/get_command/state_reg[1]                        0.000        0.000                      0                   20        0.321        0.000                      0                   20        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
FSM2/COMMAND_MEM_CONTROLLER/state[0]           clk                                                  2.887        0.000                      0                 1767        0.175        0.000                      0                 1767  
FSM2/COMMAND_MEM_CONTROLLER/state[1]           clk                                                  3.176        0.000                      0                 1767        0.123        0.000                      0                 1767  
FSM2/COMMAND_MEM_CONTROLLER/state[2]           clk                                                  2.820        0.000                      0                 1767        0.280        0.000                      0                 1767  
FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  clk                                                 11.724        0.000                      0                   22        0.980        0.000                      0                   22  
FSM2/get_command/state_reg[0]                  clk                                                 15.524        0.000                      0                   22        0.825        0.000                      0                   22  
FSM2/get_command/state_reg[1]                  clk                                                 15.261        0.000                      0                   22        0.978        0.000                      0                   22  
clk                                            FSM2/COMMAND_MEM_CONTROLLER/state[0]                 7.209        0.000                      0                   10        0.158        0.000                      0                   10  
clk                                            FSM2/COMMAND_MEM_CONTROLLER/state[1]                 6.979        0.000                      0                   10        0.227        0.000                      0                   10  
clk                                            FSM2/COMMAND_MEM_CONTROLLER/state[2]                 7.260        0.000                      0                   10        0.135        0.000                      0                   10  
clk                                            FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                   20        7.292        0.000                      0                   20  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.078        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.085        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[2]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.051        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[3]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.351        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[4]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.177        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[5]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.068        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[6]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.271        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[7]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.017        0.000                      0                    1  
FSM2/get_command/state_reg[0]                  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                   20        0.021        0.000                      0                   20  
FSM2/get_command/state_reg[1]                  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                   20        0.080        0.000                      0                   20  
clk                                            FSM2/get_command/instr_reg_n_0_[0]                   7.378        0.000                      0                    2        0.523        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[0]                   0.000        0.000                      0                    2        0.414        0.000                      0                    2  
clk                                            FSM2/get_command/instr_reg_n_0_[1]                   7.117        0.000                      0                    2        0.658        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[1]                   0.000        0.000                      0                    2        0.530        0.000                      0                    2  
clk                                            FSM2/get_command/instr_reg_n_0_[2]                   7.727        0.000                      0                    2        0.322        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[2]                   0.000        0.000                      0                    2        0.194        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[2]                   0.000        0.000                      0                    2        0.213        0.000                      0                    2  
clk                                            FSM2/get_command/instr_reg_n_0_[3]                   7.723        0.000                      0                    2        0.327        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[3]                   0.000        0.000                      0                    2        0.200        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[3]                   0.000        0.000                      0                    2        0.219        0.000                      0                    2  
clk                                            FSM2/get_command/instr_reg_n_0_[4]                   7.305        0.000                      0                    2        0.563        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[4]                   0.000        0.000                      0                    2        0.435        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[4]                   0.000        0.000                      0                    2        0.454        0.000                      0                    2  
clk                                            FSM2/get_command/instr_reg_n_0_[5]                   7.251        0.000                      0                    2        0.584        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[5]                   0.000        0.000                      0                    2        0.456        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[5]                   0.000        0.000                      0                    2        0.475        0.000                      0                    2  
clk                                            FSM2/get_command/instr_reg_n_0_[6]                   7.770        0.000                      0                    2        0.279        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[6]                   0.000        0.000                      0                    2        0.151        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[6]                   0.000        0.000                      0                    2        0.170        0.000                      0                    2  
clk                                            FSM2/get_command/instr_reg_n_0_[7]                   7.544        0.000                      0                    2        0.428        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[7]                   0.000        0.000                      0                    2        0.300        0.000                      0                    2  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[7]                   0.000        0.000                      0                    2        0.319        0.000                      0                    2  
clk                                            FSM2/get_command/state_reg[0]                        0.000        0.000                      0                   20        7.627        0.000                      0                   20  
FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  FSM2/get_command/state_reg[0]                        0.000        0.000                      0                   20        0.501        0.000                      0                   20  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.252        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.258        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[2]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.274        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[3]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.525        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[4]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.351        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[5]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.242        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[6]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.445        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[7]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.275        0.000                      0                    1  
FSM2/get_command/state_reg[1]                  FSM2/get_command/state_reg[0]                        0.000        0.000                      0                   20        0.313        0.000                      0                   20  
clk                                            FSM2/get_command/state_reg[1]                        0.000        0.000                      0                   20        7.364        0.000                      0                   20  
FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  FSM2/get_command/state_reg[1]                        0.000        0.000                      0                   20        0.331        0.000                      0                   20  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.081        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.088        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[2]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.103        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[3]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.354        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[4]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.181        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[5]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.071        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[6]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.274        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[7]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.089        0.000                      0                    1  
FSM2/get_command/state_reg[0]                  FSM2/get_command/state_reg[1]                        0.000        0.000                      0                   20        0.086        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                FSM2/COMMAND_MEM_CONTROLLER/state[0]                                        
(none)                                FSM2/COMMAND_MEM_CONTROLLER/state[1]                                        
(none)                                FSM2/COMMAND_MEM_CONTROLLER/state[2]                                        
(none)                                FSM2/get_command/instr_reg_n_0_[0]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[1]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[2]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[3]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[4]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[5]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[6]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[7]                                          
(none)                                clk                                                                         
(none)                                                                      clk                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.052ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 0.867ns (15.395%)  route 4.765ns (84.605%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 24.561 - 20.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     5.354 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.550     8.904    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.299     9.203 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2/O
                         net (fo=4, routed)           0.833    10.036    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I3_O)        0.149    10.185 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]_i_1/O
                         net (fo=1, routed)           0.382    10.567    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[7]
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.514    24.561    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                         clock pessimism              0.348    24.909    
                         clock uncertainty           -0.035    24.874    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)       -0.255    24.619    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         24.619    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 14.052    

Slack (MET) :             14.358ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 0.966ns (17.215%)  route 4.645ns (82.785%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 24.561 - 20.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     5.354 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.550     8.904    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.299     9.203 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2/O
                         net (fo=4, routed)           0.833    10.036    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2_n_0
    SLICE_X5Y34          LUT3 (Prop_lut3_I1_O)        0.124    10.160 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_3/O
                         net (fo=1, routed)           0.263    10.423    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_3_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I3_O)        0.124    10.547 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_2/O
                         net (fo=1, routed)           0.000    10.547    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[9]
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.514    24.561    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                         clock pessimism              0.348    24.909    
                         clock uncertainty           -0.035    24.874    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.031    24.905    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                 14.358    

Slack (MET) :             14.658ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.094ns (20.397%)  route 4.269ns (79.603%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 24.562 - 20.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     5.354 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.980     9.334    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X6Y36          LUT4 (Prop_lut4_I1_O)        0.327     9.661 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]_i_2/O
                         net (fo=1, routed)           0.290     9.951    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]_i_2_n_0
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.348    10.299 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.299    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[4]
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    24.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                         clock pessimism              0.351    24.913    
                         clock uncertainty           -0.035    24.878    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.079    24.957    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         24.957    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 14.658    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.842ns (15.966%)  route 4.432ns (84.034%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 24.562 - 20.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     5.354 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.980     9.334    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X6Y36          LUT5 (Prop_lut5_I3_O)        0.299     9.633 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]_i_2/O
                         net (fo=1, routed)           0.452    10.085    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]_i_2_n_0
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124    10.209 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.209    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[5]
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    24.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                         clock pessimism              0.351    24.913    
                         clock uncertainty           -0.035    24.878    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.077    24.955    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         24.955    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 14.746    

Slack (MET) :             14.981ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.842ns (16.886%)  route 4.144ns (83.114%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 24.561 - 20.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     5.354 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.550     8.904    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.299     9.203 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2/O
                         net (fo=4, routed)           0.595     9.798    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I3_O)        0.124     9.922 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.922    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[6]
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.514    24.561    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                         clock pessimism              0.348    24.909    
                         clock uncertainty           -0.035    24.874    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.029    24.903    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         24.903    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                 14.981    

Slack (MET) :             15.151ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.842ns (17.474%)  route 3.977ns (82.526%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 24.561 - 20.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     5.354 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.550     8.904    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.299     9.203 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2/O
                         net (fo=4, routed)           0.427     9.630    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     9.754 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.754    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[8]
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.514    24.561    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                         clock pessimism              0.348    24.909    
                         clock uncertainty           -0.035    24.874    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.031    24.905    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 15.151    

Slack (MET) :             15.517ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.746ns (16.496%)  route 3.776ns (83.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 24.562 - 20.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     5.354 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.776     9.130    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.327     9.457 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.457    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[1]
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    24.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                         clock pessimism              0.373    24.935    
                         clock uncertainty           -0.035    24.900    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.075    24.975    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.975    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                 15.517    

Slack (MET) :             15.734ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.718ns (16.747%)  route 3.569ns (83.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 24.562 - 20.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     5.354 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.569     8.923    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.299     9.222 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.222    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[3]
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    24.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                         clock pessimism              0.351    24.913    
                         clock uncertainty           -0.035    24.878    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.079    24.957    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.957    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                 15.734    

Slack (MET) :             18.375ns  (required time - arrival time)
  Source:                 FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.580ns (35.833%)  route 1.039ns (64.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 24.550 - 20.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.617     4.920    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     5.376 f  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           1.039     6.415    FSM2/DATA_MEM_CONTROLLER/state[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.539 r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.539    FSM2/DATA_MEM_CONTROLLER/next_state[0]
    SLICE_X4Y25          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.503    24.550    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.370    24.920    
                         clock uncertainty           -0.035    24.885    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.029    24.914    FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.914    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                 18.375    

Slack (MET) :             18.388ns  (required time - arrival time)
  Source:                 FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.580ns (36.083%)  route 1.027ns (63.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 24.550 - 20.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.617     4.920    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     5.376 r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           1.027     6.404    FSM2/DATA_MEM_CONTROLLER/state[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     6.528 r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.000     6.528    FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[2]_i_2_n_0
    SLICE_X4Y25          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.503    24.550    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.370    24.920    
                         clock uncertainty           -0.035    24.885    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.031    24.916    FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         24.916    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                 18.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           0.088     1.810    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[3]
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                         clock pessimism             -0.512     1.594    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.121     1.715    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           0.069     1.778    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.099     1.877 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.877    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[2]
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                         clock pessimism             -0.525     1.581    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.092     1.673    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.745 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           0.149     1.894    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X6Y36          LUT4 (Prop_lut4_I2_O)        0.045     1.939 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.939    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[4]
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                         clock pessimism             -0.525     1.581    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.121     1.702    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_state_module_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.086%)  route 0.182ns (49.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.141     1.689 f  FSM2/FSM_sequential_state_module_reg[1]/Q
                         net (fo=6, routed)           0.182     1.871    FSM2/state_module[1]
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.042     1.913 r  FSM2/FSM_sequential_state_module[1]_i_1/O
                         net (fo=1, routed)           0.000     1.913    FSM2_n_5
    SLICE_X15Y22         FDCE                                         r  FSM_sequential_state_module_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825     2.070    clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM_sequential_state_module_reg[1]/C
                         clock pessimism             -0.522     1.548    
    SLICE_X15Y22         FDCE (Hold_fdce_C_D)         0.107     1.655    FSM_sequential_state_module_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 FSM_sequential_state_module_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/FSM_sequential_state_module_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.941%)  route 0.171ns (45.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM_sequential_state_module_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.164     1.712 r  FSM_sequential_state_module_reg[0]/Q
                         net (fo=3, routed)           0.171     1.883    FSM2/get_command/FSM_sequential_state_module_reg[0]_0[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.928 r  FSM2/get_command/FSM_sequential_state_module[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.928    FSM2/get_command_n_12
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825     2.070    FSM2/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
                         clock pessimism             -0.522     1.548    
    SLICE_X12Y22         FDCE (Hold_fdce_C_D)         0.121     1.669    FSM2/FSM_sequential_state_module_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           0.168     1.890    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.045     1.935 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.935    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[6]
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.860     2.105    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                         clock pessimism             -0.524     1.581    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.091     1.672    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.745 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/Q
                         net (fo=3, routed)           0.175     1.920    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]
    SLICE_X6Y36          LUT4 (Prop_lut4_I2_O)        0.045     1.965 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.965    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[5]
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                         clock pessimism             -0.525     1.581    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.120     1.701    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/FSM_sequential_state_module_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  FSM2/FSM_sequential_state_module_reg[1]/Q
                         net (fo=6, routed)           0.182     1.871    FSM2/state_module[1]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.916 r  FSM2/FSM_sequential_state_module[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.916    FSM2/FSM_sequential_state_module[1]_i_1__0_n_0
    SLICE_X15Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825     2.070    FSM2/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[1]/C
                         clock pessimism             -0.522     1.548    
    SLICE_X15Y22         FDCE (Hold_fdce_C_D)         0.092     1.640    FSM2/FSM_sequential_state_module_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.183ns (46.125%)  route 0.214ns (53.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           0.214     1.936    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X7Y36          LUT4 (Prop_lut4_I3_O)        0.042     1.978 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.978    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[1]
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                         clock pessimism             -0.525     1.581    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.107     1.688    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.582     1.572    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.128     1.700 r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.172     1.872    FSM2/DATA_MEM_CONTROLLER/state[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.102     1.974 r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.974    FSM2/DATA_MEM_CONTROLLER/next_state[1]
    SLICE_X4Y25          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.850     2.095    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.523     1.572    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.107     1.679    FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X12Y22    FSM_sequential_state_module_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X15Y22    FSM_sequential_state_module_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X12Y22    FSM2/FSM_sequential_state_module_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X15Y22    FSM2/FSM_sequential_state_module_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y35     FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y35     FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y35     FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y36     FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y36     FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y36    FSM2/RAM_COMMAND/ram_reg_0_63_15_15/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y36    FSM2/RAM_COMMAND/ram_reg_0_63_15_15/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y32     FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y36    FSM2/RAM_COMMAND/ram_reg_0_63_15_15/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y36    FSM2/RAM_COMMAND/ram_reg_0_63_15_15/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[0]
  To Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/COMMAND_MEM_CONTROLLER/state[0]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X7Y35  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X7Y35  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X7Y35  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X7Y35  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[1]
  To Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/COMMAND_MEM_CONTROLLER/state[1]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X7Y35  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X7Y35  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X7Y35  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X7Y35  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[2]
  To Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/COMMAND_MEM_CONTROLLER/state[2]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X7Y35  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X7Y35  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X7Y35  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X7Y35  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y36  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.593ns (49.898%)  route 0.595ns (50.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.691ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      4.163ns
    Time given to startpoint:         4.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.595    11.308    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    11.432    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.691     7.269    
                         time borrowed                4.163    11.432    
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.593ns (50.109%)  route 0.590ns (49.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.691ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      4.158ns
    Time given to startpoint:         4.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.590    11.303    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.427 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.427    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.691     7.269    
                         time borrowed                4.158    11.427    
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.593ns (53.984%)  route 0.505ns (46.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.691ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      4.073ns
    Time given to startpoint:         4.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.505    11.218    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.342 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.342    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.691     7.269    
                         time borrowed                4.073    11.342    
  -------------------------------------------------------------------
                         required time                         11.342    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.593ns (54.182%)  route 0.501ns (45.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.691ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      4.069ns
    Time given to startpoint:         4.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.501    11.214    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.338 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.338    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.691     7.269    
                         time borrowed                4.069    11.338    
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.593ns (51.570%)  route 0.557ns (48.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.691ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      4.031ns
    Time given to startpoint:         4.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.557    11.270    FSM2/get_command/rd_en_ram_command
    SLICE_X15Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.394    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.652     6.671    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.691     7.362    
                         time borrowed                4.031    11.394    
  -------------------------------------------------------------------
                         required time                         11.394    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.593ns (55.835%)  route 0.469ns (44.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.691ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      4.028ns
    Time given to startpoint:         4.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.469    11.182    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.306    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.587    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.691     7.278    
                         time borrowed                4.028    11.306    
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.593ns (47.880%)  route 0.646ns (52.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.691ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.969ns
    Time given to startpoint:         3.969ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.646    11.358    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.482 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.482    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.822    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.691     7.513    
                         time borrowed                3.969    11.482    
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.593ns (52.588%)  route 0.535ns (47.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.803ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.707ns
    Time given to startpoint:         3.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.535    11.247    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.371 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.371    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.861    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.803     7.664    
                         time borrowed                3.707    11.371    
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.248ns (5.405%)  route 4.340ns (94.595%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.246ns
    Computed max time borrow:         10.246ns
    Time borrowed from endpoint:      2.890ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          2.452     7.765    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.889 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_2/O
                         net (fo=2, routed)           1.888     9.778    FSM2/get_command/next_rd_addr_command_reg[8]_i_2_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.902    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.587    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism              0.460     7.047    
                         clock uncertainty           -0.035     7.012    
                         time borrowed                2.890     9.902    
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.248ns (5.196%)  route 4.525ns (94.804%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.800ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.765ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          2.452     7.765    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.889 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_2/O
                         net (fo=2, routed)           2.073     9.962    FSM2/get_command/next_rd_addr_command_reg[8]_i_2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.086 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.086    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.861    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism              0.460     7.321    
                         clock uncertainty           -0.035     7.286    
                         time borrowed                2.800    10.086    
  -------------------------------------------------------------------
                         required time                         10.086    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        3.403ns  (logic 0.100ns (2.939%)  route 3.303ns (97.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.656ns = ( 17.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 14.853 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439    14.486    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367    14.853 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          3.303    18.155    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.100    18.255 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    18.255    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.656    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.460    17.196    
                         clock uncertainty            0.035    17.231    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.473    17.704    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.704    
                         arrival time                          18.255    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        3.131ns  (logic 0.100ns (3.194%)  route 3.031ns (96.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.345ns = ( 17.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 14.853 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439    14.486    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367    14.853 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          3.031    17.884    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.100    17.984 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    17.984    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635    17.345    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.460    16.885    
                         clock uncertainty            0.035    16.920    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.472    17.392    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.392    
                         arrival time                          17.984    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        3.238ns  (logic 0.100ns (3.089%)  route 3.138ns (96.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 17.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 14.853 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439    14.486    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367    14.853 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          3.138    17.990    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y24         LUT5 (Prop_lut5_I1_O)        0.100    18.090 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.090    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.354    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.460    16.894    
                         clock uncertainty            0.035    16.929    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.532    17.461    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.461    
                         arrival time                          18.090    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        3.181ns  (logic 0.100ns (3.144%)  route 3.081ns (96.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 17.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 14.853 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439    14.486    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367    14.853 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          3.081    17.933    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.100    18.033 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.033    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.354    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.460    16.894    
                         clock uncertainty            0.035    16.929    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.472    17.401    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.401    
                         arrival time                          18.033    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        3.252ns  (logic 0.100ns (3.075%)  route 3.152ns (96.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 17.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 14.853 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439    14.486    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367    14.853 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          3.152    18.005    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.100    18.105 f  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.105    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.354    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism             -0.460    16.894    
                         clock uncertainty            0.035    16.929    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.535    17.464    FSM2/get_command/next_rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.464    
                         arrival time                          18.105    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.990ns  (logic 0.045ns (2.262%)  route 1.945ns (97.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 13.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.945    13.633    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.045    13.678 f  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.678    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.386    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.556    12.830    
                         clock uncertainty            0.035    12.865    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.170    13.035    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -13.035    
                         arrival time                          13.678    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.874ns  (logic 0.045ns (2.401%)  route 1.829ns (97.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 13.266 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.829    13.518    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y24         LUT5 (Prop_lut5_I1_O)        0.045    13.563 f  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.563    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.399    13.266    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism             -0.556    12.710    
                         clock uncertainty            0.035    12.745    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.170    12.915    FSM2/get_command/next_rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.915    
                         arrival time                          13.563    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.875ns  (logic 0.045ns (2.400%)  route 1.830ns (97.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 13.266 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.830    13.519    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y24         LUT6 (Prop_lut6_I1_O)        0.045    13.564 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.564    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.399    13.266    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.556    12.710    
                         clock uncertainty            0.035    12.745    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.170    12.915    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -12.915    
                         arrival time                          13.564    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.025ns  (logic 0.045ns (2.222%)  route 1.980ns (97.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 13.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.980    13.669    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.045    13.714 f  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.714    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.386    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.556    12.830    
                         clock uncertainty            0.035    12.865    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.169    13.034    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.034    
                         arrival time                          13.714    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.850ns  (logic 0.045ns (2.433%)  route 1.805ns (97.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 13.207 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.805    13.493    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.045    13.538 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.538    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.207    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.556    12.651    
                         clock uncertainty            0.035    12.687    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    12.857    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.857    
                         arrival time                          13.538    
  -------------------------------------------------------------------
                         slack                                  0.682    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/FSM_onehot_state_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y22  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y22  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y21  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y21  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y24  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y24  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y22  FSM2/get_command/done_get_cmd_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y22  FSM2/get_command/done_get_cmd_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y25  FSM2/get_command/en_rd_cmd_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y25  FSM2/get_command/en_rd_cmd_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.988ns  (logic 0.124ns (4.150%)  route 2.864ns (95.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 15.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      2.027ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.991ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.864    18.238    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.362 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.362    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.612    15.515    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.100    15.615 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.900    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.471    16.371    
                         clock uncertainty           -0.035    16.336    
                         time borrowed                2.027    18.362    
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -18.362    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.985ns  (logic 0.124ns (4.154%)  route 2.861ns (95.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 15.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      2.024ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.988ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.861    18.235    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.359 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.359    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.612    15.515    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.100    15.615 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.900    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.471    16.371    
                         clock uncertainty           -0.035    16.336    
                         time borrowed                2.024    18.359    
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -18.359    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.276     2.986    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.031 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.031    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.298     2.570    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.056     2.626 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.770    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.562     2.208    
                         clock uncertainty            0.035     2.243    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.364    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.045ns (3.403%)  route 1.277ns (96.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.277     2.987    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.032 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.032    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.298     2.570    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.056     2.626 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.770    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.562     2.208    
                         clock uncertainty            0.035     2.243    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.363    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.669    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[0]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.821ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.090ns  (logic 0.124ns (4.013%)  route 2.966ns (95.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 15.639 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      2.389ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.966    18.340    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.464 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.464    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.351    15.254    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.100    15.354 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.639    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.471    16.110    
                         clock uncertainty           -0.035    16.075    
                         time borrowed                2.389    18.464    
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.087ns  (logic 0.124ns (4.016%)  route 2.963ns (95.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 15.639 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      2.386ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.963    18.337    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.461 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.461    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.351    15.254    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.100    15.354 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.639    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.471    16.110    
                         clock uncertainty           -0.035    16.075    
                         time borrowed                2.386    18.461    
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                         -18.461    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.045ns (3.358%)  route 1.295ns (96.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.295     3.005    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.050 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.050    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.163     2.435    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.056     2.491 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.635    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.562     2.073    
                         clock uncertainty            0.035     2.109    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.230    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.045ns (3.353%)  route 1.297ns (96.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.297     3.007    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.052 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.052    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.163     2.435    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.056     2.491 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.635    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.562     2.073    
                         clock uncertainty            0.035     2.109    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.229    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.824    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[1]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[1]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[2]
  To Clock:  FSM2/get_command/instr_reg_n_0_[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[2]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[2]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[3]
  To Clock:  FSM2/get_command/instr_reg_n_0_[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[3]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[3]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[4]
  To Clock:  FSM2/get_command/instr_reg_n_0_[4]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[4]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[4]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[5]
  To Clock:  FSM2/get_command/instr_reg_n_0_[5]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[5]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[5]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[6]
  To Clock:  FSM2/get_command/instr_reg_n_0_[6]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[6]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[6]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[7]
  To Clock:  FSM2/get_command/instr_reg_n_0_[7]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[7]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[7]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_result/output_token_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y22  FSM2/MUX_status/output_token_reg[0]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[0]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.000ns (0.000%)  route 4.068ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      2.435ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          4.068     9.440    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.569    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
                         clock pessimism              0.471     7.041    
                         clock uncertainty           -0.035     7.006    
                         time borrowed                2.435     9.440    
  -------------------------------------------------------------------
                         required time                          9.440    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.000ns (0.000%)  route 3.612ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      2.252ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.612     8.984    FSM2/get_command/state_reg[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.295    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
                         clock pessimism              0.471     6.767    
                         clock uncertainty           -0.035     6.731    
                         time borrowed                2.252     8.984    
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.124ns (3.255%)  route 3.685ns (96.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.564ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      2.181ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.685     9.058    FSM2/get_command/state_reg[0]
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.182 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.182    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.837     6.564    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism              0.471     7.036    
                         clock uncertainty           -0.035     7.000    
                         time borrowed                2.181     9.182    
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.124ns (3.581%)  route 3.338ns (96.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.103ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.338     8.711    FSM2/get_command/state_reg[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.835 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.835    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.295    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.471     6.767    
                         clock uncertainty           -0.035     6.731    
                         time borrowed                2.103     8.835    
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.124ns (3.343%)  route 3.585ns (96.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.076ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.585     8.958    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.082    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.569    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.471     7.041    
                         clock uncertainty           -0.035     7.006    
                         time borrowed                2.076     9.082    
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.124ns (3.640%)  route 3.282ns (96.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.056ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.282     8.654    FSM2/get_command/state_reg[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.778 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.778    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.471     6.758    
                         clock uncertainty           -0.035     6.722    
                         time borrowed                2.056     8.778    
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.124ns (3.653%)  route 3.270ns (96.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.246ns
    Computed max time borrow:         10.246ns
    Time borrowed from endpoint:      2.035ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.270     8.642    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.766 r  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.766    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.295    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism              0.471     6.767    
                         clock uncertainty           -0.035     6.731    
                         time borrowed                2.035     8.766    
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.124ns (3.661%)  route 3.263ns (96.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.248ns
    Computed max time borrow:         10.248ns
    Time borrowed from endpoint:      2.028ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.992ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.263     8.635    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.759 r  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.759    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.295    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism              0.471     6.767    
                         clock uncertainty           -0.035     6.731    
                         time borrowed                2.028     8.759    
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.124ns (3.697%)  route 3.230ns (96.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.246ns
    Computed max time borrow:         10.246ns
    Time borrowed from endpoint:      1.995ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.960ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.230     8.603    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.727 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.727    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.295    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism              0.471     6.767    
                         clock uncertainty           -0.035     6.731    
                         time borrowed                1.995     8.727    
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.124ns (3.625%)  route 3.296ns (96.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.379ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.977ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.296     8.668    FSM2/get_command/state_reg[0]
    SLICE_X15Y24         LUT5 (Prop_lut5_I2_O)        0.124     8.792 r  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.792    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.652     6.379    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism              0.471     6.851    
                         clock uncertainty           -0.035     6.815    
                         time borrowed                1.977     8.792    
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        1.529ns  (logic 0.045ns (2.942%)  route 1.484ns (97.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 11.709 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555    11.545    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164    11.709 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.484    13.193    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.045    13.238 f  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.238    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.037    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism             -0.562    12.476    
                         clock uncertainty            0.035    12.511    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.199    12.710    FSM2/get_command/next_rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.710    
                         arrival time                          13.238    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        3.001ns  (logic 0.100ns (3.333%)  route 2.901ns (96.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.329ns = ( 17.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.901    17.801    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.100    17.901 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    17.901    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954    17.329    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.471    16.857    
                         clock uncertainty            0.035    16.893    
    SLICE_X13Y25         LDCE (Hold_ldce_G_D)         0.472    17.365    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -17.365    
                         arrival time                          17.901    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        3.020ns  (logic 0.100ns (3.311%)  route 2.920ns (96.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.321ns = ( 17.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.920    17.821    FSM2/get_command/state_reg[0]
    SLICE_X15Y25         LUT5 (Prop_lut5_I4_O)        0.100    17.921 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.921    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.321    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.471    16.849    
                         clock uncertainty            0.035    16.885    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.473    17.358    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.358    
                         arrival time                          17.921    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        3.012ns  (logic 0.100ns (3.320%)  route 2.912ns (96.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 17.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.912    17.813    FSM2/get_command/state_reg[0]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.100    17.913 f  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.913    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.925    17.300    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.471    16.828    
                         clock uncertainty            0.035    16.864    
    SLICE_X13Y22         LDCE (Hold_ldce_G_D)         0.472    17.336    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.336    
                         arrival time                          17.913    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        3.059ns  (logic 0.100ns (3.269%)  route 2.959ns (96.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.321ns = ( 17.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.959    17.860    FSM2/get_command/state_reg[0]
    SLICE_X15Y25         LUT5 (Prop_lut5_I4_O)        0.100    17.960 f  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    17.960    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.321    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.471    16.849    
                         clock uncertainty            0.035    16.885    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.472    17.357    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -17.357    
                         arrival time                          17.960    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.823ns  (logic 0.100ns (3.542%)  route 2.723ns (96.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.019ns = ( 17.019 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.723    17.624    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.100    17.724 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.724    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.019    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.471    16.547    
                         clock uncertainty            0.035    16.583    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.532    17.115    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.115    
                         arrival time                          17.724    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.764ns  (logic 0.100ns (3.618%)  route 2.664ns (96.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 17.010 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.664    17.565    FSM2/get_command/state_reg[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.100    17.665 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.665    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635    17.010    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.471    16.538    
                         clock uncertainty            0.035    16.574    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.471    17.045    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.045    
                         arrival time                          17.665    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.770ns  (logic 0.100ns (3.611%)  route 2.670ns (96.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 17.010 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.670    17.570    FSM2/get_command/state_reg[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.100    17.670 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    17.670    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635    17.010    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.471    16.538    
                         clock uncertainty            0.035    16.574    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.472    17.046    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.046    
                         arrival time                          17.670    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        1.663ns  (logic 0.045ns (2.705%)  route 1.618ns (97.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 11.709 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555    11.545    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164    11.709 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.618    13.327    FSM2/get_command/state_reg[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.045    13.372 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.372    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.033    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.562    12.472    
                         clock uncertainty            0.035    12.507    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    12.677    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.677    
                         arrival time                          13.372    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        1.705ns  (logic 0.045ns (2.639%)  route 1.660ns (97.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 11.709 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555    11.545    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164    11.709 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.660    13.369    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.045    13.414 f  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.414    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.037    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism             -0.562    12.476    
                         clock uncertainty            0.035    12.511    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.199    12.710    FSM2/get_command/next_rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.710    
                         arrival time                          13.414    
  -------------------------------------------------------------------
                         slack                                  0.704    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/state_reg[0]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/FSM_onehot_state_reg[1]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y22  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y22  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y21  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y21  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y24  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y24  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y22  FSM2/get_command/done_get_cmd_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y22  FSM2/get_command/done_get_cmd_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y25  FSM2/get_command/en_rd_cmd_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y25  FSM2/get_command/en_rd_cmd_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[1]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/done_get_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.000ns (0.000%)  route 4.781ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.768ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      2.900ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          4.781    10.093    FSM2/get_command/state_reg[1]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/done_get_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.768    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/done_get_cmd_reg/G
                         clock pessimism              0.460     7.228    
                         clock uncertainty           -0.035     7.193    
                         time borrowed                2.900    10.093    
  -------------------------------------------------------------------
                         required time                         10.093    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.248ns (6.170%)  route 3.772ns (93.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.533ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.246ns
    Computed max time borrow:         10.246ns
    Time borrowed from endpoint:      2.374ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.883     7.196    FSM2/get_command/state_reg[1]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.320 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_2/O
                         net (fo=2, routed)           1.888     9.208    FSM2/get_command/next_rd_addr_command_reg[8]_i_2_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.332 r  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.332    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.533    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism              0.460     6.993    
                         clock uncertainty           -0.035     6.958    
                         time borrowed                2.374     9.332    
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.124ns (2.962%)  route 4.063ns (97.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.768ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.306ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          4.063     9.375    FSM2/get_command/state_reg[1]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.499 r  FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.499    FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.768    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                         clock pessimism              0.460     7.228    
                         clock uncertainty           -0.035     7.193    
                         time borrowed                2.306     9.499    
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.124ns (2.964%)  route 4.060ns (97.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.768ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.303ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          4.060     9.372    FSM2/get_command/state_reg[1]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.496 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.496    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.768    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.460     7.228    
                         clock uncertainty           -0.035     7.193    
                         time borrowed                2.303     9.496    
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.248ns (5.898%)  route 3.956ns (94.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.285ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.883     7.196    FSM2/get_command/state_reg[1]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.320 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_2/O
                         net (fo=2, routed)           2.073     9.393    FSM2/get_command/next_rd_addr_command_reg[8]_i_2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.517    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.807    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism              0.460     7.267    
                         clock uncertainty           -0.035     7.232    
                         time borrowed                2.285     9.517    
  -------------------------------------------------------------------
                         required time                          9.517    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.124ns (3.038%)  route 3.957ns (96.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.161ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          3.957     9.269    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.393 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.393    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.807    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.460     7.267    
                         clock uncertainty           -0.035     7.232    
                         time borrowed                2.161     9.393    
  -------------------------------------------------------------------
                         required time                          9.393    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.124ns (3.291%)  route 3.644ns (96.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      2.131ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          3.644     8.956    FSM2/get_command/state_reg[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.080 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.080    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.460     6.984    
                         clock uncertainty           -0.035     6.949    
                         time borrowed                2.131     9.080    
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.124ns (3.307%)  route 3.626ns (96.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.113ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          3.626     8.938    FSM2/get_command/state_reg[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.062 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.062    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.460     6.984    
                         clock uncertainty           -0.035     6.949    
                         time borrowed                2.113     9.062    
  -------------------------------------------------------------------
                         required time                          9.062    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.124ns (3.299%)  route 3.635ns (96.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.533ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.244ns
    Computed max time borrow:         10.244ns
    Time borrowed from endpoint:      2.113ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          3.635     8.947    FSM2/get_command/state_reg[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.071 r  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.071    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.533    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism              0.460     6.993    
                         clock uncertainty           -0.035     6.958    
                         time borrowed                2.113     9.071    
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.124ns (3.308%)  route 3.625ns (96.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.112ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          3.625     8.937    FSM2/get_command/state_reg[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.061 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.061    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.460     6.984    
                         clock uncertainty           -0.035     6.949    
                         time borrowed                2.112     9.061    
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        3.100ns  (logic 0.100ns (3.226%)  route 3.000ns (96.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.584ns = ( 17.584 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 14.852 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367    14.852 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          3.000    17.852    FSM2/get_command/state_reg[1]
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.100    17.952 f  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    17.952    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.584    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.460    17.124    
                         clock uncertainty            0.035    17.159    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.472    17.631    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -17.631    
                         arrival time                          17.952    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.878ns  (logic 0.100ns (3.475%)  route 2.778ns (96.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.282ns = ( 17.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 14.852 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367    14.852 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          2.778    17.630    FSM2/get_command/state_reg[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.100    17.730 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.730    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.282    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.460    16.822    
                         clock uncertainty            0.035    16.857    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.472    17.329    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.329    
                         arrival time                          17.730    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.878ns  (logic 0.100ns (3.474%)  route 2.778ns (96.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.282ns = ( 17.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 14.852 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367    14.852 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          2.778    17.630    FSM2/get_command/state_reg[1]
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.100    17.730 f  FSM2/get_command/next_rd_addr_command_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.730    FSM2/get_command/next_rd_addr_command__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.282    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[0]/G
                         clock pessimism             -0.460    16.822    
                         clock uncertainty            0.035    16.857    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.471    17.328    FSM2/get_command/next_rd_addr_command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.328    
                         arrival time                          17.730    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.830ns  (logic 0.045ns (2.460%)  route 1.785ns (97.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 13.383 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.785    13.471    FSM2/get_command/state_reg[1]
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.045    13.516 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.516    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.383    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.556    12.827    
                         clock uncertainty            0.035    12.862    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.170    13.032    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.032    
                         arrival time                          13.516    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.661ns  (logic 0.045ns (2.709%)  route 1.616ns (97.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 13.204 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.616    13.303    FSM2/get_command/state_reg[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.045    13.348 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.348    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.204    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.556    12.648    
                         clock uncertainty            0.035    12.683    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    12.853    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.853    
                         arrival time                          13.348    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.685ns  (logic 0.045ns (2.671%)  route 1.640ns (97.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 13.204 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.640    13.327    FSM2/get_command/state_reg[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.045    13.372 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.372    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.204    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.556    12.648    
                         clock uncertainty            0.035    12.683    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.169    12.852    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.852    
                         arrival time                          13.372    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.784ns  (logic 0.045ns (2.523%)  route 1.739ns (97.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 13.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.739    13.426    FSM2/get_command/state_reg[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I0_O)        0.045    13.471 f  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.471    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.399    13.263    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism             -0.556    12.707    
                         clock uncertainty            0.035    12.742    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.170    12.912    FSM2/get_command/next_rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.912    
                         arrival time                          13.471    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.912ns  (logic 0.045ns (2.353%)  route 1.867ns (97.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 13.383 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.867    13.554    FSM2/get_command/state_reg[1]
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.045    13.599 f  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.599    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.383    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.556    12.827    
                         clock uncertainty            0.035    12.862    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.169    13.031    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.031    
                         arrival time                          13.599    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.767ns  (logic 0.045ns (2.546%)  route 1.722ns (97.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 13.208 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.722    13.409    FSM2/get_command/state_reg[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I0_O)        0.045    13.454 f  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.454    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.208    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism             -0.556    12.652    
                         clock uncertainty            0.035    12.687    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.199    12.886    FSM2/get_command/next_rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.886    
                         arrival time                          13.454    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/done_get_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.874ns  (logic 0.000ns (0.000%)  route 1.874ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 13.347 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.874    13.561    FSM2/get_command/state_reg[1]
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/done_get_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.483    13.347    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/done_get_cmd_reg/G
                         clock pessimism             -0.556    12.791    
                         clock uncertainty            0.035    12.826    
    SLICE_X13Y22         LDCE (Hold_ldce_G_D)         0.148    12.974    FSM2/get_command/done_get_cmd_reg
  -------------------------------------------------------------------
                         required time                        -12.974    
                         arrival time                          13.561    
  -------------------------------------------------------------------
                         slack                                  0.586    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/state_reg[1]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/FSM_onehot_state_reg[2]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y22  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y22  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y21  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y21  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y24  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y24  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y22  FSM2/get_command/done_get_cmd_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y22  FSM2/get_command/done_get_cmd_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y25  FSM2/get_command/en_rd_cmd_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y25  FSM2/get_command/en_rd_cmd_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[0]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.885ns (20.455%)  route 3.442ns (79.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    6.958ns = ( 16.958 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.860    16.251    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.150    16.401 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.958    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.719 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.575    19.294    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.418 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_320_383_6_8_i_1/O
                         net (fo=14, routed)          1.867    21.284    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WE
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WCLK
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMA/CLK
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.171    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.171    
                         arrival time                         -21.284    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.885ns (20.455%)  route 3.442ns (79.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    6.958ns = ( 16.958 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.860    16.251    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.150    16.401 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.958    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.719 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.575    19.294    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.418 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_320_383_6_8_i_1/O
                         net (fo=14, routed)          1.867    21.284    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WE
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WCLK
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMB/CLK
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.171    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.171    
                         arrival time                         -21.284    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.885ns (20.455%)  route 3.442ns (79.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    6.958ns = ( 16.958 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.860    16.251    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.150    16.401 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.958    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.719 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.575    19.294    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.418 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_320_383_6_8_i_1/O
                         net (fo=14, routed)          1.867    21.284    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WE
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WCLK
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMC/CLK
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.171    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         24.171    
                         arrival time                         -21.284    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.885ns (20.455%)  route 3.442ns (79.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    6.958ns = ( 16.958 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.860    16.251    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.150    16.401 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.958    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.719 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.575    19.294    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.418 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_320_383_6_8_i_1/O
                         net (fo=14, routed)          1.867    21.284    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WE
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WCLK
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMD/CLK
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.171    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         24.171    
                         arrival time                         -21.284    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        4.002ns  (logic 0.885ns (22.116%)  route 3.117ns (77.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    6.958ns = ( 16.958 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.860    16.251    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.150    16.401 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.958    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.719 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.507 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.453    20.959    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WE
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WCLK
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMA/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X8Y26          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.959    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        4.002ns  (logic 0.885ns (22.116%)  route 3.117ns (77.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    6.958ns = ( 16.958 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.860    16.251    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.150    16.401 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.958    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.719 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.507 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.453    20.959    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WE
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WCLK
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMB/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X8Y26          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.959    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        4.002ns  (logic 0.885ns (22.116%)  route 3.117ns (77.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    6.958ns = ( 16.958 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.860    16.251    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.150    16.401 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.958    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.719 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.507 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.453    20.959    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WE
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WCLK
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMC/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X8Y26          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.959    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        4.002ns  (logic 0.885ns (22.116%)  route 3.117ns (77.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    6.958ns = ( 16.958 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.860    16.251    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.150    16.401 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.958    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.719 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.507 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.453    20.959    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WE
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WCLK
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMD/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X8Y26          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.959    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        3.882ns  (logic 0.885ns (22.800%)  route 2.997ns (77.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    6.958ns = ( 16.958 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.860    16.251    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.150    16.401 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.958    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.719 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.507 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.333    20.839    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/WE
    SLICE_X12Y26         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/WCLK
    SLICE_X12Y26         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMA/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X12Y26         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.839    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        3.882ns  (logic 0.885ns (22.800%)  route 2.997ns (77.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    6.958ns = ( 16.958 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.860    16.251    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.150    16.401 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.958    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.719 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.507 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.333    20.839    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/WE
    SLICE_X12Y26         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/WCLK
    SLICE_X12Y26         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X12Y26         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.839    
  -------------------------------------------------------------------
                         slack                                  3.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.045ns (11.020%)  route 0.363ns (88.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.363     2.085    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y35          LUT4 (Prop_lut4_I3_O)        0.045     2.130 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.130    FSM2/COMMAND_MEM_CONTROLLER/next_state[0]
    SLICE_X5Y35          FDRE                                         f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.104     1.955    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.044ns (8.955%)  route 0.447ns (91.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.447     2.169    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.044     2.213 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.213    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.107     1.958    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.045ns (9.140%)  route 0.447ns (90.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.447     2.169    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.045     2.214 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.214    FSM2/COMMAND_MEM_CONTROLLER/next_state[1]
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.091     1.942    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.045ns (11.358%)  route 0.351ns (88.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.222     1.944    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.045     1.989 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_1/O
                         net (fo=10, routed)          0.129     2.118    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.860     2.105    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                         clock pessimism             -0.255     1.850    
    SLICE_X5Y34          FDRE (Hold_fdre_C_CE)       -0.039     1.811    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.045ns (11.358%)  route 0.351ns (88.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.222     1.944    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.045     1.989 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_1/O
                         net (fo=10, routed)          0.129     2.118    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.860     2.105    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                         clock pessimism             -0.255     1.850    
    SLICE_X5Y34          FDRE (Hold_fdre_C_CE)       -0.039     1.811    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.045ns (11.358%)  route 0.351ns (88.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.222     1.944    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.045     1.989 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_1/O
                         net (fo=10, routed)          0.129     2.118    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.860     2.105    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                         clock pessimism             -0.255     1.850    
    SLICE_X5Y34          FDRE (Hold_fdre_C_CE)       -0.039     1.811    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.045ns (11.358%)  route 0.351ns (88.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.222     1.944    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.045     1.989 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_1/O
                         net (fo=10, routed)          0.129     2.118    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.860     2.105    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                         clock pessimism             -0.255     1.850    
    SLICE_X5Y34          FDRE (Hold_fdre_C_CE)       -0.039     1.811    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.045ns (10.347%)  route 0.390ns (89.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.222     1.944    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.045     1.989 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_1/O
                         net (fo=10, routed)          0.167     2.157    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X6Y36          FDRE (Hold_fdre_C_CE)       -0.016     1.835    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.045ns (10.347%)  route 0.390ns (89.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.222     1.944    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.045     1.989 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_1/O
                         net (fo=10, routed)          0.167     2.157    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X6Y36          FDRE (Hold_fdre_C_CE)       -0.016     1.835    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.045ns (10.347%)  route 0.390ns (89.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.222     1.944    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.045     1.989 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_1/O
                         net (fo=10, routed)          0.167     2.157    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X6Y36          FDRE (Hold_fdre_C_CE)       -0.016     1.835    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.322    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[1]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.176ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.885ns (20.455%)  route 3.442ns (79.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    6.668ns = ( 16.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.602    15.994    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.118    16.112 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.668    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.429 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.575    19.004    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.128 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_320_383_6_8_i_1/O
                         net (fo=14, routed)          1.867    20.995    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WE
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WCLK
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMA/CLK
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.171    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.171    
                         arrival time                         -20.995    
  -------------------------------------------------------------------
                         slack                                  3.176    

Slack (MET) :             3.176ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.885ns (20.455%)  route 3.442ns (79.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    6.668ns = ( 16.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.602    15.994    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.118    16.112 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.668    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.429 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.575    19.004    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.128 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_320_383_6_8_i_1/O
                         net (fo=14, routed)          1.867    20.995    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WE
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WCLK
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMB/CLK
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.171    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.171    
                         arrival time                         -20.995    
  -------------------------------------------------------------------
                         slack                                  3.176    

Slack (MET) :             3.176ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.885ns (20.455%)  route 3.442ns (79.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    6.668ns = ( 16.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.602    15.994    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.118    16.112 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.668    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.429 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.575    19.004    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.128 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_320_383_6_8_i_1/O
                         net (fo=14, routed)          1.867    20.995    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WE
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WCLK
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMC/CLK
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.171    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         24.171    
                         arrival time                         -20.995    
  -------------------------------------------------------------------
                         slack                                  3.176    

Slack (MET) :             3.176ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.885ns (20.455%)  route 3.442ns (79.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    6.668ns = ( 16.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.602    15.994    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.118    16.112 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.668    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.429 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.575    19.004    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.128 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_320_383_6_8_i_1/O
                         net (fo=14, routed)          1.867    20.995    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WE
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WCLK
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMD/CLK
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.171    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         24.171    
                         arrival time                         -20.995    
  -------------------------------------------------------------------
                         slack                                  3.176    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        4.002ns  (logic 0.885ns (22.116%)  route 3.117ns (77.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    6.668ns = ( 16.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.602    15.994    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.118    16.112 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.668    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.429 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.093    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.217 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.453    20.670    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WE
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WCLK
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMA/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X8Y26          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.670    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        4.002ns  (logic 0.885ns (22.116%)  route 3.117ns (77.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    6.668ns = ( 16.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.602    15.994    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.118    16.112 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.668    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.429 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.093    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.217 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.453    20.670    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WE
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WCLK
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMB/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X8Y26          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.670    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        4.002ns  (logic 0.885ns (22.116%)  route 3.117ns (77.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    6.668ns = ( 16.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.602    15.994    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.118    16.112 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.668    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.429 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.093    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.217 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.453    20.670    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WE
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WCLK
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMC/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X8Y26          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.670    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        4.002ns  (logic 0.885ns (22.116%)  route 3.117ns (77.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    6.668ns = ( 16.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.602    15.994    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.118    16.112 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.668    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.429 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.093    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.217 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.453    20.670    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WE
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WCLK
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMD/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X8Y26          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.670    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        3.882ns  (logic 0.885ns (22.800%)  route 2.997ns (77.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    6.668ns = ( 16.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.602    15.994    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.118    16.112 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.668    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.429 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.093    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.217 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.333    20.550    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/WE
    SLICE_X12Y26         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/WCLK
    SLICE_X12Y26         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMA/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X12Y26         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.550    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        3.882ns  (logic 0.885ns (22.800%)  route 2.997ns (77.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    6.668ns = ( 16.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.602    15.994    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.118    16.112 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    16.668    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.429 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.093    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.217 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.333    20.550    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/WE
    SLICE_X12Y26         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/WCLK
    SLICE_X12Y26         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X12Y26         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.550    
  -------------------------------------------------------------------
                         slack                                  3.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.045ns (12.656%)  route 0.311ns (87.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.311     2.032    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y35          LUT4 (Prop_lut4_I1_O)        0.045     2.077 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.077    FSM2/COMMAND_MEM_CONTROLLER/next_state[0]
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.104     1.955    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.045ns (10.120%)  route 0.400ns (89.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.197     1.919    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.045     1.964 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_6_8_i_2/O
                         net (fo=16, routed)          0.202     2.167    FSM2/RAM_COMMAND/ram_reg_128_191_6_8/DIB
    SLICE_X2Y29          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.857     2.102    FSM2/RAM_COMMAND/ram_reg_128_191_6_8/WCLK
    SLICE_X2Y29          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB/CLK
                         clock pessimism             -0.255     1.847    
    SLICE_X2Y29          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.993    FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.045ns (9.170%)  route 0.446ns (90.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.327     2.048    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.045     2.093 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_12_14_i_2/O
                         net (fo=16, routed)          0.119     2.213    FSM2/RAM_COMMAND/ram_reg_128_191_12_14/DIB
    SLICE_X6Y35          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/RAM_COMMAND/ram_reg_128_191_12_14/WCLK
    SLICE_X6Y35          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMB/CLK
                         clock pessimism             -0.255     1.851    
    SLICE_X6Y35          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.997    FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.045ns (9.013%)  route 0.454ns (90.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.336     2.058    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.045     2.103 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_12_14_i_1/O
                         net (fo=16, routed)          0.119     2.221    FSM2/RAM_COMMAND/ram_reg_128_191_12_14/DIA
    SLICE_X6Y35          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/RAM_COMMAND/ram_reg_128_191_12_14/WCLK
    SLICE_X6Y35          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMA/CLK
                         clock pessimism             -0.255     1.851    
    SLICE_X6Y35          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.998    FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_64_127_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.045ns (9.027%)  route 0.454ns (90.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.197     1.919    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.045     1.964 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_6_8_i_2/O
                         net (fo=16, routed)          0.256     2.220    FSM2/RAM_COMMAND/ram_reg_64_127_6_8/DIB
    SLICE_X2Y28          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_64_127_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.856     2.101    FSM2/RAM_COMMAND/ram_reg_64_127_6_8/WCLK
    SLICE_X2Y28          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_64_127_6_8/RAMB/CLK
                         clock pessimism             -0.255     1.846    
    SLICE_X2Y28          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.992    FSM2/RAM_COMMAND/ram_reg_64_127_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_576_639_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.045ns (8.590%)  route 0.479ns (91.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.197     1.919    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.045     1.964 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_6_8_i_2/O
                         net (fo=16, routed)          0.282     2.246    FSM2/RAM_COMMAND/ram_reg_576_639_6_8/DIB
    SLICE_X6Y29          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_576_639_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.855     2.100    FSM2/RAM_COMMAND/ram_reg_576_639_6_8/WCLK
    SLICE_X6Y29          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_576_639_6_8/RAMB/CLK
                         clock pessimism             -0.255     1.845    
    SLICE_X6Y29          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.991    FSM2/RAM_COMMAND/ram_reg_576_639_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.048ns (9.606%)  route 0.452ns (90.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.452     2.174    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y35          LUT3 (Prop_lut3_I0_O)        0.048     2.222 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.222    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.107     1.958    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.045ns (9.060%)  route 0.452ns (90.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.452     2.174    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y35          LUT3 (Prop_lut3_I2_O)        0.045     2.219 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.219    FSM2/COMMAND_MEM_CONTROLLER/next_state[1]
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.091     1.942    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.045ns (8.006%)  route 0.517ns (91.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.336     2.058    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.045     2.103 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_12_14_i_1/O
                         net (fo=16, routed)          0.181     2.284    FSM2/RAM_COMMAND/ram_reg_896_959_12_14/DIA
    SLICE_X6Y34          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.860     2.105    FSM2/RAM_COMMAND/ram_reg_896_959_12_14/WCLK
    SLICE_X6Y34          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMA/CLK
                         clock pessimism             -0.255     1.850    
    SLICE_X6Y34          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.997    FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.045ns (7.987%)  route 0.518ns (92.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.327     2.048    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.045     2.093 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_12_14_i_2/O
                         net (fo=16, routed)          0.192     2.285    FSM2/RAM_COMMAND/ram_reg_896_959_12_14/DIB
    SLICE_X6Y34          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.860     2.105    FSM2/RAM_COMMAND/ram_reg_896_959_12_14/WCLK
    SLICE_X6Y34          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMB/CLK
                         clock pessimism             -0.255     1.850    
    SLICE_X6Y34          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.996    FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[2]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.885ns (20.455%)  route 3.442ns (79.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    7.024ns = ( 17.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.419    15.354 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.788    16.143    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.325    16.468 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    17.024    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.785 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.575    19.360    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.484 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_320_383_6_8_i_1/O
                         net (fo=14, routed)          1.867    21.351    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WE
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WCLK
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMA/CLK
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.171    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.171    
                         arrival time                         -21.351    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.885ns (20.455%)  route 3.442ns (79.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    7.024ns = ( 17.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.419    15.354 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.788    16.143    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.325    16.468 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    17.024    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.785 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.575    19.360    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.484 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_320_383_6_8_i_1/O
                         net (fo=14, routed)          1.867    21.351    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WE
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WCLK
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMB/CLK
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.171    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.171    
                         arrival time                         -21.351    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.885ns (20.455%)  route 3.442ns (79.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    7.024ns = ( 17.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.419    15.354 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.788    16.143    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.325    16.468 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    17.024    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.785 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.575    19.360    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.484 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_320_383_6_8_i_1/O
                         net (fo=14, routed)          1.867    21.351    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WE
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WCLK
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMC/CLK
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.171    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         24.171    
                         arrival time                         -21.351    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.885ns (20.455%)  route 3.442ns (79.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    7.024ns = ( 17.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.419    15.354 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.788    16.143    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.325    16.468 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    17.024    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.785 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.575    19.360    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.484 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_320_383_6_8_i_1/O
                         net (fo=14, routed)          1.867    21.351    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WE
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/WCLK
    SLICE_X14Y25         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMD/CLK
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.171    FSM2/RAM_COMMAND/ram_reg_320_383_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         24.171    
                         arrival time                         -21.351    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        4.002ns  (logic 0.885ns (22.116%)  route 3.117ns (77.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.024ns = ( 17.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.419    15.354 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.788    16.143    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.325    16.468 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    17.024    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.785 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.449    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.573 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.453    21.026    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WE
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WCLK
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMA/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X8Y26          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -21.026    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        4.002ns  (logic 0.885ns (22.116%)  route 3.117ns (77.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.024ns = ( 17.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.419    15.354 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.788    16.143    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.325    16.468 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    17.024    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.785 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.449    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.573 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.453    21.026    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WE
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WCLK
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMB/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X8Y26          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -21.026    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        4.002ns  (logic 0.885ns (22.116%)  route 3.117ns (77.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.024ns = ( 17.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.419    15.354 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.788    16.143    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.325    16.468 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    17.024    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.785 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.449    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.573 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.453    21.026    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WE
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WCLK
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMC/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X8Y26          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -21.026    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        4.002ns  (logic 0.885ns (22.116%)  route 3.117ns (77.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.024ns = ( 17.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.419    15.354 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.788    16.143    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.325    16.468 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    17.024    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.785 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.449    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.573 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.453    21.026    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WE
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/WCLK
    SLICE_X8Y26          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMD/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X8Y26          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -21.026    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        3.882ns  (logic 0.885ns (22.800%)  route 2.997ns (77.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.024ns = ( 17.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.419    15.354 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.788    16.143    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.325    16.468 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    17.024    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.785 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.449    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.573 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.333    20.906    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/WE
    SLICE_X12Y26         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/WCLK
    SLICE_X12Y26         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMA/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X12Y26         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.906    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        3.882ns  (logic 0.885ns (22.800%)  route 2.997ns (77.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.024ns = ( 17.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.419    15.354 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.788    16.143    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.325    16.468 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.557    17.024    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          LDCE (EnToQ_ldce_G_Q)        0.761    17.785 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/Q
                         net (fo=17, routed)          1.664    19.449    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg_n_0_[6]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    19.573 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_960_1023_6_8_i_1/O
                         net (fo=14, routed)          1.333    20.906    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/WE
    SLICE_X12Y26         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/WCLK
    SLICE_X12Y26         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB/CLK
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X12Y26         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    24.173    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -20.906    
  -------------------------------------------------------------------
                         slack                                  3.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.099ns (19.315%)  route 0.414ns (80.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.414     2.122    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.099     2.221 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     2.221    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[8]
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.860     2.105    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                         clock pessimism             -0.255     1.850    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.092     1.942    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.099ns (19.277%)  route 0.415ns (80.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.415     2.123    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.099     2.222 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.222    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[6]
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.860     2.105    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                         clock pessimism             -0.255     1.850    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.091     1.941    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.099ns (16.540%)  route 0.500ns (83.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.500     2.208    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.099     2.307 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_2/O
                         net (fo=1, routed)           0.000     2.307    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[9]
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.860     2.105    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                         clock pessimism             -0.255     1.850    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.092     1.942    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.103ns (16.312%)  route 0.528ns (83.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.528     2.237    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.103     2.340 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.340    FSM2/COMMAND_MEM_CONTROLLER/next_state[0]
    SLICE_X5Y35          FDRE                                         f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.104     1.955    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.696%)  route 0.580ns (85.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.580     2.289    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y35          LUT3 (Prop_lut3_I2_O)        0.100     2.389 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.389    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y35          FDRE                                         f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.107     1.958    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.099ns (13.707%)  route 0.623ns (86.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.421     2.130    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y34          LUT4 (Prop_lut4_I2_O)        0.099     2.229 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_6_8_i_2/O
                         net (fo=16, routed)          0.202     2.431    FSM2/RAM_COMMAND/ram_reg_128_191_6_8/DIB
    SLICE_X2Y29          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.857     2.102    FSM2/RAM_COMMAND/ram_reg_128_191_6_8/WCLK
    SLICE_X2Y29          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB/CLK
                         clock pessimism             -0.255     1.847    
    SLICE_X2Y29          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.993    FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.099ns (14.571%)  route 0.580ns (85.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.580     2.289    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y35          LUT3 (Prop_lut3_I0_O)        0.099     2.388 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.388    FSM2/COMMAND_MEM_CONTROLLER/next_state[1]
    SLICE_X5Y35          FDRE                                         f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.091     1.942    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.099ns (13.946%)  route 0.611ns (86.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.611     2.320    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X7Y36          LUT5 (Prop_lut5_I1_O)        0.099     2.419 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.419    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[2]
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.092     1.943    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_64_127_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.099ns (12.756%)  route 0.677ns (87.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.421     2.130    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y34          LUT4 (Prop_lut4_I2_O)        0.099     2.229 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_6_8_i_2/O
                         net (fo=16, routed)          0.256     2.485    FSM2/RAM_COMMAND/ram_reg_64_127_6_8/DIB
    SLICE_X2Y28          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_64_127_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.856     2.101    FSM2/RAM_COMMAND/ram_reg_64_127_6_8/WCLK
    SLICE_X2Y28          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_64_127_6_8/RAMB/CLK
                         clock pessimism             -0.255     1.846    
    SLICE_X2Y28          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.992    FSM2/RAM_COMMAND/ram_reg_64_127_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.100ns (13.108%)  route 0.663ns (86.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.663     2.372    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X7Y36          LUT4 (Prop_lut4_I1_O)        0.100     2.472 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.472    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[1]
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.107     1.958    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.514    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       11.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.980ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.724ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.370ns (25.506%)  route 1.081ns (74.494%))
  Logic Levels:           0  
  Clock Path Skew:        -2.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    7.452ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.742     7.452    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.031    11.484    
    SLICE_X15Y24                                      0.000    11.484 r  FSM2/get_command/next_instr_reg[3]/D
    SLICE_X15Y24         LDCE (DToQ_ldce_D_Q)         0.370    11.854 r  FSM2/get_command/next_instr_reg[3]/Q
                         net (fo=1, routed)           1.081    12.934    FSM2/get_command/next_instr[3]
    SLICE_X12Y25         FDPE                                         r  FSM2/get_command/instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE                                         r  FSM2/get_command/instr_reg[3]/C
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X12Y25         FDPE (Setup_fdpe_C_D)       -0.045    24.659    FSM2/get_command/instr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                 11.724    

Slack (MET) :             12.229ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.370ns (41.549%)  route 0.521ns (58.451%))
  Logic Levels:           0  
  Clock Path Skew:        -2.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 24.488 - 20.000 ) 
    Source Clock Delay      (SCD):    7.345ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635     7.345    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.163    11.508    
    SLICE_X13Y23                                      0.000    11.508 r  FSM2/get_command/next_instr_reg[7]/D
    SLICE_X13Y23         LDCE (DToQ_ldce_D_Q)         0.370    11.878 r  FSM2/get_command/next_instr_reg[7]/Q
                         net (fo=1, routed)           0.521    12.399    FSM2/get_command/next_instr[7]
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    24.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[7]/C
                         clock pessimism              0.256    24.744    
                         clock uncertainty           -0.035    24.709    
    SLICE_X13Y21         FDPE (Setup_fdpe_C_D)       -0.081    24.628    FSM2/get_command/instr_reg[7]
  -------------------------------------------------------------------
                         required time                         24.628    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                 12.229    

Slack (MET) :             12.329ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.371ns (41.475%)  route 0.524ns (58.525%))
  Logic Levels:           0  
  Clock Path Skew:        -2.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 24.488 - 20.000 ) 
    Source Clock Delay      (SCD):    7.345ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635     7.345    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.073    11.418    
    SLICE_X13Y23                                      0.000    11.418 r  FSM2/get_command/next_instr_reg[2]/D
    SLICE_X13Y23         LDCE (DToQ_ldce_D_Q)         0.371    11.789 r  FSM2/get_command/next_instr_reg[2]/Q
                         net (fo=1, routed)           0.524    12.313    FSM2/get_command/next_instr[2]
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    24.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[2]/C
                         clock pessimism              0.256    24.744    
                         clock uncertainty           -0.035    24.709    
    SLICE_X13Y21         FDPE (Setup_fdpe_C_D)       -0.067    24.642    FSM2/get_command/instr_reg[2]
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                 12.329    

Slack (MET) :             12.351ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.371ns (53.381%)  route 0.324ns (46.619%))
  Logic Levels:           0  
  Clock Path Skew:        -2.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 24.488 - 20.000 ) 
    Source Clock Delay      (SCD):    7.635ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.925     7.635    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.969    11.604    
    SLICE_X13Y22                                      0.000    11.604 r  FSM2/get_command/next_instr_reg[4]/D
    SLICE_X13Y22         LDCE (DToQ_ldce_D_Q)         0.371    11.975 r  FSM2/get_command/next_instr_reg[4]/Q
                         net (fo=1, routed)           0.324    12.299    FSM2/get_command/next_instr[4]
    SLICE_X15Y21         FDPE                                         r  FSM2/get_command/instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    24.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE                                         r  FSM2/get_command/instr_reg[4]/C
                         clock pessimism              0.256    24.744    
                         clock uncertainty           -0.035    24.709    
    SLICE_X15Y21         FDPE (Setup_fdpe_C_D)       -0.058    24.651    FSM2/get_command/instr_reg[4]
  -------------------------------------------------------------------
                         required time                         24.651    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                 12.351    

Slack (MET) :             12.374ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.373ns (42.086%)  route 0.513ns (57.914%))
  Logic Levels:           0  
  Clock Path Skew:        -2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.345ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635     7.345    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.069    11.414    
    SLICE_X13Y23                                      0.000    11.414 r  FSM2/get_command/next_instr_reg[1]/D
    SLICE_X13Y23         LDCE (DToQ_ldce_D_Q)         0.373    11.787 r  FSM2/get_command/next_instr_reg[1]/Q
                         net (fo=1, routed)           0.513    12.301    FSM2/get_command/next_instr[1]
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[1]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X14Y23         FDPE (Setup_fdpe_C_D)       -0.031    24.675    FSM2/get_command/instr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.675    
                         arrival time                         -12.301    
  -------------------------------------------------------------------
                         slack                                 12.374    

Slack (MET) :             12.390ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.371ns (43.663%)  route 0.479ns (56.337%))
  Logic Levels:           0  
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.707    11.371    
    SLICE_X13Y25                                      0.000    11.371 r  FSM2/get_command/next_instr_reg[6]/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.371    11.742 r  FSM2/get_command/next_instr_reg[6]/Q
                         net (fo=1, routed)           0.479    12.221    FSM2/get_command/next_instr[6]
    SLICE_X13Y26         FDPE                                         r  FSM2/get_command/instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE                                         r  FSM2/get_command/instr_reg[6]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X13Y26         FDPE (Setup_fdpe_C_D)       -0.095    24.611    FSM2/get_command/instr_reg[6]
  -------------------------------------------------------------------
                         required time                         24.611    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 12.390    

Slack (MET) :             12.397ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.371ns (41.291%)  route 0.528ns (58.709%))
  Logic Levels:           0  
  Clock Path Skew:        -2.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.354ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644     7.354    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.028    11.382    
    SLICE_X13Y24                                      0.000    11.382 r  FSM2/get_command/next_instr_reg[0]/D
    SLICE_X13Y24         LDCE (DToQ_ldce_D_Q)         0.371    11.753 r  FSM2/get_command/next_instr_reg[0]/Q
                         net (fo=1, routed)           0.528    12.280    FSM2/get_command/next_instr[0]
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[0]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X14Y23         FDPE (Setup_fdpe_C_D)       -0.028    24.678    FSM2/get_command/instr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.678    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                 12.397    

Slack (MET) :             12.463ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.371ns (53.381%)  route 0.324ns (46.619%))
  Logic Levels:           0  
  Clock Path Skew:        -2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.345ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635     7.345    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.158    11.503    
    SLICE_X13Y23                                      0.000    11.503 r  FSM2/get_command/next_instr_reg[5]/D
    SLICE_X13Y23         LDCE (DToQ_ldce_D_Q)         0.371    11.874 r  FSM2/get_command/next_instr_reg[5]/Q
                         net (fo=1, routed)           0.324    12.198    FSM2/get_command/next_instr[5]
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[5]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X14Y23         FDPE (Setup_fdpe_C_D)       -0.045    24.661    FSM2/get_command/instr_reg[5]
  -------------------------------------------------------------------
                         required time                         24.661    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                 12.463    

Slack (MET) :             12.629ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.372ns (27.344%)  route 0.988ns (72.656%))
  Logic Levels:           0  
  Clock Path Skew:        -2.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    7.354ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644     7.354    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.315    10.669    
    SLICE_X12Y24                                      0.000    10.669 r  FSM2/get_command/next_rd_addr_command_reg[3]/D
    SLICE_X12Y24         LDCE (DToQ_ldce_D_Q)         0.372    11.041 r  FSM2/get_command/next_rd_addr_command_reg[3]/Q
                         net (fo=1, routed)           0.988    12.029    FSM2/get_command/next_rd_addr_command[3]
    SLICE_X14Y24         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[3]/C
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)       -0.045    24.659    FSM2/get_command/rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                         -12.029    
  -------------------------------------------------------------------
                         slack                                 12.629    

Slack (MET) :             12.648ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.371ns (33.552%)  route 0.735ns (66.448%))
  Logic Levels:           0  
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.225    10.890    
    SLICE_X13Y25                                      0.000    10.890 r  FSM2/get_command/next_rd_addr_command_reg[8]/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.371    11.261 r  FSM2/get_command/next_rd_addr_command_reg[8]/Q
                         net (fo=1, routed)           0.735    11.996    FSM2/get_command/next_rd_addr_command[8]
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X13Y26         FDCE (Setup_fdce_C_D)       -0.062    24.644    FSM2/get_command/rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                         24.644    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                 12.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[5]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.220ns (68.535%)  route 0.101ns (31.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.482     2.171    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.046     2.217 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.307     2.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.220     2.744 r  FSM2/get_command/next_instr_reg[5]/Q
                         net (fo=1, routed)           0.101     2.845    FSM2/get_command/next_instr[5]
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[5]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X14Y23         FDPE (Hold_fdpe_C_D)         0.052     1.865    FSM2/get_command/instr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.220ns (58.529%)  route 0.156ns (41.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.482     2.171    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.046     2.217 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.311     2.528    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         LDCE (EnToQ_ldce_G_Q)        0.220     2.748 r  FSM2/get_command/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.156     2.904    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X15Y23         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X15Y23         FDCE (Hold_fdce_C_D)         0.072     1.885    FSM2/get_command/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 FSM2/get_command/done_get_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/FSM_sequential_state_module_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.265ns (83.045%)  route 0.054ns (16.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.482     2.171    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.046     2.217 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.430     2.647    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/done_get_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         LDCE (EnToQ_ldce_G_Q)        0.220     2.867 r  FSM2/get_command/done_get_cmd_reg/Q
                         net (fo=1, routed)           0.054     2.921    FSM2/get_command/done_out_get_command
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.045     2.966 r  FSM2/get_command/FSM_sequential_state_module[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.966    FSM2/get_command_n_12
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825     2.070    FSM2/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X12Y22         FDCE (Hold_fdce_C_D)         0.121     1.936    FSM2/FSM_sequential_state_module_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.220ns (57.969%)  route 0.160ns (42.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.482     2.171    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.046     2.217 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.311     2.528    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         LDCE (EnToQ_ldce_G_Q)        0.220     2.748 r  FSM2/get_command/next_instr_reg[0]/Q
                         net (fo=1, routed)           0.160     2.908    FSM2/get_command/next_instr[0]
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[0]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X14Y23         FDPE (Hold_fdpe_C_D)         0.063     1.876    FSM2/get_command/instr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.220ns (57.550%)  route 0.162ns (42.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.482     2.171    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.046     2.217 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.307     2.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.220     2.744 r  FSM2/get_command/next_instr_reg[1]/Q
                         net (fo=1, routed)           0.162     2.906    FSM2/get_command/next_instr[1]
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[1]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X14Y23         FDPE (Hold_fdpe_C_D)         0.059     1.872    FSM2/get_command/instr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.220ns (55.484%)  route 0.177ns (44.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.482     2.171    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.046     2.217 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.307     2.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.220     2.744 r  FSM2/get_command/next_instr_reg[2]/Q
                         net (fo=1, routed)           0.177     2.921    FSM2/get_command/next_instr[2]
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[2]/C
                         clock pessimism             -0.255     1.816    
    SLICE_X13Y21         FDPE (Hold_fdpe_C_D)         0.070     1.886    FSM2/get_command/instr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[7]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.220ns (55.624%)  route 0.176ns (44.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.482     2.171    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.046     2.217 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.307     2.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.220     2.744 r  FSM2/get_command/next_instr_reg[7]/Q
                         net (fo=1, routed)           0.176     2.920    FSM2/get_command/next_instr[7]
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[7]/C
                         clock pessimism             -0.255     1.816    
    SLICE_X13Y21         FDPE (Hold_fdpe_C_D)         0.066     1.882    FSM2/get_command/instr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[4]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.220ns (68.535%)  route 0.101ns (31.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.482     2.171    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.046     2.217 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.430     2.647    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         LDCE (EnToQ_ldce_G_Q)        0.220     2.867 r  FSM2/get_command/next_instr_reg[4]/Q
                         net (fo=1, routed)           0.101     2.968    FSM2/get_command/next_instr[4]
    SLICE_X15Y21         FDPE                                         r  FSM2/get_command/instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE                                         r  FSM2/get_command/instr_reg[4]/C
                         clock pessimism             -0.255     1.816    
    SLICE_X15Y21         FDPE (Hold_fdpe_C_D)         0.072     1.888    FSM2/get_command/instr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.220ns (68.535%)  route 0.101ns (31.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.482     2.171    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.046     2.217 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.430     2.647    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         LDCE (EnToQ_ldce_G_Q)        0.220     2.867 r  FSM2/get_command/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.101     2.968    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X15Y22         FDPE                                         r  FSM2/get_command/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825     2.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/get_command/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X15Y22         FDPE (Hold_fdpe_C_D)         0.070     1.885    FSM2/get_command/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.240ns (53.594%)  route 0.208ns (46.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.482     2.171    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.046     2.217 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.311     2.528    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         LDCE (EnToQ_ldce_G_Q)        0.240     2.768 r  FSM2/get_command/next_rd_addr_command_reg[2]/Q
                         net (fo=1, routed)           0.208     2.976    FSM2/get_command/next_rd_addr_command[2]
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X15Y26         FDCE (Hold_fdce_C_D)         0.070     1.883    FSM2/get_command/rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  1.093    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[0]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.524ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[7]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.761ns (42.761%)  route 1.019ns (57.239%))
  Logic Levels:           0  
  Clock Path Skew:        -2.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946     7.321    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.082 r  FSM2/get_command/next_rd_addr_command_reg[7]/Q
                         net (fo=1, routed)           1.019     9.100    FSM2/get_command/next_rd_addr_command[7]
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[7]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X15Y26         FDCE (Setup_fdce_C_D)       -0.081    24.625    FSM2/get_command/rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                         24.625    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                 15.524    

Slack (MET) :             15.700ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[3]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.761ns (41.322%)  route 1.081ns (58.678%))
  Logic Levels:           0  
  Clock Path Skew:        -2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    7.117ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.742     7.117    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         LDCE (EnToQ_ldce_G_Q)        0.761     7.878 r  FSM2/get_command/next_instr_reg[3]/Q
                         net (fo=1, routed)           1.081     8.958    FSM2/get_command/next_instr[3]
    SLICE_X12Y25         FDPE                                         r  FSM2/get_command/instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE                                         r  FSM2/get_command/instr_reg[3]/C
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X12Y25         FDPE (Setup_fdpe_C_D)       -0.045    24.659    FSM2/get_command/instr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                 15.700    

Slack (MET) :             15.819ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[8]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.761ns (50.878%)  route 0.735ns (49.122%))
  Logic Levels:           0  
  Clock Path Skew:        -2.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.329    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.090 r  FSM2/get_command/next_rd_addr_command_reg[8]/Q
                         net (fo=1, routed)           0.735     8.825    FSM2/get_command/next_rd_addr_command[8]
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X13Y26         FDCE (Setup_fdce_C_D)       -0.062    24.644    FSM2/get_command/rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                         24.644    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                 15.819    

Slack (MET) :             15.825ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[3]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.827ns (45.553%)  route 0.988ns (54.447%))
  Logic Levels:           0  
  Clock Path Skew:        -2.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    7.019ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644     7.019    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         LDCE (EnToQ_ldce_G_Q)        0.827     7.846 r  FSM2/get_command/next_rd_addr_command_reg[3]/Q
                         net (fo=1, routed)           0.988     8.834    FSM2/get_command/next_rd_addr_command[3]
    SLICE_X14Y24         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[3]/C
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)       -0.045    24.659    FSM2/get_command/rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                 15.825    

Slack (MET) :             15.980ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[4]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.827ns (50.435%)  route 0.813ns (49.565%))
  Logic Levels:           0  
  Clock Path Skew:        -2.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.019ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644     7.019    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         LDCE (EnToQ_ldce_G_Q)        0.827     7.846 r  FSM2/get_command/next_rd_addr_command_reg[4]/Q
                         net (fo=1, routed)           0.813     8.658    FSM2/get_command/next_rd_addr_command[4]
    SLICE_X15Y23         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X15Y23         FDCE (Setup_fdce_C_D)       -0.067    24.639    FSM2/get_command/rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                         24.639    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                 15.980    

Slack (MET) :             16.009ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.761ns (48.000%)  route 0.824ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.019ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644     7.019    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         LDCE (EnToQ_ldce_G_Q)        0.761     7.780 r  FSM2/get_command/next_rd_addr_command_reg[0]/Q
                         net (fo=1, routed)           0.824     8.604    FSM2/get_command/next_rd_addr_command[0]
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X13Y26         FDCE (Setup_fdce_C_D)       -0.093    24.613    FSM2/get_command/rd_addr_command_reg[0]
  -------------------------------------------------------------------
                         required time                         24.613    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                 16.009    

Slack (MET) :             16.037ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.761ns (58.969%)  route 0.530ns (41.031%))
  Logic Levels:           0  
  Clock Path Skew:        -2.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946     7.321    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.082 r  FSM2/get_command/next_rd_addr_command_reg[6]/Q
                         net (fo=1, routed)           0.530     8.611    FSM2/get_command/next_rd_addr_command[6]
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X13Y26         FDCE (Setup_fdce_C_D)       -0.058    24.648    FSM2/get_command/rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                 16.037    

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.761ns (61.387%)  route 0.479ns (38.613%))
  Logic Levels:           0  
  Clock Path Skew:        -2.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.329    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.090 r  FSM2/get_command/next_instr_reg[6]/Q
                         net (fo=1, routed)           0.479     8.569    FSM2/get_command/next_instr[6]
    SLICE_X13Y26         FDPE                                         r  FSM2/get_command/instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE                                         r  FSM2/get_command/instr_reg[6]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X13Y26         FDPE (Setup_fdpe_C_D)       -0.095    24.611    FSM2/get_command/instr_reg[6]
  -------------------------------------------------------------------
                         required time                         24.611    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.083ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.827ns (57.712%)  route 0.606ns (42.288%))
  Logic Levels:           0  
  Clock Path Skew:        -2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    7.160ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.785     7.160    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y21         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         LDCE (EnToQ_ldce_G_Q)        0.827     7.987 r  FSM2/get_command/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.606     8.593    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X14Y24         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)       -0.028    24.676    FSM2/get_command/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 16.083    

Slack (MET) :             16.116ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.761ns (53.897%)  route 0.651ns (46.103%))
  Logic Levels:           0  
  Clock Path Skew:        -2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.117ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.742     7.117    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         LDCE (EnToQ_ldce_G_Q)        0.761     7.878 r  FSM2/get_command/next_rd_addr_command_reg[1]/Q
                         net (fo=1, routed)           0.651     8.529    FSM2/get_command/next_rd_addr_command[1]
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X13Y26         FDCE (Setup_fdce_C_D)       -0.061    24.645    FSM2/get_command/rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                         24.645    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                 16.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[5]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.220ns (68.535%)  route 0.101ns (31.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.545    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.309     2.017    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.044     2.061 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.307     2.369    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.220     2.589 r  FSM2/get_command/next_instr_reg[5]/Q
                         net (fo=1, routed)           0.101     2.690    FSM2/get_command/next_instr[5]
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[5]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X14Y23         FDPE (Hold_fdpe_C_D)         0.052     1.865    FSM2/get_command/instr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.220ns (58.529%)  route 0.156ns (41.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.545    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.309     2.017    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.044     2.061 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.311     2.373    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         LDCE (EnToQ_ldce_G_Q)        0.220     2.593 r  FSM2/get_command/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.156     2.748    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X15Y23         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X15Y23         FDCE (Hold_fdce_C_D)         0.072     1.885    FSM2/get_command/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 FSM2/get_command/done_get_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/FSM_sequential_state_module_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.265ns (83.045%)  route 0.054ns (16.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.545    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.309     2.017    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.044     2.061 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.430     2.492    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/done_get_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         LDCE (EnToQ_ldce_G_Q)        0.220     2.712 r  FSM2/get_command/done_get_cmd_reg/Q
                         net (fo=1, routed)           0.054     2.766    FSM2/get_command/done_out_get_command
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.045     2.811 r  FSM2/get_command/FSM_sequential_state_module[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.811    FSM2/get_command_n_12
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825     2.070    FSM2/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X12Y22         FDCE (Hold_fdce_C_D)         0.121     1.936    FSM2/FSM_sequential_state_module_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.220ns (57.969%)  route 0.160ns (42.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.545    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.309     2.017    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.044     2.061 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.311     2.373    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         LDCE (EnToQ_ldce_G_Q)        0.220     2.593 r  FSM2/get_command/next_instr_reg[0]/Q
                         net (fo=1, routed)           0.160     2.752    FSM2/get_command/next_instr[0]
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[0]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X14Y23         FDPE (Hold_fdpe_C_D)         0.063     1.876    FSM2/get_command/instr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.220ns (57.550%)  route 0.162ns (42.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.545    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.309     2.017    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.044     2.061 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.307     2.369    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.220     2.589 r  FSM2/get_command/next_instr_reg[1]/Q
                         net (fo=1, routed)           0.162     2.751    FSM2/get_command/next_instr[1]
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[1]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X14Y23         FDPE (Hold_fdpe_C_D)         0.059     1.872    FSM2/get_command/instr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.220ns (55.484%)  route 0.177ns (44.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.545    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.309     2.017    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.044     2.061 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.307     2.369    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.220     2.589 r  FSM2/get_command/next_instr_reg[2]/Q
                         net (fo=1, routed)           0.177     2.765    FSM2/get_command/next_instr[2]
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[2]/C
                         clock pessimism             -0.255     1.816    
    SLICE_X13Y21         FDPE (Hold_fdpe_C_D)         0.070     1.886    FSM2/get_command/instr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[7]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.220ns (55.624%)  route 0.176ns (44.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.545    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.309     2.017    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.044     2.061 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.307     2.369    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.220     2.589 r  FSM2/get_command/next_instr_reg[7]/Q
                         net (fo=1, routed)           0.176     2.764    FSM2/get_command/next_instr[7]
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[7]/C
                         clock pessimism             -0.255     1.816    
    SLICE_X13Y21         FDPE (Hold_fdpe_C_D)         0.066     1.882    FSM2/get_command/instr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[4]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.220ns (68.535%)  route 0.101ns (31.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.545    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.309     2.017    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.044     2.061 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.430     2.492    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         LDCE (EnToQ_ldce_G_Q)        0.220     2.712 r  FSM2/get_command/next_instr_reg[4]/Q
                         net (fo=1, routed)           0.101     2.813    FSM2/get_command/next_instr[4]
    SLICE_X15Y21         FDPE                                         r  FSM2/get_command/instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE                                         r  FSM2/get_command/instr_reg[4]/C
                         clock pessimism             -0.255     1.816    
    SLICE_X15Y21         FDPE (Hold_fdpe_C_D)         0.072     1.888    FSM2/get_command/instr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.220ns (68.535%)  route 0.101ns (31.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.545    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.309     2.017    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.044     2.061 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.430     2.492    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         LDCE (EnToQ_ldce_G_Q)        0.220     2.712 r  FSM2/get_command/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.101     2.813    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X15Y22         FDPE                                         r  FSM2/get_command/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825     2.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/get_command/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X15Y22         FDPE (Hold_fdpe_C_D)         0.070     1.885    FSM2/get_command/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.240ns (53.594%)  route 0.208ns (46.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.545    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.309     2.017    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.044     2.061 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.311     2.373    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         LDCE (EnToQ_ldce_G_Q)        0.240     2.613 r  FSM2/get_command/next_rd_addr_command_reg[2]/Q
                         net (fo=1, routed)           0.208     2.820    FSM2/get_command/next_rd_addr_command[2]
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X15Y26         FDCE (Hold_fdce_C_D)         0.070     1.883    FSM2/get_command/rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.937    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[1]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.978ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[7]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.761ns (42.761%)  route 1.019ns (57.239%))
  Logic Levels:           0  
  Clock Path Skew:        -2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.584ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946     7.584    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.345 r  FSM2/get_command/next_rd_addr_command_reg[7]/Q
                         net (fo=1, routed)           1.019     9.364    FSM2/get_command/next_rd_addr_command[7]
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[7]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X15Y26         FDCE (Setup_fdce_C_D)       -0.081    24.625    FSM2/get_command/rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                         24.625    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.437ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[3]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.761ns (41.322%)  route 1.081ns (58.678%))
  Logic Levels:           0  
  Clock Path Skew:        -2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    7.380ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.742     7.380    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         LDCE (EnToQ_ldce_G_Q)        0.761     8.141 r  FSM2/get_command/next_instr_reg[3]/Q
                         net (fo=1, routed)           1.081     9.222    FSM2/get_command/next_instr[3]
    SLICE_X12Y25         FDPE                                         r  FSM2/get_command/instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE                                         r  FSM2/get_command/instr_reg[3]/C
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X12Y25         FDPE (Setup_fdpe_C_D)       -0.045    24.659    FSM2/get_command/instr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                 15.437    

Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[8]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.761ns (50.878%)  route 0.735ns (49.122%))
  Logic Levels:           0  
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.592ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.592    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.353 r  FSM2/get_command/next_rd_addr_command_reg[8]/Q
                         net (fo=1, routed)           0.735     9.088    FSM2/get_command/next_rd_addr_command[8]
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X13Y26         FDCE (Setup_fdce_C_D)       -0.062    24.644    FSM2/get_command/rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                         24.644    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                 15.556    

Slack (MET) :             15.561ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[3]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.827ns (45.553%)  route 0.988ns (54.447%))
  Logic Levels:           0  
  Clock Path Skew:        -2.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    7.282ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644     7.282    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         LDCE (EnToQ_ldce_G_Q)        0.827     8.109 r  FSM2/get_command/next_rd_addr_command_reg[3]/Q
                         net (fo=1, routed)           0.988     9.098    FSM2/get_command/next_rd_addr_command[3]
    SLICE_X14Y24         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[3]/C
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)       -0.045    24.659    FSM2/get_command/rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 15.561    

Slack (MET) :             15.717ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[4]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.827ns (50.435%)  route 0.813ns (49.565%))
  Logic Levels:           0  
  Clock Path Skew:        -2.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.282ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644     7.282    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         LDCE (EnToQ_ldce_G_Q)        0.827     8.109 r  FSM2/get_command/next_rd_addr_command_reg[4]/Q
                         net (fo=1, routed)           0.813     8.922    FSM2/get_command/next_rd_addr_command[4]
    SLICE_X15Y23         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X15Y23         FDCE (Setup_fdce_C_D)       -0.067    24.639    FSM2/get_command/rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                         24.639    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                 15.717    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.761ns (48.000%)  route 0.824ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.282ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644     7.282    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         LDCE (EnToQ_ldce_G_Q)        0.761     8.043 r  FSM2/get_command/next_rd_addr_command_reg[0]/Q
                         net (fo=1, routed)           0.824     8.868    FSM2/get_command/next_rd_addr_command[0]
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X13Y26         FDCE (Setup_fdce_C_D)       -0.093    24.613    FSM2/get_command/rd_addr_command_reg[0]
  -------------------------------------------------------------------
                         required time                         24.613    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.761ns (58.969%)  route 0.530ns (41.031%))
  Logic Levels:           0  
  Clock Path Skew:        -2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.584ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946     7.584    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.345 r  FSM2/get_command/next_rd_addr_command_reg[6]/Q
                         net (fo=1, routed)           0.530     8.875    FSM2/get_command/next_rd_addr_command[6]
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X13Y26         FDCE (Setup_fdce_C_D)       -0.058    24.648    FSM2/get_command/rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             15.779ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.761ns (61.387%)  route 0.479ns (38.613%))
  Logic Levels:           0  
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.592ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.592    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.353 r  FSM2/get_command/next_instr_reg[6]/Q
                         net (fo=1, routed)           0.479     8.832    FSM2/get_command/next_instr[6]
    SLICE_X13Y26         FDPE                                         r  FSM2/get_command/instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE                                         r  FSM2/get_command/instr_reg[6]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X13Y26         FDPE (Setup_fdpe_C_D)       -0.095    24.611    FSM2/get_command/instr_reg[6]
  -------------------------------------------------------------------
                         required time                         24.611    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                 15.779    

Slack (MET) :             15.819ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.827ns (57.712%)  route 0.606ns (42.288%))
  Logic Levels:           0  
  Clock Path Skew:        -2.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 24.483 - 20.000 ) 
    Source Clock Delay      (SCD):    7.423ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.785     7.423    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y21         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         LDCE (EnToQ_ldce_G_Q)        0.827     8.250 r  FSM2/get_command/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.606     8.856    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X14Y24         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    24.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.256    24.739    
                         clock uncertainty           -0.035    24.704    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)       -0.028    24.676    FSM2/get_command/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                 15.819    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.761ns (53.897%)  route 0.651ns (46.103%))
  Logic Levels:           0  
  Clock Path Skew:        -2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 24.485 - 20.000 ) 
    Source Clock Delay      (SCD):    7.380ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.742     7.380    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         LDCE (EnToQ_ldce_G_Q)        0.761     8.141 r  FSM2/get_command/next_rd_addr_command_reg[1]/Q
                         net (fo=1, routed)           0.651     8.792    FSM2/get_command/next_rd_addr_command[1]
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
                         clock pessimism              0.256    24.741    
                         clock uncertainty           -0.035    24.706    
    SLICE_X13Y26         FDCE (Setup_fdce_C_D)       -0.061    24.645    FSM2/get_command/rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                         24.645    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                 15.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[5]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.220ns (68.535%)  route 0.101ns (31.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.480     2.167    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.048     2.215 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.307     2.522    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.220     2.742 r  FSM2/get_command/next_instr_reg[5]/Q
                         net (fo=1, routed)           0.101     2.843    FSM2/get_command/next_instr[5]
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[5]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X14Y23         FDPE (Hold_fdpe_C_D)         0.052     1.865    FSM2/get_command/instr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.220ns (58.529%)  route 0.156ns (41.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.480     2.167    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.048     2.215 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.311     2.526    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         LDCE (EnToQ_ldce_G_Q)        0.220     2.746 r  FSM2/get_command/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.156     2.902    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X15Y23         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X15Y23         FDCE (Hold_fdce_C_D)         0.072     1.885    FSM2/get_command/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 FSM2/get_command/done_get_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/FSM_sequential_state_module_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.265ns (83.045%)  route 0.054ns (16.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.480     2.167    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.048     2.215 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.430     2.645    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/done_get_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         LDCE (EnToQ_ldce_G_Q)        0.220     2.865 r  FSM2/get_command/done_get_cmd_reg/Q
                         net (fo=1, routed)           0.054     2.919    FSM2/get_command/done_out_get_command
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.045     2.964 r  FSM2/get_command/FSM_sequential_state_module[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.964    FSM2/get_command_n_12
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825     2.070    FSM2/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X12Y22         FDCE (Hold_fdce_C_D)         0.121     1.936    FSM2/FSM_sequential_state_module_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.220ns (57.969%)  route 0.160ns (42.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.480     2.167    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.048     2.215 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.311     2.526    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         LDCE (EnToQ_ldce_G_Q)        0.220     2.746 r  FSM2/get_command/next_instr_reg[0]/Q
                         net (fo=1, routed)           0.160     2.906    FSM2/get_command/next_instr[0]
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[0]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X14Y23         FDPE (Hold_fdpe_C_D)         0.063     1.876    FSM2/get_command/instr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.220ns (57.550%)  route 0.162ns (42.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.480     2.167    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.048     2.215 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.307     2.522    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.220     2.742 r  FSM2/get_command/next_instr_reg[1]/Q
                         net (fo=1, routed)           0.162     2.904    FSM2/get_command/next_instr[1]
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[1]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X14Y23         FDPE (Hold_fdpe_C_D)         0.059     1.872    FSM2/get_command/instr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.220ns (55.484%)  route 0.177ns (44.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.480     2.167    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.048     2.215 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.307     2.522    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.220     2.742 r  FSM2/get_command/next_instr_reg[2]/Q
                         net (fo=1, routed)           0.177     2.919    FSM2/get_command/next_instr[2]
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[2]/C
                         clock pessimism             -0.255     1.816    
    SLICE_X13Y21         FDPE (Hold_fdpe_C_D)         0.070     1.886    FSM2/get_command/instr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[7]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.220ns (55.624%)  route 0.176ns (44.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.480     2.167    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.048     2.215 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.307     2.522    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.220     2.742 r  FSM2/get_command/next_instr_reg[7]/Q
                         net (fo=1, routed)           0.176     2.918    FSM2/get_command/next_instr[7]
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE                                         r  FSM2/get_command/instr_reg[7]/C
                         clock pessimism             -0.255     1.816    
    SLICE_X13Y21         FDPE (Hold_fdpe_C_D)         0.066     1.882    FSM2/get_command/instr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[4]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.220ns (68.535%)  route 0.101ns (31.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.480     2.167    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.048     2.215 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.430     2.645    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         LDCE (EnToQ_ldce_G_Q)        0.220     2.865 r  FSM2/get_command/next_instr_reg[4]/Q
                         net (fo=1, routed)           0.101     2.966    FSM2/get_command/next_instr[4]
    SLICE_X15Y21         FDPE                                         r  FSM2/get_command/instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE                                         r  FSM2/get_command/instr_reg[4]/C
                         clock pessimism             -0.255     1.816    
    SLICE_X15Y21         FDPE (Hold_fdpe_C_D)         0.072     1.888    FSM2/get_command/instr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.220ns (68.535%)  route 0.101ns (31.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.480     2.167    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.048     2.215 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.430     2.645    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         LDCE (EnToQ_ldce_G_Q)        0.220     2.865 r  FSM2/get_command/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.101     2.966    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X15Y22         FDPE                                         r  FSM2/get_command/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825     2.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/get_command/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X15Y22         FDPE (Hold_fdpe_C_D)         0.070     1.885    FSM2/get_command/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.240ns (53.594%)  route 0.208ns (46.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.480     2.167    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.048     2.215 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.311     2.526    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         LDCE (EnToQ_ldce_G_Q)        0.240     2.766 r  FSM2/get_command/next_rd_addr_command_reg[2]/Q
                         net (fo=1, routed)           0.208     2.974    FSM2/get_command/next_rd_addr_command[2]
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X15Y26         FDCE (Hold_fdce_C_D)         0.070     1.883    FSM2/get_command/rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  1.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[0]

Setup :            0  Failing Endpoints,  Worst Slack        7.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.456ns (10.544%)  route 3.869ns (89.456%))
  Logic Levels:           0  
  Clock Path Skew:        1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 16.246 - 10.000 ) 
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.630     4.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.389 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/Q
                         net (fo=3, routed)           3.869     9.258    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.716    15.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.121    15.766 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.481    16.246    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/G
                         clock pessimism              0.256    16.503    
                         clock uncertainty           -0.035    16.467    
  -------------------------------------------------------------------
                         required time                         16.467    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.881ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.456ns (11.823%)  route 3.401ns (88.177%))
  Logic Levels:           0  
  Clock Path Skew:        1.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 16.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.391 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           3.401     8.792    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.716    15.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.121    15.766 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.686    16.451    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
                         clock pessimism              0.256    16.708    
                         clock uncertainty           -0.035    16.673    
  -------------------------------------------------------------------
                         required time                         16.673    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  7.881    

Slack (MET) :             7.901ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.518ns (13.814%)  route 3.232ns (86.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.365ns = ( 16.365 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.453 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           3.232     8.685    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.716    15.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.121    15.766 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.600    16.365    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
                         clock pessimism              0.256    16.622    
                         clock uncertainty           -0.035    16.586    
  -------------------------------------------------------------------
                         required time                         16.586    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  7.901    

Slack (MET) :             7.926ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.419ns (11.247%)  route 3.307ns (88.753%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.365ns = ( 16.365 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     5.354 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.307     8.661    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.716    15.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.121    15.766 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.600    16.365    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                         clock pessimism              0.256    16.622    
                         clock uncertainty           -0.035    16.586    
  -------------------------------------------------------------------
                         required time                         16.586    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  7.926    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.456ns (12.702%)  route 3.134ns (87.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 16.246 - 10.000 ) 
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.630     4.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.389 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           3.134     8.523    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.716    15.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.121    15.766 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.481    16.246    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                         clock pessimism              0.256    16.503    
                         clock uncertainty           -0.035    16.467    
  -------------------------------------------------------------------
                         required time                         16.467    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             7.961ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.456ns (12.076%)  route 3.320ns (87.924%))
  Logic Levels:           0  
  Clock Path Skew:        1.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 16.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.391 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           3.320     8.711    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.716    15.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.121    15.766 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.686    16.451    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
                         clock pessimism              0.256    16.708    
                         clock uncertainty           -0.035    16.673    
  -------------------------------------------------------------------
                         required time                         16.673    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  7.961    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.518ns (14.407%)  route 3.077ns (85.593%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.365ns = ( 16.365 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.453 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/Q
                         net (fo=3, routed)           3.077     8.531    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.716    15.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.121    15.766 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.600    16.365    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/G
                         clock pessimism              0.256    16.622    
                         clock uncertainty           -0.035    16.586    
  -------------------------------------------------------------------
                         required time                         16.586    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.072ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.518ns (14.471%)  route 3.062ns (85.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.365ns = ( 16.365 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.453 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           3.062     8.515    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.716    15.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.121    15.766 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.600    16.365    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
                         clock pessimism              0.256    16.622    
                         clock uncertainty           -0.035    16.586    
  -------------------------------------------------------------------
                         required time                         16.586    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  8.072    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.456ns (13.296%)  route 2.974ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 16.246 - 10.000 ) 
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.630     4.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.389 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/Q
                         net (fo=2, routed)           2.974     8.363    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.716    15.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.121    15.766 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.481    16.246    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/G
                         clock pessimism              0.256    16.503    
                         clock uncertainty           -0.035    16.467    
  -------------------------------------------------------------------
                         required time                         16.467    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.419ns (13.059%)  route 2.790ns (86.941%))
  Logic Levels:           0  
  Clock Path Skew:        1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 16.246 - 10.000 ) 
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.630     4.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419     5.352 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/Q
                         net (fo=4, routed)           2.790     8.142    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.716    15.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.121    15.766 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.481    16.246    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/G
                         clock pessimism              0.256    16.503    
                         clock uncertainty           -0.035    16.467    
  -------------------------------------------------------------------
                         required time                         16.467    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  8.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.128ns (9.353%)  route 1.241ns (90.647%))
  Logic Levels:           0  
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/Q
                         net (fo=4, routed)           1.241     2.949    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.365     2.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.052     2.697 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.259     2.956    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/G
                         clock pessimism             -0.255     2.702    
    SLICE_X4Y34          LDCE (Hold_ldce_G_D)         0.090     2.792    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.164ns (10.584%)  route 1.385ns (89.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.745 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.385     3.130    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.365     2.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.052     2.697 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.328     3.025    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/G
                         clock pessimism             -0.255     2.771    
    SLICE_X5Y36          LDCE (Hold_ldce_G_D)         0.150     2.921    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.921    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.164ns (10.616%)  route 1.381ns (89.384%))
  Logic Levels:           0  
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.745 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           1.381     3.126    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.365     2.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.052     2.697 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.328     3.025    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
                         clock pessimism             -0.255     2.771    
    SLICE_X5Y36          LDCE (Hold_ldce_G_D)         0.144     2.915    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.164ns (10.508%)  route 1.397ns (89.492%))
  Logic Levels:           0  
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.745 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           1.397     3.142    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.365     2.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.052     2.697 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.328     3.025    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
                         clock pessimism             -0.255     2.771    
    SLICE_X5Y36          LDCE (Hold_ldce_G_D)         0.148     2.919    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.128ns (8.402%)  route 1.396ns (91.598%))
  Logic Levels:           0  
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           1.396     3.104    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.365     2.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.052     2.697 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.328     3.025    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                         clock pessimism             -0.255     2.771    
    SLICE_X5Y36          LDCE (Hold_ldce_G_D)         0.094     2.865    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.141ns (8.281%)  route 1.562ns (91.719%))
  Logic Levels:           0  
  Clock Path Skew:        1.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           1.562     3.284    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.365     2.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.052     2.697 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.359     3.056    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y35          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
                         clock pessimism             -0.255     2.802    
    SLICE_X7Y35          LDCE (Hold_ldce_G_D)         0.148     2.950    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.141ns (8.779%)  route 1.465ns (91.221%))
  Logic Levels:           0  
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           1.465     3.187    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.365     2.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.052     2.697 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.259     2.956    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                         clock pessimism             -0.255     2.702    
    SLICE_X4Y34          LDCE (Hold_ldce_G_D)         0.148     2.850    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.141ns (8.246%)  route 1.569ns (91.754%))
  Logic Levels:           0  
  Clock Path Skew:        1.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           1.569     3.291    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.365     2.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.052     2.697 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.359     3.056    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y35          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
                         clock pessimism             -0.255     2.802    
    SLICE_X7Y35          LDCE (Hold_ldce_G_D)         0.144     2.946    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.141ns (8.652%)  route 1.489ns (91.348%))
  Logic Levels:           0  
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/Q
                         net (fo=2, routed)           1.489     3.211    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.365     2.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.052     2.697 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.259     2.956    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/G
                         clock pessimism             -0.255     2.702    
    SLICE_X4Y34          LDCE (Hold_ldce_G_D)         0.150     2.852    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.141ns (6.842%)  route 1.920ns (93.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/Q
                         net (fo=3, routed)           1.920     3.642    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.365     2.645    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.052     2.697 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.259     2.956    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/G
                         clock pessimism             -0.255     2.702    
    SLICE_X4Y34          LDCE (Hold_ldce_G_D)         0.148     2.850    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.792    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[1]

Setup :            0  Failing Endpoints,  Worst Slack        6.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.456ns (10.544%)  route 3.869ns (89.456%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 16.016 - 10.000 ) 
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.630     4.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.389 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/Q
                         net (fo=3, routed)           3.869     9.258    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.511    15.440    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.095    15.535 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.481    16.016    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/G
                         clock pessimism              0.256    16.272    
                         clock uncertainty           -0.035    16.237    
  -------------------------------------------------------------------
                         required time                         16.237    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.456ns (11.823%)  route 3.401ns (88.177%))
  Logic Levels:           0  
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.221ns = ( 16.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.391 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           3.401     8.792    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.511    15.440    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.095    15.535 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.686    16.221    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
                         clock pessimism              0.256    16.477    
                         clock uncertainty           -0.035    16.442    
  -------------------------------------------------------------------
                         required time                         16.442    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.671ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.518ns (13.814%)  route 3.232ns (86.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 16.135 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.453 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           3.232     8.685    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.511    15.440    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.095    15.535 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.600    16.135    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
                         clock pessimism              0.256    16.391    
                         clock uncertainty           -0.035    16.356    
  -------------------------------------------------------------------
                         required time                         16.356    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  7.671    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.419ns (11.247%)  route 3.307ns (88.753%))
  Logic Levels:           0  
  Clock Path Skew:        1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 16.135 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     5.354 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.307     8.661    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.511    15.440    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.095    15.535 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.600    16.135    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                         clock pessimism              0.256    16.391    
                         clock uncertainty           -0.035    16.356    
  -------------------------------------------------------------------
                         required time                         16.356    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.456ns (12.702%)  route 3.134ns (87.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 16.016 - 10.000 ) 
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.630     4.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.389 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           3.134     8.523    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.511    15.440    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.095    15.535 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.481    16.016    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                         clock pessimism              0.256    16.272    
                         clock uncertainty           -0.035    16.237    
  -------------------------------------------------------------------
                         required time                         16.237    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.456ns (12.076%)  route 3.320ns (87.924%))
  Logic Levels:           0  
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.221ns = ( 16.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.391 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           3.320     8.711    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.511    15.440    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.095    15.535 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.686    16.221    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
                         clock pessimism              0.256    16.477    
                         clock uncertainty           -0.035    16.442    
  -------------------------------------------------------------------
                         required time                         16.442    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  7.731    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.518ns (14.407%)  route 3.077ns (85.593%))
  Logic Levels:           0  
  Clock Path Skew:        1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 16.135 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.453 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/Q
                         net (fo=3, routed)           3.077     8.531    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.511    15.440    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.095    15.535 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.600    16.135    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/G
                         clock pessimism              0.256    16.391    
                         clock uncertainty           -0.035    16.356    
  -------------------------------------------------------------------
                         required time                         16.356    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.518ns (14.471%)  route 3.062ns (85.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 16.135 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.453 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           3.062     8.515    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.511    15.440    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.095    15.535 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.600    16.135    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
                         clock pessimism              0.256    16.391    
                         clock uncertainty           -0.035    16.356    
  -------------------------------------------------------------------
                         required time                         16.356    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.456ns (13.296%)  route 2.974ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 16.016 - 10.000 ) 
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.630     4.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.389 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/Q
                         net (fo=2, routed)           2.974     8.363    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.511    15.440    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.095    15.535 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.481    16.016    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/G
                         clock pessimism              0.256    16.272    
                         clock uncertainty           -0.035    16.237    
  -------------------------------------------------------------------
                         required time                         16.237    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.419ns (13.059%)  route 2.790ns (86.941%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 16.016 - 10.000 ) 
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.630     4.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419     5.352 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/Q
                         net (fo=4, routed)           2.790     8.142    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367    14.929 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.511    15.440    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.095    15.535 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.481    16.016    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/G
                         clock pessimism              0.256    16.272    
                         clock uncertainty           -0.035    16.237    
  -------------------------------------------------------------------
                         required time                         16.237    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  8.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.128ns (9.353%)  route 1.241ns (90.647%))
  Logic Levels:           0  
  Clock Path Skew:        1.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/Q
                         net (fo=4, routed)           1.241     2.949    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.287     2.568    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.060     2.628 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.259     2.887    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/G
                         clock pessimism             -0.255     2.632    
    SLICE_X4Y34          LDCE (Hold_ldce_G_D)         0.090     2.722    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.164ns (10.584%)  route 1.385ns (89.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.745 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.385     3.130    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.287     2.568    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.060     2.628 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.328     2.956    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/G
                         clock pessimism             -0.255     2.701    
    SLICE_X5Y36          LDCE (Hold_ldce_G_D)         0.150     2.851    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.164ns (10.616%)  route 1.381ns (89.384%))
  Logic Levels:           0  
  Clock Path Skew:        1.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.745 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           1.381     3.126    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.287     2.568    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.060     2.628 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.328     2.956    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
                         clock pessimism             -0.255     2.701    
    SLICE_X5Y36          LDCE (Hold_ldce_G_D)         0.144     2.845    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.164ns (10.508%)  route 1.397ns (89.492%))
  Logic Levels:           0  
  Clock Path Skew:        1.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.745 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           1.397     3.142    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.287     2.568    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.060     2.628 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.328     2.956    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
                         clock pessimism             -0.255     2.701    
    SLICE_X5Y36          LDCE (Hold_ldce_G_D)         0.148     2.849    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.128ns (8.402%)  route 1.396ns (91.598%))
  Logic Levels:           0  
  Clock Path Skew:        1.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           1.396     3.104    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.287     2.568    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.060     2.628 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.328     2.956    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                         clock pessimism             -0.255     2.701    
    SLICE_X5Y36          LDCE (Hold_ldce_G_D)         0.094     2.795    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.141ns (8.281%)  route 1.562ns (91.719%))
  Logic Levels:           0  
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           1.562     3.284    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.287     2.568    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.060     2.628 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.359     2.987    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y35          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
                         clock pessimism             -0.255     2.732    
    SLICE_X7Y35          LDCE (Hold_ldce_G_D)         0.148     2.880    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.141ns (8.779%)  route 1.465ns (91.221%))
  Logic Levels:           0  
  Clock Path Skew:        1.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           1.465     3.187    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.287     2.568    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.060     2.628 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.259     2.887    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                         clock pessimism             -0.255     2.632    
    SLICE_X4Y34          LDCE (Hold_ldce_G_D)         0.148     2.780    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.141ns (8.246%)  route 1.569ns (91.754%))
  Logic Levels:           0  
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           1.569     3.291    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.287     2.568    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.060     2.628 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.359     2.987    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y35          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
                         clock pessimism             -0.255     2.732    
    SLICE_X7Y35          LDCE (Hold_ldce_G_D)         0.144     2.876    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.141ns (8.652%)  route 1.489ns (91.348%))
  Logic Levels:           0  
  Clock Path Skew:        1.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/Q
                         net (fo=2, routed)           1.489     3.211    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.287     2.568    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.060     2.628 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.259     2.887    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/G
                         clock pessimism             -0.255     2.632    
    SLICE_X4Y34          LDCE (Hold_ldce_G_D)         0.150     2.782    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.141ns (6.842%)  route 1.920ns (93.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/Q
                         net (fo=3, routed)           1.920     3.642    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.175     2.281 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.287     2.568    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.060     2.628 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.259     2.887    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/G
                         clock pessimism             -0.255     2.632    
    SLICE_X4Y34          LDCE (Hold_ldce_G_D)         0.148     2.780    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.862    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[2]

Setup :            0  Failing Endpoints,  Worst Slack        7.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.456ns (10.544%)  route 3.869ns (89.456%))
  Logic Levels:           0  
  Clock Path Skew:        1.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.630     4.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.389 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/Q
                         net (fo=3, routed)           3.869     9.258    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.337    14.899 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.655    15.554    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.262    15.816 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.481    16.297    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/G
                         clock pessimism              0.256    16.553    
                         clock uncertainty           -0.035    16.518    
  -------------------------------------------------------------------
                         required time                         16.518    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  7.260    

Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.456ns (11.823%)  route 3.401ns (88.177%))
  Logic Levels:           0  
  Clock Path Skew:        1.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.502ns = ( 16.502 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.391 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           3.401     8.792    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.337    14.899 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.655    15.554    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.262    15.816 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.686    16.502    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
                         clock pessimism              0.256    16.759    
                         clock uncertainty           -0.035    16.723    
  -------------------------------------------------------------------
                         required time                         16.723    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  7.931    

Slack (MET) :             7.952ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.518ns (13.814%)  route 3.232ns (86.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns = ( 16.416 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.453 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           3.232     8.685    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.337    14.899 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.655    15.554    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.262    15.816 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.600    16.416    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
                         clock pessimism              0.256    16.672    
                         clock uncertainty           -0.035    16.637    
  -------------------------------------------------------------------
                         required time                         16.637    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  7.952    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.419ns (11.247%)  route 3.307ns (88.753%))
  Logic Levels:           0  
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns = ( 16.416 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     5.354 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.307     8.661    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.337    14.899 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.655    15.554    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.262    15.816 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.600    16.416    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                         clock pessimism              0.256    16.672    
                         clock uncertainty           -0.035    16.637    
  -------------------------------------------------------------------
                         required time                         16.637    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  7.976    

Slack (MET) :             7.995ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.456ns (12.702%)  route 3.134ns (87.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.630     4.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.389 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           3.134     8.523    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.337    14.899 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.655    15.554    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.262    15.816 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.481    16.297    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                         clock pessimism              0.256    16.553    
                         clock uncertainty           -0.035    16.518    
  -------------------------------------------------------------------
                         required time                         16.518    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  7.995    

Slack (MET) :             8.012ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.456ns (12.076%)  route 3.320ns (87.924%))
  Logic Levels:           0  
  Clock Path Skew:        1.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.502ns = ( 16.502 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.391 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           3.320     8.711    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.337    14.899 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.655    15.554    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.262    15.816 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.686    16.502    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
                         clock pessimism              0.256    16.759    
                         clock uncertainty           -0.035    16.723    
  -------------------------------------------------------------------
                         required time                         16.723    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  8.012    

Slack (MET) :             8.107ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.518ns (14.407%)  route 3.077ns (85.593%))
  Logic Levels:           0  
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns = ( 16.416 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.453 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/Q
                         net (fo=3, routed)           3.077     8.531    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.337    14.899 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.655    15.554    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.262    15.816 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.600    16.416    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/G
                         clock pessimism              0.256    16.672    
                         clock uncertainty           -0.035    16.637    
  -------------------------------------------------------------------
                         required time                         16.637    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  8.107    

Slack (MET) :             8.122ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.518ns (14.471%)  route 3.062ns (85.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns = ( 16.416 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632     4.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.453 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           3.062     8.515    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.337    14.899 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.655    15.554    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.262    15.816 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.600    16.416    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
                         clock pessimism              0.256    16.672    
                         clock uncertainty           -0.035    16.637    
  -------------------------------------------------------------------
                         required time                         16.637    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  8.122    

Slack (MET) :             8.155ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.456ns (13.296%)  route 2.974ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        1.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.630     4.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.389 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/Q
                         net (fo=2, routed)           2.974     8.363    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.337    14.899 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.655    15.554    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.262    15.816 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.481    16.297    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/G
                         clock pessimism              0.256    16.553    
                         clock uncertainty           -0.035    16.518    
  -------------------------------------------------------------------
                         required time                         16.518    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  8.155    

Slack (MET) :             8.376ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.419ns (13.059%)  route 2.790ns (86.941%))
  Logic Levels:           0  
  Clock Path Skew:        1.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.630     4.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419     5.352 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/Q
                         net (fo=4, routed)           2.790     8.142    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.515    14.562    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.337    14.899 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.655    15.554    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.262    15.816 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.481    16.297    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/G
                         clock pessimism              0.256    16.553    
                         clock uncertainty           -0.035    16.518    
  -------------------------------------------------------------------
                         required time                         16.518    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  8.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.128ns (9.353%)  route 1.241ns (90.647%))
  Logic Levels:           0  
  Clock Path Skew:        1.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/Q
                         net (fo=4, routed)           1.241     2.949    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.160     2.266 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.329     2.595    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.125     2.720 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.259     2.979    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/G
                         clock pessimism             -0.255     2.724    
    SLICE_X4Y34          LDCE (Hold_ldce_G_D)         0.090     2.814    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.164ns (10.584%)  route 1.385ns (89.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.745 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.385     3.130    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.160     2.266 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.329     2.595    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.125     2.720 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.328     3.048    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/G
                         clock pessimism             -0.255     2.793    
    SLICE_X5Y36          LDCE (Hold_ldce_G_D)         0.150     2.943    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.164ns (10.616%)  route 1.381ns (89.384%))
  Logic Levels:           0  
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.745 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           1.381     3.126    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.160     2.266 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.329     2.595    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.125     2.720 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.328     3.048    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
                         clock pessimism             -0.255     2.793    
    SLICE_X5Y36          LDCE (Hold_ldce_G_D)         0.144     2.937    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.164ns (10.508%)  route 1.397ns (89.492%))
  Logic Levels:           0  
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.745 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           1.397     3.142    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.160     2.266 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.329     2.595    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.125     2.720 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.328     3.048    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
                         clock pessimism             -0.255     2.793    
    SLICE_X5Y36          LDCE (Hold_ldce_G_D)         0.148     2.941    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.128ns (8.402%)  route 1.396ns (91.598%))
  Logic Levels:           0  
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           1.396     3.104    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X5Y36          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.160     2.266 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.329     2.595    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.125     2.720 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.328     3.048    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y36          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                         clock pessimism             -0.255     2.793    
    SLICE_X5Y36          LDCE (Hold_ldce_G_D)         0.094     2.887    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.141ns (8.281%)  route 1.562ns (91.719%))
  Logic Levels:           0  
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           1.562     3.284    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.160     2.266 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.329     2.595    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.125     2.720 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.359     3.079    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y35          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
                         clock pessimism             -0.255     2.824    
    SLICE_X7Y35          LDCE (Hold_ldce_G_D)         0.148     2.972    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.141ns (8.779%)  route 1.465ns (91.221%))
  Logic Levels:           0  
  Clock Path Skew:        1.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           1.465     3.187    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.160     2.266 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.329     2.595    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.125     2.720 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.259     2.979    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                         clock pessimism             -0.255     2.724    
    SLICE_X4Y34          LDCE (Hold_ldce_G_D)         0.148     2.872    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.141ns (8.246%)  route 1.569ns (91.754%))
  Logic Levels:           0  
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           1.569     3.291    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X7Y35          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.160     2.266 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.329     2.595    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.125     2.720 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.359     3.079    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y35          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
                         clock pessimism             -0.255     2.824    
    SLICE_X7Y35          LDCE (Hold_ldce_G_D)         0.144     2.968    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.141ns (8.652%)  route 1.489ns (91.348%))
  Logic Levels:           0  
  Clock Path Skew:        1.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/Q
                         net (fo=2, routed)           1.489     3.211    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.160     2.266 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.329     2.595    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.125     2.720 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.259     2.979    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/G
                         clock pessimism             -0.255     2.724    
    SLICE_X4Y34          LDCE (Hold_ldce_G_D)         0.150     2.874    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.141ns (6.842%)  route 1.920ns (93.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/Q
                         net (fo=3, routed)           1.920     3.642    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]
    SLICE_X4Y34          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.160     2.266 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.329     2.595    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.125     2.720 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.259     2.979    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X4Y34          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/G
                         clock pessimism             -0.255     2.724    
    SLICE_X4Y34          LDCE (Hold_ldce_G_D)         0.148     2.872    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.770    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.369ns (28.003%)  route 3.520ns (71.997%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.910ns
    Time given to startpoint:         2.910ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.720     7.033    FSM2/RAM_COMMAND/ram_reg_384_447_12_14/ADDRB0
    SLICE_X8Y36          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.157 r  FSM2/RAM_COMMAND/ram_reg_384_447_12_14/RAMB/O
                         net (fo=1, routed)           0.944     8.101    FSM2/RAM_COMMAND/ram_reg_384_447_12_14_n_1
    SLICE_X9Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.225 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     8.225    FSM2/RAM_COMMAND/next_instr_reg[5]_i_6_n_0
    SLICE_X9Y32          MUXF7 (Prop_muxf7_I1_O)      0.245     8.470 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     8.470    FSM2/RAM_COMMAND/next_instr_reg[5]_i_3_n_0
    SLICE_X9Y32          MUXF8 (Prop_muxf8_I0_O)      0.104     8.574 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_2/O
                         net (fo=1, routed)           0.855     9.429    FSM2/get_command/q0[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.745 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.745    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                2.910     9.745    
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.326ns (26.882%)  route 3.607ns (73.118%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.710ns
    Time given to startpoint:         2.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.705     7.018    FSM2/RAM_COMMAND/ram_reg_704_767_12_14/ADDRA0
    SLICE_X2Y32          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.142 r  FSM2/RAM_COMMAND/ram_reg_704_767_12_14/RAMA/O
                         net (fo=1, routed)           0.957     8.099    FSM2/RAM_COMMAND/ram_reg_704_767_12_14_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.223    FSM2/RAM_COMMAND/next_instr_reg[4]_i_7_n_0
    SLICE_X9Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     8.435 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     8.435    FSM2/RAM_COMMAND/next_instr_reg[4]_i_4_n_0
    SLICE_X9Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     8.529 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_2/O
                         net (fo=1, routed)           0.944     9.473    FSM2/get_command/q0[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.316     9.789 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.789    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.822    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.256     7.078    
                         time borrowed                2.710     9.789    
  -------------------------------------------------------------------
                         required time                          9.789    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.331ns (29.021%)  route 3.255ns (70.979%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.608ns
    Time given to startpoint:         2.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.486     6.798    FSM2/RAM_COMMAND/ram_reg_896_959_15_15/DPRA0
    SLICE_X12Y34         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.922 r  FSM2/RAM_COMMAND/ram_reg_896_959_15_15/DP/O
                         net (fo=1, routed)           1.127     8.049    FSM2/RAM_COMMAND/ram_reg_896_959_15_15_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     8.173    FSM2/RAM_COMMAND/next_instr_reg[7]_i_8_n_0
    SLICE_X13Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     8.390 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     8.390    FSM2/RAM_COMMAND/next_instr_reg[7]_i_4_n_0
    SLICE_X13Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     8.484 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_2/O
                         net (fo=1, routed)           0.642     9.126    FSM2/get_command/q0[7]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.442 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.442    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                2.608     9.442    
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.362ns (30.441%)  route 3.112ns (69.559%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      2.496ns
    Time given to startpoint:         2.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.624     6.936    FSM2/RAM_COMMAND/ram_reg_0_63_9_11/ADDRA0
    SLICE_X14Y30         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.060 r  FSM2/RAM_COMMAND/ram_reg_0_63_9_11/RAMA/O
                         net (fo=1, routed)           0.739     7.799    FSM2/RAM_COMMAND/ram_reg_0_63_9_11_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     7.923    FSM2/RAM_COMMAND/next_instr_reg[1]_i_5_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I0_O)      0.238     8.161 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     8.161    FSM2/RAM_COMMAND/next_instr_reg[1]_i_3_n_0
    SLICE_X13Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     8.265 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_2/O
                         net (fo=1, routed)           0.750     9.014    FSM2/get_command/q0[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.330 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.330    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                2.496     9.330    
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.369ns (30.648%)  route 3.098ns (69.352%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.501     6.813    FSM2/RAM_COMMAND/ram_reg_384_447_6_8/ADDRC0
    SLICE_X8Y24          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.937 r  FSM2/RAM_COMMAND/ram_reg_384_447_6_8/RAMC/O
                         net (fo=1, routed)           1.027     7.964    FSM2/RAM_COMMAND/ram_reg_384_447_6_8_n_2
    SLICE_X7Y24          LUT6 (Prop_lut6_I1_O)        0.124     8.088 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     8.088    FSM2/RAM_COMMAND/next_instr_reg[0]_i_6_n_0
    SLICE_X7Y24          MUXF7 (Prop_muxf7_I1_O)      0.245     8.333 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     8.333    FSM2/RAM_COMMAND/next_instr_reg[0]_i_3_n_0
    SLICE_X7Y24          MUXF8 (Prop_muxf8_I0_O)      0.104     8.437 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_2/O
                         net (fo=1, routed)           0.570     9.007    FSM2/get_command/q0[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.316     9.323 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.323    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.587    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.256     6.843    
                         time borrowed                2.480     9.323    
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.362ns (28.952%)  route 3.342ns (71.048%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.443ns
    Time given to startpoint:         2.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[2]/Q
                         net (fo=165, routed)         1.824     7.137    FSM2/RAM_COMMAND/ram_reg_64_127_12_14/ADDRC2
    SLICE_X2Y33          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.261 r  FSM2/RAM_COMMAND/ram_reg_64_127_12_14/RAMC/O
                         net (fo=1, routed)           0.854     8.114    FSM2/RAM_COMMAND/ram_reg_64_127_12_14_n_2
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.238 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_5/O
                         net (fo=1, routed)           0.000     8.238    FSM2/RAM_COMMAND/next_instr_reg[6]_i_5_n_0
    SLICE_X11Y32         MUXF7 (Prop_muxf7_I0_O)      0.238     8.476 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     8.476    FSM2/RAM_COMMAND/next_instr_reg[6]_i_3_n_0
    SLICE_X11Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     8.580 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_2/O
                         net (fo=1, routed)           0.664     9.244    FSM2/get_command/q0[6]
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.316     9.560 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.560    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.861    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.256     7.117    
                         time borrowed                2.443     9.560    
  -------------------------------------------------------------------
                         required time                          9.560    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.362ns (32.205%)  route 2.867ns (67.795%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.251ns
    Time given to startpoint:         2.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.614     6.926    FSM2/RAM_COMMAND/ram_reg_0_63_9_11/ADDRB0
    SLICE_X14Y30         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.050 r  FSM2/RAM_COMMAND/ram_reg_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.795     7.845    FSM2/RAM_COMMAND/ram_reg_0_63_9_11_n_1
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     7.969    FSM2/RAM_COMMAND/next_instr_reg[2]_i_5_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.238     8.207 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     8.207    FSM2/RAM_COMMAND/next_instr_reg[2]_i_3_n_0
    SLICE_X11Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     8.311 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_2/O
                         net (fo=1, routed)           0.459     8.769    FSM2/get_command/q0[2]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.085 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.085    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                2.251     9.085    
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.362ns (32.588%)  route 2.818ns (67.412%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.108ns
    Time given to startpoint:         2.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[2]/Q
                         net (fo=165, routed)         1.262     6.574    FSM2/RAM_COMMAND/ram_reg_192_255_9_11/ADDRC2
    SLICE_X12Y25         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.698 r  FSM2/RAM_COMMAND/ram_reg_192_255_9_11/RAMC/O
                         net (fo=1, routed)           0.948     7.646    FSM2/RAM_COMMAND/ram_reg_192_255_9_11_n_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.770 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     7.770    FSM2/RAM_COMMAND/next_instr_reg[3]_i_5_n_0
    SLICE_X15Y27         MUXF7 (Prop_muxf7_I0_O)      0.238     8.008 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.008    FSM2/RAM_COMMAND/next_instr_reg[3]_i_3_n_0
    SLICE_X15Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     8.112 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_2/O
                         net (fo=1, routed)           0.607     8.720    FSM2/get_command/q0[3]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.316     9.036 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.036    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.652     6.671    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.256     6.927    
                         time borrowed                2.108     9.036    
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.966ns (35.259%)  route 1.774ns (64.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.856ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      0.483ns
    Time given to startpoint:         0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.419     5.275 r  FSM2/get_command/rd_addr_command_reg[5]/Q
                         net (fo=162, routed)         0.973     6.248    FSM2/get_command/Q[5]
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.299     6.547 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_3/O
                         net (fo=4, routed)           0.359     6.906    FSM2/get_command/next_rd_addr_command_reg[8]_i_3_n_0
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_2/O
                         net (fo=1, routed)           0.442     7.472    FSM2/get_command/next_rd_addr_command_reg[9]_i_2_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I3_O)        0.124     7.596 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.596    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.837     6.856    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism              0.256     7.112    
                         time borrowed                0.483     7.596    
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.287ns (27.989%)  route 0.738ns (72.011%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.255ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.118ns
    Computed max time borrow:         10.118ns
    Time borrowed from endpoint:      0.310ns
    Time given to startpoint:         0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.175     2.243 f  FSM2/get_command/rd_addr_command_reg[2]/Q
                         net (fo=165, routed)         0.516     2.758    FSM2/get_command/Q[2]
    SLICE_X13Y24         LUT5 (Prop_lut5_I3_O)        0.056     2.814 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_2/O
                         net (fo=1, routed)           0.223     3.037    FSM2/get_command/next_rd_addr_command_reg[5]_i_2_n_0
    SLICE_X12Y24         LUT5 (Prop_lut5_I3_O)        0.056     3.093 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.093    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.482     2.171    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.046     2.217 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.311     2.528    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism              0.255     2.783    
                         time borrowed                0.310     3.093    
  -------------------------------------------------------------------
                         required time                          3.093    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.292ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        0.693ns  (logic 0.518ns (74.707%)  route 0.175ns (25.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns = ( 24.486 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439    24.486    FSM2/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.418    24.904 f  FSM2/FSM_sequential_state_module_reg[0]/Q
                         net (fo=6, routed)           0.175    25.079    FSM2/get_command/FSM_sequential_state_module_reg[0][0]
    SLICE_X13Y22         LUT4 (Prop_lut4_I2_O)        0.100    25.179 r  FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    25.179    FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.925    17.635    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                         clock pessimism             -0.256    17.379    
                         clock uncertainty            0.035    17.414    
    SLICE_X13Y22         LDCE (Hold_ldce_G_D)         0.473    17.887    FSM2/get_command/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.887    
                         arrival time                          25.179    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.495ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        0.816ns  (logic 0.518ns (63.448%)  route 0.298ns (36.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 17.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns = ( 24.486 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439    24.486    FSM2/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.418    24.904 r  FSM2/FSM_sequential_state_module_reg[0]/Q
                         net (fo=6, routed)           0.298    25.202    FSM2/get_command/FSM_sequential_state_module_reg[0][0]
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.100    25.302 r  FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    25.302    FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X12Y21         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.785    17.496    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y21         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
                         clock pessimism             -0.256    17.239    
                         clock uncertainty            0.035    17.274    
    SLICE_X12Y21         LDCE (Hold_ldce_G_D)         0.533    17.807    FSM2/get_command/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.807    
                         arrival time                          25.302    
  -------------------------------------------------------------------
                         slack                                  7.495    

Slack (MET) :             7.679ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.103ns  (logic 0.567ns (51.420%)  route 0.536ns (48.580%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.656ns = ( 17.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 f  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         0.384    25.236    FSM2/get_command/Q[1]
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.100    25.336 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_3/O
                         net (fo=4, routed)           0.152    25.487    FSM2/get_command/next_rd_addr_command_reg[8]_i_3_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I3_O)        0.100    25.587 r  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    25.587    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.656    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.256    17.400    
                         clock uncertainty            0.035    17.435    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.473    17.908    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.908    
                         arrival time                          25.587    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.723ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.154ns  (logic 0.576ns (49.924%)  route 0.578ns (50.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.664ns = ( 17.664 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.337    24.822 r  FSM2/get_command/rd_addr_command_reg[8]/Q
                         net (fo=18, routed)          0.578    25.399    FSM2/get_command/Q[8]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.239    25.638 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    25.638    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954    17.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.256    17.408    
                         clock uncertainty            0.035    17.443    
    SLICE_X13Y25         LDCE (Hold_ldce_G_D)         0.472    17.915    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -17.915    
                         arrival time                          25.638    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             7.797ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.218ns  (logic 0.467ns (38.333%)  route 0.751ns (61.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.656ns = ( 17.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[7]/Q
                         net (fo=35, routed)          0.751    25.603    FSM2/get_command/Q[7]
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.100    25.703 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    25.703    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.656    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.256    17.400    
                         clock uncertainty            0.035    17.435    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.471    17.906    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.906    
                         arrival time                          25.703    
  -------------------------------------------------------------------
                         slack                                  7.797    

Slack (MET) :             7.963ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.147ns  (logic 0.467ns (40.723%)  route 0.680ns (59.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 17.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         0.680    25.531    FSM2/get_command/Q[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.100    25.631 r  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    25.631    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.354    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism             -0.256    17.098    
                         clock uncertainty            0.035    17.133    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.535    17.668    FSM2/get_command/next_rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.668    
                         arrival time                          25.631    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             8.005ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.187ns  (logic 0.467ns (39.349%)  route 0.720ns (60.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 17.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         0.720    25.572    FSM2/get_command/Q[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I3_O)        0.100    25.672 r  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    25.672    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.354    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism             -0.256    17.098    
                         clock uncertainty            0.035    17.133    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.533    17.666    FSM2/get_command/next_rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.666    
                         arrival time                          25.672    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.033ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.252ns  (logic 0.467ns (37.308%)  route 0.785ns (62.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.452ns = ( 17.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         0.785    25.636    FSM2/get_command/Q[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I3_O)        0.100    25.736 r  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    25.736    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.742    17.452    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism             -0.256    17.196    
                         clock uncertainty            0.035    17.231    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.472    17.703    FSM2/get_command/next_rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.703    
                         arrival time                          25.736    
  -------------------------------------------------------------------
                         slack                                  8.033    

Slack (MET) :             8.057ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.239ns  (logic 0.578ns (46.669%)  route 0.661ns (53.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 17.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.337    24.822 r  FSM2/get_command/rd_addr_command_reg[5]/Q
                         net (fo=162, routed)         0.661    25.482    FSM2/get_command/Q[5]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.241    25.723 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    25.723    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.354    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism             -0.256    17.098    
                         clock uncertainty            0.035    17.133    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.533    17.666    FSM2/get_command/next_rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.666    
                         arrival time                          25.723    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.109ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.532ns  (logic 0.567ns (37.013%)  route 0.965ns (62.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.656ns = ( 17.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[6]/Q
                         net (fo=36, routed)          0.593    25.445    FSM2/get_command/Q[6]
    SLICE_X13Y24         LUT4 (Prop_lut4_I3_O)        0.100    25.545 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_2/O
                         net (fo=1, routed)           0.372    25.917    FSM2/get_command/next_rd_addr_command_reg[9]_i_2_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I3_O)        0.100    26.017 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    26.017    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.656    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.256    17.400    
                         clock uncertainty            0.035    17.435    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.472    17.907    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -17.907    
                         arrival time                          26.017    
  -------------------------------------------------------------------
                         slack                                  8.109    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.124ns (3.623%)  route 3.298ns (96.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.953ns
    Time given to startpoint:         1.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.374 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           3.298     8.673    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.797    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.587    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.256     6.843    
                         time borrowed                1.953     8.797    
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.494ns  (logic 0.045ns (3.011%)  route 1.449ns (96.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 13.211 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 11.710 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.449    13.159    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I2_O)        0.045    13.204 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.204    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.211    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.255    12.956    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.170    13.126    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.126    
                         arrival time                          13.204    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.124ns (3.480%)  route 3.439ns (96.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      2.103ns
    Time given to startpoint:         2.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.374 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           3.439     8.813    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.937 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.937    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                2.103     8.937    
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        1.496ns  (logic 0.045ns (3.008%)  route 1.451ns (96.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 13.207 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 11.710 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.451    13.161    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.045    13.206 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.206    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.207    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.255    12.952    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.169    13.121    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.121    
                         arrival time                          13.206    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[2]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[2]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.124ns (3.865%)  route 3.084ns (96.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.690ns
    Time given to startpoint:         1.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557     4.860    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.316 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           3.084     8.401    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.525 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.525    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                1.690     8.525    
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[2]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns)
  Data Path Delay:        2.757ns  (logic 0.100ns (3.626%)  route 2.657ns (96.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.345ns = ( 17.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.855ns = ( 14.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           2.657    17.512    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.100    17.612 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    17.612    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635    17.345    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.256    17.089    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.472    17.561    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.561    
                         arrival time                          17.612    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[3]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[3]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.124ns (3.204%)  route 3.746ns (96.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.315ns
    Time given to startpoint:         2.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.518     5.372 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           3.746     9.118    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.242    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.652     6.671    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.256     6.927    
                         time borrowed                2.315     9.242    
  -------------------------------------------------------------------
                         required time                          9.242    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[3]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns)
  Data Path Delay:        1.823ns  (logic 0.045ns (2.468%)  route 1.778ns (97.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 13.266 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 11.709 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555    11.545    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.164    11.709 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           1.778    13.487    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.045    13.532 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.532    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.399    13.266    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.255    13.011    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.170    13.181    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.181    
                         arrival time                          13.532    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[4]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[4]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.124ns (3.036%)  route 3.961ns (96.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.322ns
    Time given to startpoint:         2.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557     4.860    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.316 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           3.961     9.277    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.401 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.401    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.822    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.256     7.078    
                         time borrowed                2.322     9.401    
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[4]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns)
  Data Path Delay:        1.754ns  (logic 0.045ns (2.566%)  route 1.709ns (97.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           1.709    13.398    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.045    13.443 f  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.443    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.483    13.350    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.255    13.095    
    SLICE_X13Y22         LDCE (Hold_ldce_G_D)         0.170    13.265    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.265    
                         arrival time                          13.443    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[5]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[5]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.124ns (3.555%)  route 3.364ns (96.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.027ns
    Time given to startpoint:         2.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.374 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           3.364     8.738    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.862 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.862    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                2.027     8.862    
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[5]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns)
  Data Path Delay:        1.481ns  (logic 0.045ns (3.039%)  route 1.436ns (96.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 13.207 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 11.710 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           1.436    13.145    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.045    13.190 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.190    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.207    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.255    12.952    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    13.122    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.122    
                         arrival time                          13.190    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[6]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[6]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.124ns (3.104%)  route 3.871ns (96.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.189ns
    Time given to startpoint:         2.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456     5.312 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           3.871     9.183    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.307 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.307    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.861    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.256     7.117    
                         time borrowed                2.189     9.307    
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[6]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns)
  Data Path Delay:        1.895ns  (logic 0.045ns (2.375%)  route 1.850ns (97.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 13.395 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.141    11.687 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           1.850    13.537    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.045    13.582 f  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.582    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.528    13.395    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism             -0.255    13.140    
    SLICE_X13Y25         LDCE (Hold_ldce_G_D)         0.170    13.310    FSM2/get_command/next_instr_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.310    
                         arrival time                          13.582    
  -------------------------------------------------------------------
                         slack                                  0.271    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[7]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[7]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.124ns (3.914%)  route 3.044ns (96.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      1.650ns
    Time given to startpoint:         1.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557     4.860    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.316 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           3.044     8.360    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.484 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.484    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                1.650     8.484    
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[7]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns)
  Data Path Delay:        2.724ns  (logic 0.100ns (3.671%)  route 2.624ns (96.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.345ns = ( 17.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.855ns = ( 14.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           2.624    17.479    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.100    17.579 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    17.579    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635    17.345    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.256    17.089    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.473    17.562    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.562    
                         arrival time                          17.579    
  -------------------------------------------------------------------
                         slack                                  0.017    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[0]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.000ns (0.000%)  route 4.068ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      2.323ns
    Time given to startpoint:         2.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          4.068     9.440    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.861    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
                         clock pessimism              0.256     7.117    
                         time borrowed                2.323     9.440    
  -------------------------------------------------------------------
                         required time                          9.440    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.000ns (0.000%)  route 3.612ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      2.140ns
    Time given to startpoint:         2.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.612     8.984    FSM2/get_command/state_reg[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.587    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
                         clock pessimism              0.256     6.843    
                         time borrowed                2.140     8.984    
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.124ns (3.255%)  route 3.685ns (96.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.856ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      2.069ns
    Time given to startpoint:         2.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.685     9.058    FSM2/get_command/state_reg[0]
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.182 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.182    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.837     6.856    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism              0.256     7.112    
                         time borrowed                2.069     9.182    
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.124ns (3.581%)  route 3.338ns (96.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.991ns
    Time given to startpoint:         1.991ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.338     8.711    FSM2/get_command/state_reg[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.835 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.835    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.587    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.256     6.843    
                         time borrowed                1.991     8.835    
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.885ns (59.780%)  route 0.595ns (40.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      1.975ns
    Time given to startpoint:         1.975ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.329    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.090 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.595     8.685    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.809 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.809    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                1.975     8.809    
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.885ns (59.983%)  route 0.590ns (40.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.970ns
    Time given to startpoint:         1.970ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.329    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.090 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.590     8.680    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.804 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.804    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                1.970     8.804    
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.124ns (3.343%)  route 3.585ns (96.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.964ns
    Time given to startpoint:         1.964ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.585     8.958    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.082    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.861    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.256     7.117    
                         time borrowed                1.964     9.082    
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.124ns (3.640%)  route 3.282ns (96.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.944ns
    Time given to startpoint:         1.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.282     8.654    FSM2/get_command/state_reg[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.778 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.778    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                1.944     8.778    
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.124ns (3.653%)  route 3.270ns (96.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.246ns
    Computed max time borrow:         10.246ns
    Time borrowed from endpoint:      1.923ns
    Time given to startpoint:         1.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.270     8.642    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.766 r  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.766    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.587    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism              0.256     6.843    
                         time borrowed                1.923     8.766    
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.124ns (3.661%)  route 3.263ns (96.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.248ns
    Computed max time borrow:         10.248ns
    Time borrowed from endpoint:      1.916ns
    Time given to startpoint:         1.916ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.263     8.635    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.759 r  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.759    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.587    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism              0.256     6.843    
                         time borrowed                1.916     8.759    
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        3.001ns  (logic 0.100ns (3.333%)  route 2.901ns (96.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.664ns = ( 17.664 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.901    17.801    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.100    17.901 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    17.901    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954    17.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.256    17.408    
    SLICE_X13Y25         LDCE (Hold_ldce_G_D)         0.472    17.880    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -17.880    
                         arrival time                          17.901    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        3.020ns  (logic 0.100ns (3.311%)  route 2.920ns (96.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.656ns = ( 17.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.920    17.821    FSM2/get_command/state_reg[0]
    SLICE_X15Y25         LUT5 (Prop_lut5_I4_O)        0.100    17.921 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.921    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.656    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.256    17.400    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.473    17.873    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.873    
                         arrival time                          17.921    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        3.012ns  (logic 0.100ns (3.320%)  route 2.912ns (96.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.912    17.813    FSM2/get_command/state_reg[0]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.100    17.913 f  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.913    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.925    17.635    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.256    17.379    
    SLICE_X13Y22         LDCE (Hold_ldce_G_D)         0.472    17.851    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.851    
                         arrival time                          17.913    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        1.529ns  (logic 0.045ns (2.942%)  route 1.484ns (97.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 13.211 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 11.709 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555    11.545    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164    11.709 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.484    13.193    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.045    13.238 f  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.238    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.211    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism             -0.255    12.956    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.199    13.155    FSM2/get_command/next_rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.155    
                         arrival time                          13.238    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        3.059ns  (logic 0.100ns (3.269%)  route 2.959ns (96.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.656ns = ( 17.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.959    17.860    FSM2/get_command/state_reg[0]
    SLICE_X15Y25         LUT5 (Prop_lut5_I4_O)        0.100    17.960 f  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    17.960    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.656    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.256    17.400    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.472    17.872    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -17.872    
                         arrival time                          17.960    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.823ns  (logic 0.100ns (3.542%)  route 2.723ns (96.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 17.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.723    17.624    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.100    17.724 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.724    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.354    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.256    17.098    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.532    17.630    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.630    
                         arrival time                          17.724    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.764ns  (logic 0.100ns (3.618%)  route 2.664ns (96.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.345ns = ( 17.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.664    17.565    FSM2/get_command/state_reg[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.100    17.665 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.665    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635    17.345    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.256    17.089    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.471    17.560    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.560    
                         arrival time                          17.665    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.770ns  (logic 0.100ns (3.611%)  route 2.670ns (96.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.345ns = ( 17.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.670    17.570    FSM2/get_command/state_reg[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.100    17.670 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    17.670    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635    17.345    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.256    17.089    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.472    17.561    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.561    
                         arrival time                          17.670    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.971ns  (logic 0.100ns (3.366%)  route 2.871ns (96.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.452ns = ( 17.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.871    17.771    FSM2/get_command/state_reg[0]
    SLICE_X15Y24         LUT6 (Prop_lut6_I3_O)        0.100    17.871 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    17.871    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.742    17.452    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.256    17.196    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.473    17.669    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.669    
                         arrival time                          17.871    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.875ns  (logic 0.100ns (3.478%)  route 2.775ns (96.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 17.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.775    17.676    FSM2/get_command/state_reg[0]
    SLICE_X13Y24         LUT4 (Prop_lut4_I3_O)        0.100    17.776 f  FSM2/get_command/next_rd_addr_command_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.776    FSM2/get_command/next_rd_addr_command__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.354    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[0]/G
                         clock pessimism             -0.256    17.098    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.471    17.569    FSM2/get_command/next_rd_addr_command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.569    
                         arrival time                          17.776    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[1]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/done_get_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.000ns (0.000%)  route 4.781ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      3.015ns
    Time given to startpoint:         3.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          4.781    10.093    FSM2/get_command/state_reg[1]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/done_get_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.822    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/done_get_cmd_reg/G
                         clock pessimism              0.256     7.078    
                         time borrowed                3.015    10.093    
  -------------------------------------------------------------------
                         required time                         10.093    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.248ns (6.170%)  route 3.772ns (93.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.246ns
    Computed max time borrow:         10.246ns
    Time borrowed from endpoint:      2.488ns
    Time given to startpoint:         2.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.883     7.196    FSM2/get_command/state_reg[1]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.320 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_2/O
                         net (fo=2, routed)           1.888     9.208    FSM2/get_command/next_rd_addr_command_reg[8]_i_2_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.332 r  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.332    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.587    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism              0.256     6.843    
                         time borrowed                2.488     9.332    
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.124ns (2.962%)  route 4.063ns (97.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.420ns
    Time given to startpoint:         2.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          4.063     9.375    FSM2/get_command/state_reg[1]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.499 r  FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.499    FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.822    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                         clock pessimism              0.256     7.078    
                         time borrowed                2.420     9.499    
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.124ns (2.964%)  route 4.060ns (97.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.417ns
    Time given to startpoint:         2.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          4.060     9.372    FSM2/get_command/state_reg[1]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.496 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.496    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.822    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.256     7.078    
                         time borrowed                2.417     9.496    
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.248ns (5.898%)  route 3.956ns (94.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.399ns
    Time given to startpoint:         2.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.883     7.196    FSM2/get_command/state_reg[1]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.320 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_2/O
                         net (fo=2, routed)           2.073     9.393    FSM2/get_command/next_rd_addr_command_reg[8]_i_2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.517    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.861    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism              0.256     7.117    
                         time borrowed                2.399     9.517    
  -------------------------------------------------------------------
                         required time                          9.517    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.124ns (3.038%)  route 3.957ns (96.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.276ns
    Time given to startpoint:         2.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          3.957     9.269    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.393 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.393    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.861    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.256     7.117    
                         time borrowed                2.276     9.393    
  -------------------------------------------------------------------
                         required time                          9.393    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.124ns (3.291%)  route 3.644ns (96.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      2.245ns
    Time given to startpoint:         2.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          3.644     8.956    FSM2/get_command/state_reg[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.080 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.080    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                2.245     9.080    
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.885ns (59.780%)  route 0.595ns (40.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    7.592ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.238ns
    Time given to startpoint:         2.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.592    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.353 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.595     8.949    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.073 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.073    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                2.238     9.073    
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.885ns (59.983%)  route 0.590ns (40.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    7.592ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.233ns
    Time given to startpoint:         2.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.592    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.353 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.590     8.944    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.068 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.068    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.578    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.256     6.834    
                         time borrowed                2.233     9.068    
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.124ns (3.299%)  route 3.635ns (96.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.244ns
    Computed max time borrow:         10.244ns
    Time borrowed from endpoint:      2.227ns
    Time given to startpoint:         2.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          3.635     8.947    FSM2/get_command/state_reg[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.071 r  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.071    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.367     4.853 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.045     5.898    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.121     6.019 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.587    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism              0.256     6.843    
                         time borrowed                2.227     9.071    
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        3.100ns  (logic 0.100ns (3.226%)  route 3.000ns (96.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.656ns = ( 17.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 14.852 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367    14.852 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          3.000    17.852    FSM2/get_command/state_reg[1]
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.100    17.952 f  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    17.952    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.656    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.256    17.400    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.472    17.872    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -17.872    
                         arrival time                          17.952    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.878ns  (logic 0.100ns (3.475%)  route 2.778ns (96.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 17.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 14.852 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367    14.852 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          2.778    17.630    FSM2/get_command/state_reg[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.100    17.730 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.730    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.354    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.256    17.098    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.472    17.570    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.570    
                         arrival time                          17.730    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.878ns  (logic 0.100ns (3.474%)  route 2.778ns (96.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 17.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 14.852 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367    14.852 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          2.778    17.630    FSM2/get_command/state_reg[1]
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.100    17.730 f  FSM2/get_command/next_rd_addr_command_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.730    FSM2/get_command/next_rd_addr_command__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554    14.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456    15.313 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247    16.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150    16.710 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.354    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[0]/G
                         clock pessimism             -0.256    17.098    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.471    17.569    FSM2/get_command/next_rd_addr_command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.569    
                         arrival time                          17.730    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.830ns  (logic 0.045ns (2.460%)  route 1.785ns (97.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 13.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.785    13.471    FSM2/get_command/state_reg[1]
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.045    13.516 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.516    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.386    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.255    13.131    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.170    13.301    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.301    
                         arrival time                          13.516    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.661ns  (logic 0.045ns (2.709%)  route 1.616ns (97.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 13.207 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.616    13.303    FSM2/get_command/state_reg[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.045    13.348 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.348    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.207    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.255    12.952    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    13.122    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.122    
                         arrival time                          13.348    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.685ns  (logic 0.045ns (2.671%)  route 1.640ns (97.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 13.207 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.640    13.327    FSM2/get_command/state_reg[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.045    13.372 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.372    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.207    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.255    12.952    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.169    13.121    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.121    
                         arrival time                          13.372    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.784ns  (logic 0.045ns (2.523%)  route 1.739ns (97.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 13.266 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.739    13.426    FSM2/get_command/state_reg[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I0_O)        0.045    13.471 f  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.471    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.399    13.266    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism             -0.255    13.011    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.170    13.181    FSM2/get_command/next_rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.181    
                         arrival time                          13.471    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.912ns  (logic 0.045ns (2.353%)  route 1.867ns (97.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 13.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.867    13.554    FSM2/get_command/state_reg[1]
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.045    13.599 f  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.599    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.386    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.255    13.131    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.169    13.300    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.300    
                         arrival time                          13.599    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.767ns  (logic 0.045ns (2.546%)  route 1.722ns (97.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 13.211 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.722    13.409    FSM2/get_command/state_reg[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I0_O)        0.045    13.454 f  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.454    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.211    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism             -0.255    12.956    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.199    13.155    FSM2/get_command/next_rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.155    
                         arrival time                          13.454    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/done_get_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.874ns  (logic 0.000ns (0.000%)  route 1.874ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.874    13.561    FSM2/get_command/state_reg[1]
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/done_get_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825    12.070    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.175    12.245 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.565    12.810    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.057    12.867 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.483    13.350    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/done_get_cmd_reg/G
                         clock pessimism             -0.255    13.095    
    SLICE_X13Y22         LDCE (Hold_ldce_G_D)         0.148    13.243    FSM2/get_command/done_get_cmd_reg
  -------------------------------------------------------------------
                         required time                        -13.243    
                         arrival time                          13.561    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        7.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.580ns (14.925%)  route 3.306ns (85.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 15.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.456     5.313 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           3.306     8.619    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.743 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.743    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.612    15.515    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.100    15.615 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.900    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.156    
                         clock uncertainty           -0.035    16.121    
  -------------------------------------------------------------------
                         required time                         16.121    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  7.378    

Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.580ns (15.236%)  route 3.227ns (84.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 15.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           3.227     8.540    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.664 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.664    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.612    15.515    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.100    15.615 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.900    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.156    
                         clock uncertainty           -0.035    16.121    
  -------------------------------------------------------------------
                         required time                         16.121    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  7.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.552%)  route 1.424ns (88.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           1.424     3.113    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.158 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.158    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.298     2.570    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.056     2.626 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.770    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.515    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.635    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.186ns (10.611%)  route 1.567ns (89.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           1.567     3.256    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.301 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.301    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.298     2.570    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.056     2.626 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.770    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.515    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.636    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.665    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.090ns  (logic 0.124ns (4.013%)  route 2.966ns (95.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 15.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      2.308ns
    Time given to startpoint:         2.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.966    18.340    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.464 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.464    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.612    15.515    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.100    15.615 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.900    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.156    
                         time borrowed                2.308    18.464    
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.087ns  (logic 0.124ns (4.016%)  route 2.963ns (95.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 15.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      2.305ns
    Time given to startpoint:         2.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.963    18.337    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.461 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.461    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.612    15.515    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.100    15.615 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.900    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.156    
                         time borrowed                2.305    18.461    
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                         -18.461    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.045ns (3.358%)  route 1.295ns (96.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.295     3.005    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.050 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.050    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.298     2.570    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.056     2.626 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.770    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.515    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.636    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.045ns (3.353%)  route 1.297ns (96.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.297     3.007    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.052 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.052    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.298     2.570    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.056     2.626 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.770    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.515    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.635    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.417    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[1]

Setup :            0  Failing Endpoints,  Worst Slack        7.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.580ns (14.925%)  route 3.306ns (85.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 15.639 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.456     5.313 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           3.306     8.619    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.743 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.743    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.351    15.254    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.100    15.354 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.639    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    15.895    
                         clock uncertainty           -0.035    15.860    
  -------------------------------------------------------------------
                         required time                         15.860    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  7.117    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.580ns (15.236%)  route 3.227ns (84.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 15.639 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           3.227     8.540    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.664 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.664    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.351    15.254    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.100    15.354 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.639    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    15.895    
                         clock uncertainty           -0.035    15.860    
  -------------------------------------------------------------------
                         required time                         15.860    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  7.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.552%)  route 1.424ns (88.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           1.424     3.113    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.158 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.158    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.163     2.435    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.056     2.491 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.635    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.380    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.500    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.186ns (10.611%)  route 1.567ns (89.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           1.567     3.256    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.301 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.301    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.163     2.435    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.056     2.491 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.635    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.380    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.501    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.800    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.988ns  (logic 0.124ns (4.150%)  route 2.864ns (95.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 15.639 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      2.467ns
    Time given to startpoint:         2.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.864    18.238    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.362 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.362    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.351    15.254    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.100    15.354 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.639    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    15.895    
                         time borrowed                2.467    18.362    
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -18.362    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.985ns  (logic 0.124ns (4.154%)  route 2.861ns (95.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 15.639 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      2.464ns
    Time given to startpoint:         2.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.861    18.235    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.359 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.359    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.351    15.254    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.100    15.354 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.639    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    15.895    
                         time borrowed                2.464    18.359    
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -18.359    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.276     2.986    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.031 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.031    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.163     2.435    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.056     2.491 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.635    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.380    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.501    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.045ns (3.403%)  route 1.277ns (96.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.277     2.987    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.032 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.032    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.163     2.435    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.056     2.491 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.635    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.380    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.500    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.532    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[2]

Setup :            0  Failing Endpoints,  Worst Slack        7.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.727ns  (required time - arrival time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.580ns (14.925%)  route 3.306ns (85.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 16.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.456     5.313 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           3.306     8.619    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.743 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.743    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.780    15.635    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.100    15.735 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.864    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.964 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.249    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.505    
                         clock uncertainty           -0.035    16.470    
  -------------------------------------------------------------------
                         required time                         16.470    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  7.727    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.580ns (15.236%)  route 3.227ns (84.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 16.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           3.227     8.540    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.664 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.664    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.780    15.635    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.100    15.735 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.864    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.964 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.249    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.505    
                         clock uncertainty           -0.035    16.470    
  -------------------------------------------------------------------
                         required time                         16.470    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  7.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.552%)  route 1.424ns (88.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           1.424     3.113    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.158 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.158    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.409     2.655    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.056     2.711 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.771    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.827 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.971    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.716    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.836    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.186ns (10.611%)  route 1.567ns (89.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           1.567     3.256    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.301 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.301    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.409     2.655    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.056     2.711 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.771    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.827 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.971    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.716    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.837    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.464    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.988ns  (logic 0.124ns (4.150%)  route 2.864ns (95.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 16.249 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      1.857ns
    Time given to startpoint:         1.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.864    18.238    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.362 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.362    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.780    15.635    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.100    15.735 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.864    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.964 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.249    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.505    
                         time borrowed                1.857    18.362    
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -18.362    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.985ns  (logic 0.124ns (4.154%)  route 2.861ns (95.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 16.249 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      1.854ns
    Time given to startpoint:         1.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.861    18.235    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.359 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.359    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.780    15.635    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.100    15.735 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.864    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.964 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.249    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.505    
                         time borrowed                1.854    18.359    
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -18.359    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.276     2.986    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.031 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.031    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.409     2.655    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.056     2.711 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.771    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.827 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.971    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.716    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.837    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.045ns (3.403%)  route 1.277ns (96.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.277     2.987    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.032 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.032    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.409     2.655    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.056     2.711 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.771    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.827 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.971    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.716    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.836    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.090ns  (logic 0.124ns (4.013%)  route 2.966ns (95.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 16.249 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      1.959ns
    Time given to startpoint:         1.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.966    18.340    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.464 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.464    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.780    15.635    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.100    15.735 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.864    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.964 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.249    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.505    
                         time borrowed                1.959    18.464    
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.087ns  (logic 0.124ns (4.016%)  route 2.963ns (95.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 16.249 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      1.956ns
    Time given to startpoint:         1.956ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.963    18.337    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.461 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.461    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.780    15.635    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.100    15.735 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.864    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.964 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.249    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.505    
                         time borrowed                1.956    18.461    
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                         -18.461    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.045ns (3.358%)  route 1.295ns (96.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.295     3.005    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.050 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.050    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.409     2.655    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.056     2.711 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.771    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.827 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.971    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.716    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.837    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.045ns (3.353%)  route 1.297ns (96.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.297     3.007    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.052 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.052    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.409     2.655    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.056     2.711 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.771    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.827 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.971    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.716    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.836    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[3]

Setup :            0  Failing Endpoints,  Worst Slack        7.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.723ns  (required time - arrival time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.580ns (14.925%)  route 3.306ns (85.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.245ns = ( 16.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.456     5.313 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           3.306     8.619    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.743 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.743    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.418    14.901 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.730    15.631    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.100    15.731 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.860    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.960 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.245    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.502    
                         clock uncertainty           -0.035    16.466    
  -------------------------------------------------------------------
                         required time                         16.466    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             7.802ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.580ns (15.236%)  route 3.227ns (84.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.245ns = ( 16.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           3.227     8.540    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.664 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.664    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.418    14.901 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.730    15.631    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.100    15.731 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.860    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.960 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.245    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.502    
                         clock uncertainty           -0.035    16.466    
  -------------------------------------------------------------------
                         required time                         16.466    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  7.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.552%)  route 1.424ns (88.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           1.424     3.113    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.158 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.158    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     2.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.204     2.271 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.378     2.649    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.056     2.705 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.765    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.821 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.965    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.711    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.831    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.186ns (10.611%)  route 1.567ns (89.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           1.567     3.256    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.301 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.301    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     2.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.204     2.271 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.378     2.649    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.056     2.705 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.765    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.821 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.965    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.711    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.832    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.988ns  (logic 0.124ns (4.150%)  route 2.864ns (95.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.245ns = ( 16.245 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      1.861ns
    Time given to startpoint:         1.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.864    18.238    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.362 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.362    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.418    14.901 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.730    15.631    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.100    15.731 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.860    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.960 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.245    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.502    
                         time borrowed                1.861    18.362    
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -18.362    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.985ns  (logic 0.124ns (4.154%)  route 2.861ns (95.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.245ns = ( 16.245 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      1.858ns
    Time given to startpoint:         1.858ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.861    18.235    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.359 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.359    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.418    14.901 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.730    15.631    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.100    15.731 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.860    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.960 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.245    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.502    
                         time borrowed                1.858    18.359    
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -18.359    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.276     2.986    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.031 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.031    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     2.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.204     2.271 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.378     2.649    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.056     2.705 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.765    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.821 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.965    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.711    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.832    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.045ns (3.403%)  route 1.277ns (96.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.277     2.987    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.032 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.032    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     2.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.204     2.271 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.378     2.649    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.056     2.705 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.765    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.821 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.965    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.711    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.831    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.090ns  (logic 0.124ns (4.013%)  route 2.966ns (95.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.245ns = ( 16.245 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      1.963ns
    Time given to startpoint:         1.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.966    18.340    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.464 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.464    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.418    14.901 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.730    15.631    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.100    15.731 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.860    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.960 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.245    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.502    
                         time borrowed                1.963    18.464    
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.087ns  (logic 0.124ns (4.016%)  route 2.963ns (95.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.245ns = ( 16.245 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      1.960ns
    Time given to startpoint:         1.960ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.963    18.337    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.461 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.461    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.418    14.901 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.730    15.631    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.100    15.731 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.860    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.960 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.245    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.502    
                         time borrowed                1.960    18.461    
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                         -18.461    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.045ns (3.358%)  route 1.295ns (96.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.295     3.005    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.050 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.050    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     2.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.204     2.271 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.378     2.649    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.056     2.705 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.765    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.821 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.965    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.711    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.832    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.045ns (3.353%)  route 1.297ns (96.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.297     3.007    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.052 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.052    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     2.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.204     2.271 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.378     2.649    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.056     2.705 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.765    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.821 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.965    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.711    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.831    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[4]

Setup :            0  Failing Endpoints,  Worst Slack        7.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.580ns (14.925%)  route 3.306ns (85.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 15.827 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.456     5.313 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           3.306     8.619    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.743 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.743    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.358    15.212    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.100    15.312 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.442    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.542 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.827    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.083    
                         clock uncertainty           -0.035    16.048    
  -------------------------------------------------------------------
                         required time                         16.048    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.580ns (15.236%)  route 3.227ns (84.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 15.827 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           3.227     8.540    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.664 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.664    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.358    15.212    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.100    15.312 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.442    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.542 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.827    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.083    
                         clock uncertainty           -0.035    16.048    
  -------------------------------------------------------------------
                         required time                         16.048    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  7.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.552%)  route 1.424ns (88.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           1.424     3.113    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.158 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.158    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.168     2.413    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.056     2.469 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.530    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.586 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.730    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.475    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.595    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.186ns (10.611%)  route 1.567ns (89.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           1.567     3.256    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.301 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.301    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.168     2.413    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.056     2.469 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.530    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.586 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.730    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.475    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.596    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.705    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[4]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.988ns  (logic 0.124ns (4.150%)  route 2.864ns (95.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 15.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      2.279ns
    Time given to startpoint:         2.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.864    18.238    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.362 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.362    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.358    15.212    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.100    15.312 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.442    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.542 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.827    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.083    
                         time borrowed                2.279    18.362    
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -18.362    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.985ns  (logic 0.124ns (4.154%)  route 2.861ns (95.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 15.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      2.276ns
    Time given to startpoint:         2.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.861    18.235    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.359 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.359    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.358    15.212    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.100    15.312 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.442    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.542 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.827    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.083    
                         time borrowed                2.276    18.359    
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -18.359    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.276     2.986    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.031 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.031    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.168     2.413    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.056     2.469 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.530    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.586 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.730    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.475    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.596    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.045ns (3.403%)  route 1.277ns (96.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.277     2.987    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.032 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.032    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.168     2.413    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.056     2.469 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.530    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.586 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.730    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.475    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.595    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.437    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[4]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.090ns  (logic 0.124ns (4.013%)  route 2.966ns (95.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 15.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      2.381ns
    Time given to startpoint:         2.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.966    18.340    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.464 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.464    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.358    15.212    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.100    15.312 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.442    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.542 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.827    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.083    
                         time borrowed                2.381    18.464    
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.087ns  (logic 0.124ns (4.016%)  route 2.963ns (95.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 15.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      2.378ns
    Time given to startpoint:         2.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.963    18.337    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.461 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.461    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.358    15.212    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.100    15.312 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.442    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.542 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.827    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.083    
                         time borrowed                2.378    18.461    
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                         -18.461    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.045ns (3.358%)  route 1.295ns (96.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.295     3.005    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.050 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.050    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.168     2.413    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.056     2.469 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.530    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.586 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.730    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.475    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.596    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.045ns (3.353%)  route 1.297ns (96.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.297     3.007    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.052 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.052    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.168     2.413    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.056     2.469 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.530    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.586 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.730    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.475    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.595    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.457    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[5]

Setup :            0  Failing Endpoints,  Worst Slack        7.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.251ns  (required time - arrival time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.580ns (14.925%)  route 3.306ns (85.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 15.773 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.456     5.313 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           3.306     8.619    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.743 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.743    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.256    15.159    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.100    15.259 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.388    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.488 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.773    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.030    
                         clock uncertainty           -0.035    15.994    
  -------------------------------------------------------------------
                         required time                         15.994    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  7.251    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.580ns (15.236%)  route 3.227ns (84.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 15.773 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           3.227     8.540    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.664 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.664    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.256    15.159    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.100    15.259 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.388    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.488 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.773    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.030    
                         clock uncertainty           -0.035    15.994    
  -------------------------------------------------------------------
                         required time                         15.994    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  7.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.552%)  route 1.424ns (88.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           1.424     3.113    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.158 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.158    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.121     2.393    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.056     2.449 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.509    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.565 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.709    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.455    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.575    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.186ns (10.611%)  route 1.567ns (89.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           1.567     3.256    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.301 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.301    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.121     2.393    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.056     2.449 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.509    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.565 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.709    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.455    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.576    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.725    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[5]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.988ns  (logic 0.124ns (4.150%)  route 2.864ns (95.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 15.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      2.333ns
    Time given to startpoint:         2.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.864    18.238    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.362 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.362    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.256    15.159    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.100    15.259 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.388    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.488 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.773    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.030    
                         time borrowed                2.333    18.362    
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -18.362    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.985ns  (logic 0.124ns (4.154%)  route 2.861ns (95.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 15.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      2.330ns
    Time given to startpoint:         2.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.861    18.235    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.359 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.359    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.256    15.159    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.100    15.259 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.388    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.488 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.773    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.030    
                         time borrowed                2.330    18.359    
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -18.359    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.276     2.986    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.031 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.031    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.121     2.393    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.056     2.449 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.509    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.565 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.709    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.455    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.576    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.045ns (3.403%)  route 1.277ns (96.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.277     2.987    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.032 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.032    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.121     2.393    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.056     2.449 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.509    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.565 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.709    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.455    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.575    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.458    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[5]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.090ns  (logic 0.124ns (4.013%)  route 2.966ns (95.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 15.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      2.435ns
    Time given to startpoint:         2.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.966    18.340    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.464 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.464    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.256    15.159    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.100    15.259 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.388    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.488 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.773    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.030    
                         time borrowed                2.435    18.464    
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.087ns  (logic 0.124ns (4.016%)  route 2.963ns (95.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 15.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      2.432ns
    Time given to startpoint:         2.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.963    18.337    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.461 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.461    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.418    14.903 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.256    15.159    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.100    15.259 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.388    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.488 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    15.773    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.030    
                         time borrowed                2.432    18.461    
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                         -18.461    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.045ns (3.358%)  route 1.295ns (96.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.295     3.005    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.050 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.050    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.121     2.393    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.056     2.449 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.509    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.565 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.709    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.455    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.576    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.045ns (3.353%)  route 1.297ns (96.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.297     3.007    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.052 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.052    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.204     2.272 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.121     2.393    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.056     2.449 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.509    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.565 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.709    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.455    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.575    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.478    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[6]

Setup :            0  Failing Endpoints,  Worst Slack        7.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.580ns (14.925%)  route 3.306ns (85.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.456     5.313 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           3.306     8.619    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.743 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.743    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.367    14.852 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.826    15.678    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.100    15.778 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.907    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    16.007 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.292    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.549    
                         clock uncertainty           -0.035    16.513    
  -------------------------------------------------------------------
                         required time                         16.513    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  7.770    

Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.580ns (15.236%)  route 3.227ns (84.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           3.227     8.540    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.664 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.664    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.367    14.852 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.826    15.678    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.100    15.778 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.907    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    16.007 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.292    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.549    
                         clock uncertainty           -0.035    16.513    
  -------------------------------------------------------------------
                         required time                         16.513    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  7.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.552%)  route 1.424ns (88.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           1.424     3.113    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.158 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.158    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.175     2.243 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.455     2.698    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.056     2.754 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.814    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.870 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     3.014    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.759    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.879    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.186ns (10.611%)  route 1.567ns (89.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           1.567     3.256    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.301 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.301    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.175     2.243 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.455     2.698    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.056     2.754 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.814    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.870 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     3.014    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.759    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.880    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.420    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.988ns  (logic 0.124ns (4.150%)  route 2.864ns (95.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      1.814ns
    Time given to startpoint:         1.814ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.864    18.238    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.362 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.362    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.367    14.852 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.826    15.678    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.100    15.778 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.907    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    16.007 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.292    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.549    
                         time borrowed                1.814    18.362    
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -18.362    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.985ns  (logic 0.124ns (4.154%)  route 2.861ns (95.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      1.811ns
    Time given to startpoint:         1.811ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.861    18.235    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.359 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.359    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.367    14.852 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.826    15.678    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.100    15.778 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.907    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    16.007 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.292    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.549    
                         time borrowed                1.811    18.359    
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -18.359    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.276     2.986    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.031 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.031    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.175     2.243 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.455     2.698    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.056     2.754 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.814    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.870 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     3.014    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.759    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.880    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.045ns (3.403%)  route 1.277ns (96.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.277     2.987    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.032 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.032    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.175     2.243 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.455     2.698    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.056     2.754 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.814    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.870 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     3.014    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.759    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.879    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.090ns  (logic 0.124ns (4.013%)  route 2.966ns (95.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      1.916ns
    Time given to startpoint:         1.916ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.966    18.340    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.464 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.464    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.367    14.852 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.826    15.678    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.100    15.778 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.907    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    16.007 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.292    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.549    
                         time borrowed                1.916    18.464    
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.087ns  (logic 0.124ns (4.016%)  route 2.963ns (95.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      1.913ns
    Time given to startpoint:         1.913ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.963    18.337    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.461 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.461    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    14.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.367    14.852 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.826    15.678    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.100    15.778 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.907    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    16.007 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.292    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.549    
                         time borrowed                1.913    18.461    
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                         -18.461    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.045ns (3.358%)  route 1.295ns (96.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.295     3.005    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.050 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.050    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.175     2.243 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.455     2.698    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.056     2.754 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.814    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.870 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     3.014    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.759    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.880    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.045ns (3.353%)  route 1.297ns (96.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.297     3.007    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.052 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.052    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     2.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.175     2.243 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.455     2.698    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.056     2.754 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.814    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.870 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     3.014    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.759    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.879    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[7]

Setup :            0  Failing Endpoints,  Worst Slack        7.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.580ns (14.925%)  route 3.306ns (85.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 16.066 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.456     5.313 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           3.306     8.619    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.743 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.743    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.597    15.452    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.100    15.552 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.681    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.781 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.066    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.322    
                         clock uncertainty           -0.035    16.287    
  -------------------------------------------------------------------
                         required time                         16.287    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.580ns (15.236%)  route 3.227ns (84.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 16.066 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           3.227     8.540    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.664 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.664    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.597    15.452    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.100    15.552 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.681    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.781 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.066    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.322    
                         clock uncertainty           -0.035    16.287    
  -------------------------------------------------------------------
                         required time                         16.287    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  7.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 FSM2/stp_command/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.552%)  route 1.424ns (88.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/stp_command/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  FSM2/stp_command/result_reg[0]/Q
                         net (fo=1, routed)           1.424     3.113    FSM2/get_command/result_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.158 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.158    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.303     2.549    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.056     2.605 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.665    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.721 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.865    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.610    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.730    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.186ns (10.611%)  route 1.567ns (89.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  FSM2/stp_command/status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  FSM2/stp_command/status_reg[0]/Q
                         net (fo=1, routed)           1.567     3.256    FSM2/get_command/status_STP[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.301 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.301    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.303     2.549    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.056     2.605 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.665    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.721 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.865    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.610    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.731    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.570    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[7]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.988ns  (logic 0.124ns (4.150%)  route 2.864ns (95.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 16.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      2.040ns
    Time given to startpoint:         2.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.864    18.238    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.362 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.362    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.597    15.452    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.100    15.552 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.681    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.781 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.066    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.322    
                         time borrowed                2.040    18.362    
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -18.362    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.985ns  (logic 0.124ns (4.154%)  route 2.861ns (95.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 16.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      2.037ns
    Time given to startpoint:         2.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           2.861    18.235    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.359 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.359    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.597    15.452    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.100    15.552 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.681    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.781 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.066    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.322    
                         time borrowed                2.037    18.359    
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -18.359    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.276     2.986    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.031 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.031    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.303     2.549    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.056     2.605 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.665    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.721 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.865    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.610    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.731    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.045ns (3.403%)  route 1.277ns (96.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.277     2.987    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.032 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.032    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.303     2.549    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.056     2.605 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.665    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.721 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.865    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.610    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.730    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[7]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.090ns  (logic 0.124ns (4.013%)  route 2.966ns (95.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 16.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         10.081ns
    Time borrowed from endpoint:      2.142ns
    Time given to startpoint:         2.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.966    18.340    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.464 r  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.464    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.597    15.452    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.100    15.552 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.681    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.781 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.066    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism              0.256    16.322    
                         time borrowed                2.142    18.464    
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        3.087ns  (logic 0.124ns (4.016%)  route 2.963ns (95.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 16.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 15.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         10.085ns
    Time borrowed from endpoint:      2.139ns
    Time given to startpoint:         2.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           2.963    18.337    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.461 f  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.461    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.597    15.452    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.100    15.552 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.129    15.681    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.100    15.781 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.285    16.066    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism              0.256    16.322    
                         time borrowed                2.139    18.461    
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                         -18.461    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.045ns (3.358%)  route 1.295ns (96.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.295     3.005    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.050 r  FSM2/get_command/output_token_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.050    FSM2/MUX_status/data_out_status[0]
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.303     2.549    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.056     2.605 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.665    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.721 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.865    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_status/output_token_reg[0]/G
                         clock pessimism             -0.255     2.610    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.121     2.731    FSM2/MUX_status/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.045ns (3.353%)  route 1.297ns (96.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.710 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.297     3.007    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.045     3.052 f  FSM2/get_command/output_token_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.052    FSM2/MUX_result/data_out_result[0]
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     2.071    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.175     2.246 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.303     2.549    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.056     2.605 f  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.060     2.665    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.056     2.721 f  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.144     2.865    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         f  FSM2/MUX_result/output_token_reg[0]/G
                         clock pessimism             -0.255     2.610    
    SLICE_X14Y22         LDCE (Hold_ldce_G_D)         0.120     2.730    FSM2/MUX_result/output_token_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.322    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.369ns (28.003%)  route 3.520ns (71.997%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.202ns
    Time given to startpoint:         3.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.720     7.033    FSM2/RAM_COMMAND/ram_reg_384_447_12_14/ADDRB0
    SLICE_X8Y36          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.157 r  FSM2/RAM_COMMAND/ram_reg_384_447_12_14/RAMB/O
                         net (fo=1, routed)           0.944     8.101    FSM2/RAM_COMMAND/ram_reg_384_447_12_14_n_1
    SLICE_X9Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.225 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     8.225    FSM2/RAM_COMMAND/next_instr_reg[5]_i_6_n_0
    SLICE_X9Y32          MUXF7 (Prop_muxf7_I1_O)      0.245     8.470 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     8.470    FSM2/RAM_COMMAND/next_instr_reg[5]_i_3_n_0
    SLICE_X9Y32          MUXF8 (Prop_muxf8_I0_O)      0.104     8.574 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_2/O
                         net (fo=1, routed)           0.855     9.429    FSM2/get_command/q0[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.745 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.745    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                3.202     9.745    
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.326ns (26.882%)  route 3.607ns (73.118%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.530ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.002ns
    Time given to startpoint:         3.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.705     7.018    FSM2/RAM_COMMAND/ram_reg_704_767_12_14/ADDRA0
    SLICE_X2Y32          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.142 r  FSM2/RAM_COMMAND/ram_reg_704_767_12_14/RAMA/O
                         net (fo=1, routed)           0.957     8.099    FSM2/RAM_COMMAND/ram_reg_704_767_12_14_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.223    FSM2/RAM_COMMAND/next_instr_reg[4]_i_7_n_0
    SLICE_X9Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     8.435 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     8.435    FSM2/RAM_COMMAND/next_instr_reg[4]_i_4_n_0
    SLICE_X9Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     8.529 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_2/O
                         net (fo=1, routed)           0.944     9.473    FSM2/get_command/q0[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.316     9.789 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.789    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.530    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.256     6.787    
                         time borrowed                3.002     9.789    
  -------------------------------------------------------------------
                         required time                          9.789    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.331ns (29.021%)  route 3.255ns (70.979%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.900ns
    Time given to startpoint:         2.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.486     6.798    FSM2/RAM_COMMAND/ram_reg_896_959_15_15/DPRA0
    SLICE_X12Y34         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.922 r  FSM2/RAM_COMMAND/ram_reg_896_959_15_15/DP/O
                         net (fo=1, routed)           1.127     8.049    FSM2/RAM_COMMAND/ram_reg_896_959_15_15_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     8.173    FSM2/RAM_COMMAND/next_instr_reg[7]_i_8_n_0
    SLICE_X13Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     8.390 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     8.390    FSM2/RAM_COMMAND/next_instr_reg[7]_i_4_n_0
    SLICE_X13Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     8.484 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_2/O
                         net (fo=1, routed)           0.642     9.126    FSM2/get_command/q0[7]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.442 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.442    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                2.900     9.442    
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.362ns (30.441%)  route 3.112ns (69.559%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      2.788ns
    Time given to startpoint:         2.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.624     6.936    FSM2/RAM_COMMAND/ram_reg_0_63_9_11/ADDRA0
    SLICE_X14Y30         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.060 r  FSM2/RAM_COMMAND/ram_reg_0_63_9_11/RAMA/O
                         net (fo=1, routed)           0.739     7.799    FSM2/RAM_COMMAND/ram_reg_0_63_9_11_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     7.923    FSM2/RAM_COMMAND/next_instr_reg[1]_i_5_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I0_O)      0.238     8.161 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     8.161    FSM2/RAM_COMMAND/next_instr_reg[1]_i_3_n_0
    SLICE_X13Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     8.265 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_2/O
                         net (fo=1, routed)           0.750     9.014    FSM2/get_command/q0[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.330 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.330    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                2.788     9.330    
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.369ns (30.648%)  route 3.098ns (69.352%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.771ns
    Time given to startpoint:         2.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.501     6.813    FSM2/RAM_COMMAND/ram_reg_384_447_6_8/ADDRC0
    SLICE_X8Y24          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.937 r  FSM2/RAM_COMMAND/ram_reg_384_447_6_8/RAMC/O
                         net (fo=1, routed)           1.027     7.964    FSM2/RAM_COMMAND/ram_reg_384_447_6_8_n_2
    SLICE_X7Y24          LUT6 (Prop_lut6_I1_O)        0.124     8.088 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     8.088    FSM2/RAM_COMMAND/next_instr_reg[0]_i_6_n_0
    SLICE_X7Y24          MUXF7 (Prop_muxf7_I1_O)      0.245     8.333 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     8.333    FSM2/RAM_COMMAND/next_instr_reg[0]_i_3_n_0
    SLICE_X7Y24          MUXF8 (Prop_muxf8_I0_O)      0.104     8.437 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_2/O
                         net (fo=1, routed)           0.570     9.007    FSM2/get_command/q0[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.316     9.323 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.323    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.295    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.256     6.552    
                         time borrowed                2.771     9.323    
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.362ns (28.952%)  route 3.342ns (71.048%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.735ns
    Time given to startpoint:         2.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[2]/Q
                         net (fo=165, routed)         1.824     7.137    FSM2/RAM_COMMAND/ram_reg_64_127_12_14/ADDRC2
    SLICE_X2Y33          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.261 r  FSM2/RAM_COMMAND/ram_reg_64_127_12_14/RAMC/O
                         net (fo=1, routed)           0.854     8.114    FSM2/RAM_COMMAND/ram_reg_64_127_12_14_n_2
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.238 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_5/O
                         net (fo=1, routed)           0.000     8.238    FSM2/RAM_COMMAND/next_instr_reg[6]_i_5_n_0
    SLICE_X11Y32         MUXF7 (Prop_muxf7_I0_O)      0.238     8.476 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     8.476    FSM2/RAM_COMMAND/next_instr_reg[6]_i_3_n_0
    SLICE_X11Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     8.580 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_2/O
                         net (fo=1, routed)           0.664     9.244    FSM2/get_command/q0[6]
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.316     9.560 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.560    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.569    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.256     6.826    
                         time borrowed                2.735     9.560    
  -------------------------------------------------------------------
                         required time                          9.560    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.362ns (32.205%)  route 2.867ns (67.795%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.542ns
    Time given to startpoint:         2.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.614     6.926    FSM2/RAM_COMMAND/ram_reg_0_63_9_11/ADDRB0
    SLICE_X14Y30         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.050 r  FSM2/RAM_COMMAND/ram_reg_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.795     7.845    FSM2/RAM_COMMAND/ram_reg_0_63_9_11_n_1
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     7.969    FSM2/RAM_COMMAND/next_instr_reg[2]_i_5_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.238     8.207 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     8.207    FSM2/RAM_COMMAND/next_instr_reg[2]_i_3_n_0
    SLICE_X11Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     8.311 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_2/O
                         net (fo=1, routed)           0.459     8.769    FSM2/get_command/q0[2]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.085 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.085    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                2.542     9.085    
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.362ns (32.588%)  route 2.818ns (67.412%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.379ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.400ns
    Time given to startpoint:         2.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[2]/Q
                         net (fo=165, routed)         1.262     6.574    FSM2/RAM_COMMAND/ram_reg_192_255_9_11/ADDRC2
    SLICE_X12Y25         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.698 r  FSM2/RAM_COMMAND/ram_reg_192_255_9_11/RAMC/O
                         net (fo=1, routed)           0.948     7.646    FSM2/RAM_COMMAND/ram_reg_192_255_9_11_n_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.770 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     7.770    FSM2/RAM_COMMAND/next_instr_reg[3]_i_5_n_0
    SLICE_X15Y27         MUXF7 (Prop_muxf7_I0_O)      0.238     8.008 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.008    FSM2/RAM_COMMAND/next_instr_reg[3]_i_3_n_0
    SLICE_X15Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     8.112 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_2/O
                         net (fo=1, routed)           0.607     8.720    FSM2/get_command/q0[3]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.316     9.036 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.036    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.652     6.379    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.256     6.636    
                         time borrowed                2.400     9.036    
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.966ns (35.259%)  route 1.774ns (64.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.564ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      0.775ns
    Time given to startpoint:         0.775ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.419     5.275 r  FSM2/get_command/rd_addr_command_reg[5]/Q
                         net (fo=162, routed)         0.973     6.248    FSM2/get_command/Q[5]
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.299     6.547 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_3/O
                         net (fo=4, routed)           0.359     6.906    FSM2/get_command/next_rd_addr_command_reg[8]_i_3_n_0
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_2/O
                         net (fo=1, routed)           0.442     7.472    FSM2/get_command/next_rd_addr_command_reg[9]_i_2_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I3_O)        0.124     7.596 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.596    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.837     6.564    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism              0.256     6.821    
                         time borrowed                0.775     7.596    
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.704ns (31.214%)  route 1.551ns (68.786%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.246ns
    Computed max time borrow:         10.246ns
    Time borrowed from endpoint:      0.560ns
    Time given to startpoint:         0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 f  FSM2/get_command/rd_addr_command_reg[2]/Q
                         net (fo=165, routed)         1.036     6.348    FSM2/get_command/Q[2]
    SLICE_X13Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.472 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_2/O
                         net (fo=1, routed)           0.516     6.988    FSM2/get_command/next_rd_addr_command_reg[5]_i_2_n_0
    SLICE_X12Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.112 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.112    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.295    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism              0.256     6.552    
                         time borrowed                0.560     7.112    
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.627ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        0.693ns  (logic 0.518ns (74.707%)  route 0.175ns (25.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 17.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns = ( 24.486 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439    24.486    FSM2/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.418    24.904 f  FSM2/FSM_sequential_state_module_reg[0]/Q
                         net (fo=6, routed)           0.175    25.079    FSM2/get_command/FSM_sequential_state_module_reg[0][0]
    SLICE_X13Y22         LUT4 (Prop_lut4_I2_O)        0.100    25.179 r  FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    25.179    FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.925    17.300    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                         clock pessimism             -0.256    17.043    
                         clock uncertainty            0.035    17.079    
    SLICE_X13Y22         LDCE (Hold_ldce_G_D)         0.473    17.552    FSM2/get_command/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.552    
                         arrival time                          25.179    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.830ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        0.816ns  (logic 0.518ns (63.448%)  route 0.298ns (36.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.160ns = ( 17.160 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns = ( 24.486 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439    24.486    FSM2/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.418    24.904 r  FSM2/FSM_sequential_state_module_reg[0]/Q
                         net (fo=6, routed)           0.298    25.202    FSM2/get_command/FSM_sequential_state_module_reg[0][0]
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.100    25.302 r  FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    25.302    FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X12Y21         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.785    17.160    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y21         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
                         clock pessimism             -0.256    16.904    
                         clock uncertainty            0.035    16.939    
    SLICE_X12Y21         LDCE (Hold_ldce_G_D)         0.533    17.472    FSM2/get_command/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.472    
                         arrival time                          25.302    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             8.015ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.103ns  (logic 0.567ns (51.420%)  route 0.536ns (48.580%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.321ns = ( 17.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 f  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         0.384    25.236    FSM2/get_command/Q[1]
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.100    25.336 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_3/O
                         net (fo=4, routed)           0.152    25.487    FSM2/get_command/next_rd_addr_command_reg[8]_i_3_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I3_O)        0.100    25.587 r  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    25.587    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.321    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.256    17.064    
                         clock uncertainty            0.035    17.100    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.473    17.573    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.573    
                         arrival time                          25.587    
  -------------------------------------------------------------------
                         slack                                  8.015    

Slack (MET) :             8.059ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.154ns  (logic 0.576ns (49.924%)  route 0.578ns (50.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.329ns = ( 17.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.337    24.822 r  FSM2/get_command/rd_addr_command_reg[8]/Q
                         net (fo=18, routed)          0.578    25.399    FSM2/get_command/Q[8]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.239    25.638 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    25.638    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954    17.329    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.256    17.072    
                         clock uncertainty            0.035    17.108    
    SLICE_X13Y25         LDCE (Hold_ldce_G_D)         0.472    17.580    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -17.580    
                         arrival time                          25.638    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.132ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.218ns  (logic 0.467ns (38.333%)  route 0.751ns (61.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.321ns = ( 17.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[7]/Q
                         net (fo=35, routed)          0.751    25.603    FSM2/get_command/Q[7]
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.100    25.703 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    25.703    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.321    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.256    17.064    
                         clock uncertainty            0.035    17.100    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.471    17.571    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.571    
                         arrival time                          25.703    
  -------------------------------------------------------------------
                         slack                                  8.132    

Slack (MET) :             8.299ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.147ns  (logic 0.467ns (40.723%)  route 0.680ns (59.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.019ns = ( 17.019 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         0.680    25.531    FSM2/get_command/Q[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.100    25.631 r  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    25.631    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.019    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism             -0.256    16.762    
                         clock uncertainty            0.035    16.798    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.535    17.333    FSM2/get_command/next_rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.333    
                         arrival time                          25.631    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.341ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.187ns  (logic 0.467ns (39.349%)  route 0.720ns (60.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.019ns = ( 17.019 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         0.720    25.572    FSM2/get_command/Q[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I3_O)        0.100    25.672 r  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    25.672    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.019    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism             -0.256    16.762    
                         clock uncertainty            0.035    16.798    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.533    17.331    FSM2/get_command/next_rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.331    
                         arrival time                          25.672    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.369ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.252ns  (logic 0.467ns (37.308%)  route 0.785ns (62.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.117ns = ( 17.117 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         0.785    25.636    FSM2/get_command/Q[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I3_O)        0.100    25.736 r  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    25.736    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.742    17.117    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism             -0.256    16.860    
                         clock uncertainty            0.035    16.896    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.472    17.368    FSM2/get_command/next_rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.368    
                         arrival time                          25.736    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.393ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.239ns  (logic 0.578ns (46.669%)  route 0.661ns (53.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.019ns = ( 17.019 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.337    24.822 r  FSM2/get_command/rd_addr_command_reg[5]/Q
                         net (fo=162, routed)         0.661    25.482    FSM2/get_command/Q[5]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.241    25.723 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    25.723    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.019    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism             -0.256    16.762    
                         clock uncertainty            0.035    16.798    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.533    17.331    FSM2/get_command/next_rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.331    
                         arrival time                          25.723    
  -------------------------------------------------------------------
                         slack                                  8.393    

Slack (MET) :             8.445ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.532ns  (logic 0.567ns (37.013%)  route 0.965ns (62.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.321ns = ( 17.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[6]/Q
                         net (fo=36, routed)          0.593    25.445    FSM2/get_command/Q[6]
    SLICE_X13Y24         LUT4 (Prop_lut4_I3_O)        0.100    25.545 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_2/O
                         net (fo=1, routed)           0.372    25.917    FSM2/get_command/next_rd_addr_command_reg[9]_i_2_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I3_O)        0.100    26.017 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    26.017    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518    15.372 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851    16.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152    16.375 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.321    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.256    17.064    
                         clock uncertainty            0.035    17.100    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.472    17.572    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -17.572    
                         arrival time                          26.017    
  -------------------------------------------------------------------
                         slack                                  8.445    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.593ns (49.898%)  route 0.595ns (50.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      4.889ns
    Time given to startpoint:         4.889ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.595    11.308    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    11.432    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                4.889    11.432    
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.593ns (50.109%)  route 0.590ns (49.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      4.884ns
    Time given to startpoint:         4.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.590    11.303    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.427 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.427    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                4.884    11.427    
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.593ns (53.984%)  route 0.505ns (46.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      4.799ns
    Time given to startpoint:         4.799ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.505    11.218    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.342 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.342    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                4.799    11.342    
  -------------------------------------------------------------------
                         required time                         11.342    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.593ns (54.182%)  route 0.501ns (45.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      4.795ns
    Time given to startpoint:         4.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.501    11.214    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.338 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.338    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                4.795    11.338    
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.593ns (51.570%)  route 0.557ns (48.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.379ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      4.758ns
    Time given to startpoint:         4.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.557    11.270    FSM2/get_command/rd_en_ram_command
    SLICE_X15Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.394    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.652     6.379    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.256     6.636    
                         time borrowed                4.758    11.394    
  -------------------------------------------------------------------
                         required time                         11.394    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.593ns (55.835%)  route 0.469ns (44.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      4.754ns
    Time given to startpoint:         4.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.469    11.182    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.306    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.295    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.256     6.552    
                         time borrowed                4.754    11.306    
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.593ns (47.880%)  route 0.646ns (52.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.530ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      4.695ns
    Time given to startpoint:         4.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.646    11.358    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.482 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.482    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.530    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.256     6.787    
                         time borrowed                4.695    11.482    
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.593ns (52.588%)  route 0.535ns (47.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.368ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      4.434ns
    Time given to startpoint:         4.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.535    11.247    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.371 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.371    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.569    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.368     6.938    
                         time borrowed                4.434    11.371    
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.248ns (5.405%)  route 4.340ns (94.595%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.246ns
    Computed max time borrow:         10.246ns
    Time borrowed from endpoint:      3.350ns
    Time given to startpoint:         3.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          2.452     7.765    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.889 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_2/O
                         net (fo=2, routed)           1.888     9.778    FSM2/get_command/next_rd_addr_command_reg[8]_i_2_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.902    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.295    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism              0.256     6.552    
                         time borrowed                3.350     9.902    
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.248ns (5.196%)  route 4.525ns (94.804%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.260ns
    Time given to startpoint:         3.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          2.452     7.765    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.889 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_2/O
                         net (fo=2, routed)           2.073     9.962    FSM2/get_command/next_rd_addr_command_reg[8]_i_2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.086 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.086    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.569    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism              0.256     6.826    
                         time borrowed                3.260    10.086    
  -------------------------------------------------------------------
                         required time                         10.086    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.761ns  (logic 0.045ns (2.556%)  route 1.716ns (97.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.716    13.405    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.045    13.450 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.450    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.033    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.255    12.779    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    12.949    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.949    
                         arrival time                          13.450    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.963ns  (logic 0.045ns (2.293%)  route 1.918ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 13.212 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.918    13.607    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.045    13.652 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.652    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.212    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.255    12.958    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.170    13.128    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.128    
                         arrival time                          13.652    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.990ns  (logic 0.045ns (2.262%)  route 1.945ns (97.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 13.212 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.945    13.633    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.045    13.678 f  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.678    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.212    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.255    12.958    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.170    13.128    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -13.128    
                         arrival time                          13.678    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.874ns  (logic 0.045ns (2.401%)  route 1.829ns (97.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 13.092 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.829    13.518    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y24         LUT5 (Prop_lut5_I1_O)        0.045    13.563 f  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.563    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.399    13.092    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism             -0.255    12.837    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.170    13.007    FSM2/get_command/next_rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.007    
                         arrival time                          13.563    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.875ns  (logic 0.045ns (2.400%)  route 1.830ns (97.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 13.092 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.830    13.519    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y24         LUT6 (Prop_lut6_I1_O)        0.045    13.564 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.564    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.399    13.092    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.255    12.837    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.170    13.007    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.007    
                         arrival time                          13.564    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.857ns  (logic 0.045ns (2.424%)  route 1.812ns (97.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.812    13.501    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y24         LUT5 (Prop_lut5_I1_O)        0.045    13.546 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.546    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.037    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.255    12.783    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.198    12.981    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -12.981    
                         arrival time                          13.546    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.025ns  (logic 0.045ns (2.222%)  route 1.980ns (97.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 13.212 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.980    13.669    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.045    13.714 f  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.714    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.212    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.255    12.958    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.169    13.127    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.127    
                         arrival time                          13.714    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.852ns  (logic 0.045ns (2.430%)  route 1.807ns (97.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.807    13.495    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.045    13.540 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.540    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.037    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.255    12.783    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.170    12.953    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.953    
                         arrival time                          13.540    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.850ns  (logic 0.045ns (2.433%)  route 1.805ns (97.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.805    13.493    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.045    13.538 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.538    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.033    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.255    12.779    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    12.949    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.949    
                         arrival time                          13.538    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.891ns  (logic 0.045ns (2.380%)  route 1.846ns (97.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.846    13.535    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.045    13.580 f  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.580    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.037    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism             -0.255    12.783    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.199    12.982    FSM2/get_command/next_rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.982    
                         arrival time                          13.580    
  -------------------------------------------------------------------
                         slack                                  0.598    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.124ns (3.623%)  route 3.298ns (96.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.245ns
    Time given to startpoint:         2.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.374 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           3.298     8.673    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.797    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.295    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.256     6.552    
                         time borrowed                2.245     8.797    
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.494ns  (logic 0.045ns (3.011%)  route 1.449ns (96.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 11.710 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.449    13.159    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I2_O)        0.045    13.204 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.204    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.037    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.255    12.783    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.170    12.953    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.953    
                         arrival time                          13.204    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.124ns (3.480%)  route 3.439ns (96.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      2.394ns
    Time given to startpoint:         2.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.374 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           3.439     8.813    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.937 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.937    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                2.394     8.937    
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        1.496ns  (logic 0.045ns (3.008%)  route 1.451ns (96.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 11.710 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.451    13.161    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.045    13.206 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.206    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.033    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.255    12.779    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.169    12.948    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.948    
                         arrival time                          13.206    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[2]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[2]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.124ns (3.865%)  route 3.084ns (96.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.982ns
    Time given to startpoint:         1.982ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557     4.860    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.316 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           3.084     8.401    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.525 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.525    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                1.982     8.525    
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[2]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns)
  Data Path Delay:        1.533ns  (logic 0.045ns (2.934%)  route 1.488ns (97.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           1.488    13.177    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.045    13.222 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.222    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.033    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.255    12.779    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    12.949    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.949    
                         arrival time                          13.222    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[3]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[3]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.124ns (3.204%)  route 3.746ns (96.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.379ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.607ns
    Time given to startpoint:         2.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.518     5.372 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           3.746     9.118    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.242    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.652     6.379    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.256     6.636    
                         time borrowed                2.607     9.242    
  -------------------------------------------------------------------
                         required time                          9.242    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[3]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns)
  Data Path Delay:        1.823ns  (logic 0.045ns (2.468%)  route 1.778ns (97.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 13.092 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 11.709 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555    11.545    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.164    11.709 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           1.778    13.487    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.045    13.532 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.532    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.399    13.092    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.255    12.837    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.170    13.007    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.007    
                         arrival time                          13.532    
  -------------------------------------------------------------------
                         slack                                  0.525    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[4]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[4]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.124ns (3.036%)  route 3.961ns (96.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.530ns
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.614ns
    Time given to startpoint:         2.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557     4.860    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.316 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           3.961     9.277    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.401 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.401    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.530    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.256     6.787    
                         time borrowed                2.614     9.401    
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[4]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns)
  Data Path Delay:        1.754ns  (logic 0.045ns (2.566%)  route 1.709ns (97.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           1.709    13.398    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.045    13.443 f  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.443    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.483    13.176    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.255    12.922    
    SLICE_X13Y22         LDCE (Hold_ldce_G_D)         0.170    13.092    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.092    
                         arrival time                          13.443    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[5]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[5]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.124ns (3.555%)  route 3.364ns (96.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.319ns
    Time given to startpoint:         2.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.374 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           3.364     8.738    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.862 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.862    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                2.319     8.862    
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[5]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns)
  Data Path Delay:        1.481ns  (logic 0.045ns (3.039%)  route 1.436ns (96.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 11.710 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           1.436    13.145    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.045    13.190 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.190    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.033    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.255    12.779    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    12.949    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.949    
                         arrival time                          13.190    
  -------------------------------------------------------------------
                         slack                                  0.242    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[6]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[6]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.124ns (3.104%)  route 3.871ns (96.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.481ns
    Time given to startpoint:         2.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456     5.312 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           3.871     9.183    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.307 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.307    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.569    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.256     6.826    
                         time borrowed                2.481     9.307    
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[6]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns)
  Data Path Delay:        1.895ns  (logic 0.045ns (2.375%)  route 1.850ns (97.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 13.221 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.141    11.687 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           1.850    13.537    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.045    13.582 f  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.582    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.528    13.221    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism             -0.255    12.967    
    SLICE_X13Y25         LDCE (Hold_ldce_G_D)         0.170    13.137    FSM2/get_command/next_instr_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.137    
                         arrival time                          13.582    
  -------------------------------------------------------------------
                         slack                                  0.445    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[7]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[7]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.124ns (3.914%)  route 3.044ns (96.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      1.941ns
    Time given to startpoint:         1.941ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557     4.860    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.316 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           3.044     8.360    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.484 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.484    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                1.941     8.484    
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[7]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns)
  Data Path Delay:        1.535ns  (logic 0.045ns (2.932%)  route 1.490ns (97.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           1.490    13.179    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.045    13.224 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.224    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.033    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.255    12.779    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    12.949    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.949    
                         arrival time                          13.224    
  -------------------------------------------------------------------
                         slack                                  0.275    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[1]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/done_get_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.000ns (0.000%)  route 4.781ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.530ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      3.306ns
    Time given to startpoint:         3.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          4.781    10.093    FSM2/get_command/state_reg[1]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/done_get_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.530    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/done_get_cmd_reg/G
                         clock pessimism              0.256     6.787    
                         time borrowed                3.306    10.093    
  -------------------------------------------------------------------
                         required time                         10.093    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.248ns (6.170%)  route 3.772ns (93.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.246ns
    Computed max time borrow:         10.246ns
    Time borrowed from endpoint:      2.780ns
    Time given to startpoint:         2.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.883     7.196    FSM2/get_command/state_reg[1]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.320 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_2/O
                         net (fo=2, routed)           1.888     9.208    FSM2/get_command/next_rd_addr_command_reg[8]_i_2_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.332 r  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.332    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.295    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism              0.256     6.552    
                         time borrowed                2.780     9.332    
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.124ns (2.962%)  route 4.063ns (97.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.530ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.712ns
    Time given to startpoint:         2.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          4.063     9.375    FSM2/get_command/state_reg[1]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.499 r  FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.499    FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.530    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                         clock pessimism              0.256     6.787    
                         time borrowed                2.712     9.499    
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.124ns (2.964%)  route 4.060ns (97.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.530ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.709ns
    Time given to startpoint:         2.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          4.060     9.372    FSM2/get_command/state_reg[1]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.496 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.496    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.530    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.256     6.787    
                         time borrowed                2.709     9.496    
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.248ns (5.898%)  route 3.956ns (94.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.691ns
    Time given to startpoint:         2.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.883     7.196    FSM2/get_command/state_reg[1]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.320 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_2/O
                         net (fo=2, routed)           2.073     9.393    FSM2/get_command/next_rd_addr_command_reg[8]_i_2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.517    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.569    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism              0.256     6.826    
                         time borrowed                2.691     9.517    
  -------------------------------------------------------------------
                         required time                          9.517    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.124ns (3.038%)  route 3.957ns (96.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.567ns
    Time given to startpoint:         2.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          3.957     9.269    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.393 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.393    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.569    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.256     6.826    
                         time borrowed                2.567     9.393    
  -------------------------------------------------------------------
                         required time                          9.393    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.124ns (3.291%)  route 3.644ns (96.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      2.537ns
    Time given to startpoint:         2.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          3.644     8.956    FSM2/get_command/state_reg[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.080 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.080    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                2.537     9.080    
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.885ns (59.780%)  route 0.595ns (40.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    7.592ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.530ns
    Time given to startpoint:         2.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.592    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.353 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.595     8.949    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.073 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.073    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                2.530     9.073    
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.885ns (59.983%)  route 0.590ns (40.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    7.592ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.525ns
    Time given to startpoint:         2.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208     6.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118     6.638 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.592    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.353 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.590     8.944    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.068 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.068    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.286    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.256     6.543    
                         time borrowed                2.525     9.068    
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.124ns (3.299%)  route 3.635ns (96.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.244ns
    Computed max time borrow:         10.244ns
    Time borrowed from endpoint:      2.519ns
    Time given to startpoint:         2.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          3.635     8.947    FSM2/get_command/state_reg[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.071 r  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.071    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418     4.901 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.705     5.605    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.122     5.727 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.295    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism              0.256     6.552    
                         time borrowed                2.519     9.071    
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.753ns  (logic 0.045ns (2.567%)  route 1.708ns (97.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 13.212 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.708    13.395    FSM2/get_command/state_reg[1]
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.045    13.440 f  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.440    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.212    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.255    12.958    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.170    13.128    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -13.128    
                         arrival time                          13.440    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.649ns  (logic 0.045ns (2.729%)  route 1.604ns (97.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.604    13.291    FSM2/get_command/state_reg[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.045    13.336 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.336    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.037    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.255    12.783    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.170    12.953    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.953    
                         arrival time                          13.336    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.830ns  (logic 0.045ns (2.460%)  route 1.785ns (97.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 13.212 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.785    13.471    FSM2/get_command/state_reg[1]
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.045    13.516 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.516    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.212    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.255    12.958    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.170    13.128    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.128    
                         arrival time                          13.516    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.661ns  (logic 0.045ns (2.709%)  route 1.616ns (97.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.616    13.303    FSM2/get_command/state_reg[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.045    13.348 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.348    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.033    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.255    12.779    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    12.949    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.949    
                         arrival time                          13.348    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.666ns  (logic 0.045ns (2.701%)  route 1.621ns (97.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.621    13.308    FSM2/get_command/state_reg[1]
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.045    13.353 f  FSM2/get_command/next_rd_addr_command_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.353    FSM2/get_command/next_rd_addr_command__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.037    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[0]/G
                         clock pessimism             -0.255    12.783    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.169    12.952    FSM2/get_command/next_rd_addr_command_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.952    
                         arrival time                          13.353    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.685ns  (logic 0.045ns (2.671%)  route 1.640ns (97.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.640    13.327    FSM2/get_command/state_reg[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.045    13.372 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.372    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.033    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.255    12.779    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.169    12.948    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.948    
                         arrival time                          13.372    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.784ns  (logic 0.045ns (2.523%)  route 1.739ns (97.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 13.092 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.739    13.426    FSM2/get_command/state_reg[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I0_O)        0.045    13.471 f  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.471    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.399    13.092    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism             -0.255    12.837    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.170    13.007    FSM2/get_command/next_rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.007    
                         arrival time                          13.471    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.912ns  (logic 0.045ns (2.353%)  route 1.867ns (97.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 13.212 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.867    13.554    FSM2/get_command/state_reg[1]
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.045    13.599 f  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.599    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.212    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.255    12.958    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.169    13.127    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.127    
                         arrival time                          13.599    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.767ns  (logic 0.045ns (2.546%)  route 1.722ns (97.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.722    13.409    FSM2/get_command/state_reg[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I0_O)        0.045    13.454 f  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.454    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.037    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism             -0.255    12.783    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.199    12.982    FSM2/get_command/next_rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.982    
                         arrival time                          13.454    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/done_get_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        1.874ns  (logic 0.000ns (0.000%)  route 1.874ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    11.687 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.874    13.561    FSM2/get_command/state_reg[1]
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/done_get_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822    12.067    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.204    12.271 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.368    12.638    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.055    12.693 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.483    13.176    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/done_get_cmd_reg/G
                         clock pessimism             -0.255    12.922    
    SLICE_X13Y22         LDCE (Hold_ldce_G_D)         0.148    13.070    FSM2/get_command/done_get_cmd_reg
  -------------------------------------------------------------------
                         required time                        -13.070    
                         arrival time                          13.561    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.369ns (28.003%)  route 3.520ns (71.997%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.965ns
    Time given to startpoint:         2.965ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.720     7.033    FSM2/RAM_COMMAND/ram_reg_384_447_12_14/ADDRB0
    SLICE_X8Y36          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.157 r  FSM2/RAM_COMMAND/ram_reg_384_447_12_14/RAMB/O
                         net (fo=1, routed)           0.944     8.101    FSM2/RAM_COMMAND/ram_reg_384_447_12_14_n_1
    SLICE_X9Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.225 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     8.225    FSM2/RAM_COMMAND/next_instr_reg[5]_i_6_n_0
    SLICE_X9Y32          MUXF7 (Prop_muxf7_I1_O)      0.245     8.470 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     8.470    FSM2/RAM_COMMAND/next_instr_reg[5]_i_3_n_0
    SLICE_X9Y32          MUXF8 (Prop_muxf8_I0_O)      0.104     8.574 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_2/O
                         net (fo=1, routed)           0.855     9.429    FSM2/get_command/q0[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.745 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.745    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                2.965     9.745    
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.326ns (26.882%)  route 3.607ns (73.118%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.768ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.764ns
    Time given to startpoint:         2.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.705     7.018    FSM2/RAM_COMMAND/ram_reg_704_767_12_14/ADDRA0
    SLICE_X2Y32          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.142 r  FSM2/RAM_COMMAND/ram_reg_704_767_12_14/RAMA/O
                         net (fo=1, routed)           0.957     8.099    FSM2/RAM_COMMAND/ram_reg_704_767_12_14_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.223    FSM2/RAM_COMMAND/next_instr_reg[4]_i_7_n_0
    SLICE_X9Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     8.435 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     8.435    FSM2/RAM_COMMAND/next_instr_reg[4]_i_4_n_0
    SLICE_X9Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     8.529 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_2/O
                         net (fo=1, routed)           0.944     9.473    FSM2/get_command/q0[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.316     9.789 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.789    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.768    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.256     7.024    
                         time borrowed                2.764     9.789    
  -------------------------------------------------------------------
                         required time                          9.789    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.331ns (29.021%)  route 3.255ns (70.979%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.662ns
    Time given to startpoint:         2.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.486     6.798    FSM2/RAM_COMMAND/ram_reg_896_959_15_15/DPRA0
    SLICE_X12Y34         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.922 r  FSM2/RAM_COMMAND/ram_reg_896_959_15_15/DP/O
                         net (fo=1, routed)           1.127     8.049    FSM2/RAM_COMMAND/ram_reg_896_959_15_15_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     8.173    FSM2/RAM_COMMAND/next_instr_reg[7]_i_8_n_0
    SLICE_X13Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     8.390 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     8.390    FSM2/RAM_COMMAND/next_instr_reg[7]_i_4_n_0
    SLICE_X13Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     8.484 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_2/O
                         net (fo=1, routed)           0.642     9.126    FSM2/get_command/q0[7]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.442 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.442    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                2.662     9.442    
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.362ns (30.441%)  route 3.112ns (69.559%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      2.550ns
    Time given to startpoint:         2.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.624     6.936    FSM2/RAM_COMMAND/ram_reg_0_63_9_11/ADDRA0
    SLICE_X14Y30         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.060 r  FSM2/RAM_COMMAND/ram_reg_0_63_9_11/RAMA/O
                         net (fo=1, routed)           0.739     7.799    FSM2/RAM_COMMAND/ram_reg_0_63_9_11_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     7.923    FSM2/RAM_COMMAND/next_instr_reg[1]_i_5_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I0_O)      0.238     8.161 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     8.161    FSM2/RAM_COMMAND/next_instr_reg[1]_i_3_n_0
    SLICE_X13Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     8.265 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_2/O
                         net (fo=1, routed)           0.750     9.014    FSM2/get_command/q0[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.330 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.330    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                2.550     9.330    
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.369ns (30.648%)  route 3.098ns (69.352%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.533ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.534ns
    Time given to startpoint:         2.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.501     6.813    FSM2/RAM_COMMAND/ram_reg_384_447_6_8/ADDRC0
    SLICE_X8Y24          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.937 r  FSM2/RAM_COMMAND/ram_reg_384_447_6_8/RAMC/O
                         net (fo=1, routed)           1.027     7.964    FSM2/RAM_COMMAND/ram_reg_384_447_6_8_n_2
    SLICE_X7Y24          LUT6 (Prop_lut6_I1_O)        0.124     8.088 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     8.088    FSM2/RAM_COMMAND/next_instr_reg[0]_i_6_n_0
    SLICE_X7Y24          MUXF7 (Prop_muxf7_I1_O)      0.245     8.333 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     8.333    FSM2/RAM_COMMAND/next_instr_reg[0]_i_3_n_0
    SLICE_X7Y24          MUXF8 (Prop_muxf8_I0_O)      0.104     8.437 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_2/O
                         net (fo=1, routed)           0.570     9.007    FSM2/get_command/q0[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.316     9.323 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.323    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.533    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.256     6.789    
                         time borrowed                2.534     9.323    
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.362ns (28.952%)  route 3.342ns (71.048%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.497ns
    Time given to startpoint:         2.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[2]/Q
                         net (fo=165, routed)         1.824     7.137    FSM2/RAM_COMMAND/ram_reg_64_127_12_14/ADDRC2
    SLICE_X2Y33          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.261 r  FSM2/RAM_COMMAND/ram_reg_64_127_12_14/RAMC/O
                         net (fo=1, routed)           0.854     8.114    FSM2/RAM_COMMAND/ram_reg_64_127_12_14_n_2
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.238 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_5/O
                         net (fo=1, routed)           0.000     8.238    FSM2/RAM_COMMAND/next_instr_reg[6]_i_5_n_0
    SLICE_X11Y32         MUXF7 (Prop_muxf7_I0_O)      0.238     8.476 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     8.476    FSM2/RAM_COMMAND/next_instr_reg[6]_i_3_n_0
    SLICE_X11Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     8.580 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_2/O
                         net (fo=1, routed)           0.664     9.244    FSM2/get_command/q0[6]
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.316     9.560 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.560    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.807    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.256     7.063    
                         time borrowed                2.497     9.560    
  -------------------------------------------------------------------
                         required time                          9.560    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.362ns (32.205%)  route 2.867ns (67.795%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.305ns
    Time given to startpoint:         2.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.614     6.926    FSM2/RAM_COMMAND/ram_reg_0_63_9_11/ADDRB0
    SLICE_X14Y30         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.050 r  FSM2/RAM_COMMAND/ram_reg_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.795     7.845    FSM2/RAM_COMMAND/ram_reg_0_63_9_11_n_1
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     7.969    FSM2/RAM_COMMAND/next_instr_reg[2]_i_5_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.238     8.207 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     8.207    FSM2/RAM_COMMAND/next_instr_reg[2]_i_3_n_0
    SLICE_X11Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     8.311 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_2/O
                         net (fo=1, routed)           0.459     8.769    FSM2/get_command/q0[2]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.085 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.085    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                2.305     9.085    
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.362ns (32.588%)  route 2.818ns (67.412%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.162ns
    Time given to startpoint:         2.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 r  FSM2/get_command/rd_addr_command_reg[2]/Q
                         net (fo=165, routed)         1.262     6.574    FSM2/RAM_COMMAND/ram_reg_192_255_9_11/ADDRC2
    SLICE_X12Y25         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.698 r  FSM2/RAM_COMMAND/ram_reg_192_255_9_11/RAMC/O
                         net (fo=1, routed)           0.948     7.646    FSM2/RAM_COMMAND/ram_reg_192_255_9_11_n_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.770 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     7.770    FSM2/RAM_COMMAND/next_instr_reg[3]_i_5_n_0
    SLICE_X15Y27         MUXF7 (Prop_muxf7_I0_O)      0.238     8.008 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.008    FSM2/RAM_COMMAND/next_instr_reg[3]_i_3_n_0
    SLICE_X15Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     8.112 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_2/O
                         net (fo=1, routed)           0.607     8.720    FSM2/get_command/q0[3]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.316     9.036 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.036    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.652     6.617    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.256     6.873    
                         time borrowed                2.162     9.036    
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.966ns (35.259%)  route 1.774ns (64.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.802ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      0.538ns
    Time given to startpoint:         0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.419     5.275 r  FSM2/get_command/rd_addr_command_reg[5]/Q
                         net (fo=162, routed)         0.973     6.248    FSM2/get_command/Q[5]
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.299     6.547 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_3/O
                         net (fo=4, routed)           0.359     6.906    FSM2/get_command/next_rd_addr_command_reg[8]_i_3_n_0
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_2/O
                         net (fo=1, routed)           0.442     7.472    FSM2/get_command/next_rd_addr_command_reg[9]_i_2_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I3_O)        0.124     7.596 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.596    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.837     6.802    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism              0.256     7.058    
                         time borrowed                0.538     7.596    
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.704ns (31.214%)  route 1.551ns (68.786%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.533ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.246ns
    Computed max time borrow:         10.246ns
    Time borrowed from endpoint:      0.322ns
    Time given to startpoint:         0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.456     5.312 f  FSM2/get_command/rd_addr_command_reg[2]/Q
                         net (fo=165, routed)         1.036     6.348    FSM2/get_command/Q[2]
    SLICE_X13Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.472 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_2/O
                         net (fo=1, routed)           0.516     6.988    FSM2/get_command/next_rd_addr_command_reg[5]_i_2_n_0
    SLICE_X12Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.112 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.112    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.533    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism              0.256     6.789    
                         time borrowed                0.322     7.112    
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.364ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        0.693ns  (logic 0.518ns (74.707%)  route 0.175ns (25.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.563ns = ( 17.563 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns = ( 24.486 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439    24.486    FSM2/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.418    24.904 f  FSM2/FSM_sequential_state_module_reg[0]/Q
                         net (fo=6, routed)           0.175    25.079    FSM2/get_command/FSM_sequential_state_module_reg[0][0]
    SLICE_X13Y22         LUT4 (Prop_lut4_I2_O)        0.100    25.179 r  FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    25.179    FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.925    17.563    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                         clock pessimism             -0.256    17.307    
                         clock uncertainty            0.035    17.342    
    SLICE_X13Y22         LDCE (Hold_ldce_G_D)         0.473    17.815    FSM2/get_command/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.815    
                         arrival time                          25.179    
  -------------------------------------------------------------------
                         slack                                  7.364    

Slack (MET) :             7.567ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        0.816ns  (logic 0.518ns (63.448%)  route 0.298ns (36.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.423ns = ( 17.423 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns = ( 24.486 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439    24.486    FSM2/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.418    24.904 r  FSM2/FSM_sequential_state_module_reg[0]/Q
                         net (fo=6, routed)           0.298    25.202    FSM2/get_command/FSM_sequential_state_module_reg[0][0]
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.100    25.302 r  FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    25.302    FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X12Y21         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.785    17.423    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y21         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
                         clock pessimism             -0.256    17.167    
                         clock uncertainty            0.035    17.202    
    SLICE_X12Y21         LDCE (Hold_ldce_G_D)         0.533    17.735    FSM2/get_command/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.735    
                         arrival time                          25.302    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.751ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.103ns  (logic 0.567ns (51.420%)  route 0.536ns (48.580%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.584ns = ( 17.584 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 f  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         0.384    25.236    FSM2/get_command/Q[1]
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.100    25.336 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_3/O
                         net (fo=4, routed)           0.152    25.487    FSM2/get_command/next_rd_addr_command_reg[8]_i_3_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I3_O)        0.100    25.587 r  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    25.587    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.584    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.256    17.328    
                         clock uncertainty            0.035    17.363    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.473    17.836    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.836    
                         arrival time                          25.587    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.795ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.154ns  (logic 0.576ns (49.924%)  route 0.578ns (50.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.592ns = ( 17.592 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.337    24.822 r  FSM2/get_command/rd_addr_command_reg[8]/Q
                         net (fo=18, routed)          0.578    25.399    FSM2/get_command/Q[8]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.239    25.638 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    25.638    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954    17.592    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.256    17.336    
                         clock uncertainty            0.035    17.371    
    SLICE_X13Y25         LDCE (Hold_ldce_G_D)         0.472    17.843    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -17.843    
                         arrival time                          25.638    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.869ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.218ns  (logic 0.467ns (38.333%)  route 0.751ns (61.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.584ns = ( 17.584 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[7]/Q
                         net (fo=35, routed)          0.751    25.603    FSM2/get_command/Q[7]
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.100    25.703 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    25.703    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.584    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.256    17.328    
                         clock uncertainty            0.035    17.363    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.471    17.834    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.834    
                         arrival time                          25.703    
  -------------------------------------------------------------------
                         slack                                  7.869    

Slack (MET) :             8.035ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.147ns  (logic 0.467ns (40.723%)  route 0.680ns (59.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.282ns = ( 17.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         0.680    25.531    FSM2/get_command/Q[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.100    25.631 r  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    25.631    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.282    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism             -0.256    17.026    
                         clock uncertainty            0.035    17.061    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.535    17.596    FSM2/get_command/next_rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.596    
                         arrival time                          25.631    
  -------------------------------------------------------------------
                         slack                                  8.035    

Slack (MET) :             8.077ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.187ns  (logic 0.467ns (39.349%)  route 0.720ns (60.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.282ns = ( 17.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         0.720    25.572    FSM2/get_command/Q[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I3_O)        0.100    25.672 r  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    25.672    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.282    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism             -0.256    17.026    
                         clock uncertainty            0.035    17.061    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.533    17.594    FSM2/get_command/next_rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.594    
                         arrival time                          25.672    
  -------------------------------------------------------------------
                         slack                                  8.077    

Slack (MET) :             8.105ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.252ns  (logic 0.467ns (37.308%)  route 0.785ns (62.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.380ns = ( 17.380 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         0.785    25.636    FSM2/get_command/Q[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I3_O)        0.100    25.736 r  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    25.736    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.742    17.380    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism             -0.256    17.124    
                         clock uncertainty            0.035    17.159    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.472    17.631    FSM2/get_command/next_rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.631    
                         arrival time                          25.736    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.129ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.239ns  (logic 0.578ns (46.669%)  route 0.661ns (53.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.282ns = ( 17.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.337    24.822 r  FSM2/get_command/rd_addr_command_reg[5]/Q
                         net (fo=162, routed)         0.661    25.482    FSM2/get_command/Q[5]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.241    25.723 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    25.723    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.282    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism             -0.256    17.026    
                         clock uncertainty            0.035    17.061    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.533    17.594    FSM2/get_command/next_rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.594    
                         arrival time                          25.723    
  -------------------------------------------------------------------
                         slack                                  8.129    

Slack (MET) :             8.181ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.532ns  (logic 0.567ns (37.013%)  route 0.965ns (62.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.584ns = ( 17.584 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns = ( 24.485 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    C17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    20.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    22.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438    24.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.367    24.852 r  FSM2/get_command/rd_addr_command_reg[6]/Q
                         net (fo=36, routed)          0.593    25.445    FSM2/get_command/Q[6]
    SLICE_X13Y24         LUT4 (Prop_lut4_I3_O)        0.100    25.545 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_2/O
                         net (fo=1, routed)           0.372    25.917    FSM2/get_command/next_rd_addr_command_reg[9]_i_2_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I3_O)        0.100    26.017 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    26.017    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.584    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.256    17.328    
                         clock uncertainty            0.035    17.363    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.472    17.835    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -17.835    
                         arrival time                          26.017    
  -------------------------------------------------------------------
                         slack                                  8.181    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.593ns (49.898%)  route 0.595ns (50.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      4.652ns
    Time given to startpoint:         4.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.595    11.308    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    11.432    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                4.652    11.432    
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.593ns (50.109%)  route 0.590ns (49.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      4.647ns
    Time given to startpoint:         4.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.590    11.303    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.427 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.427    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                4.647    11.427    
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.593ns (53.984%)  route 0.505ns (46.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      4.562ns
    Time given to startpoint:         4.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.505    11.218    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.342 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.342    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                4.562    11.342    
  -------------------------------------------------------------------
                         required time                         11.342    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.593ns (54.182%)  route 0.501ns (45.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      4.558ns
    Time given to startpoint:         4.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.501    11.214    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.338 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.338    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                4.558    11.338    
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.593ns (51.570%)  route 0.557ns (48.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      4.520ns
    Time given to startpoint:         4.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.557    11.270    FSM2/get_command/rd_en_ram_command
    SLICE_X15Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.394    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.652     6.617    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.256     6.873    
                         time borrowed                4.520    11.394    
  -------------------------------------------------------------------
                         required time                         11.394    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.593ns (55.835%)  route 0.469ns (44.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.533ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      4.517ns
    Time given to startpoint:         4.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.469    11.182    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.306    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.533    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.256     6.789    
                         time borrowed                4.517    11.306    
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.593ns (47.880%)  route 0.646ns (52.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.768ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      4.458ns
    Time given to startpoint:         4.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.646    11.358    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.482 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.482    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.768    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.256     7.024    
                         time borrowed                4.458    11.482    
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.593ns (52.588%)  route 0.535ns (47.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns
    Source Clock Delay      (SCD):    7.664ns
    Clock Pessimism Removal (CPR):    0.368ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      4.196ns
    Time given to startpoint:         4.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.247     6.560    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.710 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.664    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.579    10.244    
    SLICE_X13Y25                                      0.000    10.244 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y25         LDCE (DToQ_ldce_D_Q)         0.469    10.713 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.535    11.247    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.371 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.371    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.807    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.368     7.175    
                         time borrowed                4.196    11.371    
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.248ns (5.405%)  route 4.340ns (94.595%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.533ns
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.246ns
    Computed max time borrow:         10.246ns
    Time borrowed from endpoint:      3.112ns
    Time given to startpoint:         3.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          2.452     7.765    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.889 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_2/O
                         net (fo=2, routed)           1.888     9.778    FSM2/get_command/next_rd_addr_command_reg[8]_i_2_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.902    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.533    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism              0.256     6.789    
                         time borrowed                3.112     9.902    
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.248ns (5.196%)  route 4.525ns (94.804%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.023ns
    Time given to startpoint:         3.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.313 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          2.452     7.765    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.889 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_2/O
                         net (fo=2, routed)           2.073     9.962    FSM2/get_command/next_rd_addr_command_reg[8]_i_2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.086 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.086    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.807    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism              0.256     7.063    
                         time borrowed                3.023    10.086    
  -------------------------------------------------------------------
                         required time                         10.086    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.761ns  (logic 0.045ns (2.556%)  route 1.716ns (97.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 13.204 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.716    13.405    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.045    13.450 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.450    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.204    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.255    12.949    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    13.119    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.119    
                         arrival time                          13.450    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.963ns  (logic 0.045ns (2.293%)  route 1.918ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 13.383 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.918    13.607    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.045    13.652 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.652    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.383    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.255    13.128    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.170    13.298    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.298    
                         arrival time                          13.652    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.990ns  (logic 0.045ns (2.262%)  route 1.945ns (97.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 13.383 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.945    13.633    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.045    13.678 f  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.678    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.383    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.255    13.128    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.170    13.298    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -13.298    
                         arrival time                          13.678    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.874ns  (logic 0.045ns (2.401%)  route 1.829ns (97.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 13.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.829    13.518    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y24         LUT5 (Prop_lut5_I1_O)        0.045    13.563 f  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.563    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.399    13.263    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism             -0.255    13.008    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.170    13.178    FSM2/get_command/next_rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.178    
                         arrival time                          13.563    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.875ns  (logic 0.045ns (2.400%)  route 1.830ns (97.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 13.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.830    13.519    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y24         LUT6 (Prop_lut6_I1_O)        0.045    13.564 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.564    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.399    13.263    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.255    13.008    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.170    13.178    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.178    
                         arrival time                          13.564    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.857ns  (logic 0.045ns (2.424%)  route 1.812ns (97.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 13.208 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.812    13.501    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y24         LUT5 (Prop_lut5_I1_O)        0.045    13.546 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.546    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.208    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.255    12.953    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.198    13.151    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.151    
                         arrival time                          13.546    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.025ns  (logic 0.045ns (2.222%)  route 1.980ns (97.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 13.383 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.980    13.669    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.045    13.714 f  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.714    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.519    13.383    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.255    13.128    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.169    13.297    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.297    
                         arrival time                          13.714    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.852ns  (logic 0.045ns (2.430%)  route 1.807ns (97.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 13.208 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.807    13.495    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.045    13.540 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.540    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.208    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.255    12.953    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.170    13.123    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.123    
                         arrival time                          13.540    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.850ns  (logic 0.045ns (2.433%)  route 1.805ns (97.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 13.204 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.805    13.493    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.045    13.538 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.538    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.204    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.255    12.949    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    13.119    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.119    
                         arrival time                          13.538    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.891ns  (logic 0.045ns (2.380%)  route 1.846ns (97.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 13.208 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.846    13.535    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.045    13.580 f  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.580    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.208    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism             -0.255    12.953    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.199    13.152    FSM2/get_command/next_rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.152    
                         arrival time                          13.580    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.124ns (3.623%)  route 3.298ns (96.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.533ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.007ns
    Time given to startpoint:         2.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.374 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           3.298     8.673    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.797    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.533    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.256     6.789    
                         time borrowed                2.007     8.797    
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        1.494ns  (logic 0.045ns (3.011%)  route 1.449ns (96.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 13.208 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 11.710 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           1.449    13.159    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I2_O)        0.045    13.204 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.204    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.208    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.255    12.953    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.170    13.123    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.123    
                         arrival time                          13.204    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.124ns (3.480%)  route 3.439ns (96.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      2.157ns
    Time given to startpoint:         2.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.374 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           3.439     8.813    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.937 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.937    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                2.157     8.937    
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        1.496ns  (logic 0.045ns (3.008%)  route 1.451ns (96.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 13.204 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 11.710 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           1.451    13.161    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.045    13.206 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.206    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.204    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.255    12.949    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.169    13.118    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.118    
                         arrival time                          13.206    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[2]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[2]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.124ns (3.865%)  route 3.084ns (96.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.744ns
    Time given to startpoint:         1.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557     4.860    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.316 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           3.084     8.401    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.525 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.525    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                1.744     8.525    
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[2]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns)
  Data Path Delay:        1.533ns  (logic 0.045ns (2.934%)  route 1.488ns (97.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 13.204 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           1.488    13.177    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.045    13.222 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.222    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.204    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.255    12.949    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    13.119    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.119    
                         arrival time                          13.222    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[3]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[3]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.124ns (3.204%)  route 3.746ns (96.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.369ns
    Time given to startpoint:         2.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.518     5.372 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           3.746     9.118    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.242    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.652     6.617    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.256     6.873    
                         time borrowed                2.369     9.242    
  -------------------------------------------------------------------
                         required time                          9.242    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[3]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns)
  Data Path Delay:        1.823ns  (logic 0.045ns (2.468%)  route 1.778ns (97.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 13.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 11.709 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555    11.545    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.164    11.709 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           1.778    13.487    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.045    13.532 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.532    FSM2/get_command/next_instr__0[3]
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.399    13.263    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.255    13.008    
    SLICE_X15Y24         LDCE (Hold_ldce_G_D)         0.170    13.178    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.178    
                         arrival time                          13.532    
  -------------------------------------------------------------------
                         slack                                  0.354    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[4]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[4]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.124ns (3.036%)  route 3.961ns (96.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.768ns
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.377ns
    Time given to startpoint:         2.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557     4.860    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.316 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           3.961     9.277    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.401 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.401    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.803     6.768    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.256     7.024    
                         time borrowed                2.377     9.401    
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[4]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns)
  Data Path Delay:        1.754ns  (logic 0.045ns (2.566%)  route 1.709ns (97.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 13.347 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           1.709    13.398    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.045    13.443 f  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.443    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.483    13.347    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.255    13.092    
    SLICE_X13Y22         LDCE (Hold_ldce_G_D)         0.170    13.262    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.262    
                         arrival time                          13.443    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[5]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[5]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.124ns (3.555%)  route 3.364ns (96.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.081ns
    Time given to startpoint:         2.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.374 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           3.364     8.738    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.862 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.862    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                2.081     8.862    
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[5]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns)
  Data Path Delay:        1.481ns  (logic 0.045ns (3.039%)  route 1.436ns (96.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 13.204 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 11.710 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           1.436    13.145    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.045    13.190 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.190    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.204    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.255    12.949    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    13.119    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.119    
                         arrival time                          13.190    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[6]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[6]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.124ns (3.104%)  route 3.871ns (96.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.243ns
    Time given to startpoint:         2.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     4.856    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456     5.312 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           3.871     9.183    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.307 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.307    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.807    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.256     7.063    
                         time borrowed                2.243     9.307    
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[6]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns)
  Data Path Delay:        1.895ns  (logic 0.045ns (2.375%)  route 1.850ns (97.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 13.392 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 11.687 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.141    11.687 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           1.850    13.537    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.045    13.582 f  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.582    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.528    13.392    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism             -0.255    13.137    
    SLICE_X13Y25         LDCE (Hold_ldce_G_D)         0.170    13.307    FSM2/get_command/next_instr_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.307    
                         arrival time                          13.582    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[7]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[7]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.124ns (3.914%)  route 3.044ns (96.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      1.704ns
    Time given to startpoint:         1.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557     4.860    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.316 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           3.044     8.360    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.484 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.484    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                1.704     8.484    
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[7]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns)
  Data Path Delay:        2.724ns  (logic 0.100ns (3.671%)  route 2.624ns (96.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.273ns = ( 17.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.855ns = ( 14.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.441    14.488    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.367    14.855 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           2.624    17.479    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.100    17.579 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    17.579    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635    17.273    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.256    17.017    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.473    17.490    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.490    
                         arrival time                          17.579    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[0]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.000ns (0.000%)  route 4.068ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      2.377ns
    Time given to startpoint:         2.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          4.068     9.440    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.807    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
                         clock pessimism              0.256     7.063    
                         time borrowed                2.377     9.440    
  -------------------------------------------------------------------
                         required time                          9.440    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.000ns (0.000%)  route 3.612ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.533ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      2.194ns
    Time given to startpoint:         2.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.612     8.984    FSM2/get_command/state_reg[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.533    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
                         clock pessimism              0.256     6.789    
                         time borrowed                2.194     8.984    
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.124ns (3.255%)  route 3.685ns (96.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.802ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      2.123ns
    Time given to startpoint:         2.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.685     9.058    FSM2/get_command/state_reg[0]
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.182 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.182    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.837     6.802    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism              0.256     7.058    
                         time borrowed                2.123     9.182    
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.124ns (3.581%)  route 3.338ns (96.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.533ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.045ns
    Time given to startpoint:         2.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.338     8.711    FSM2/get_command/state_reg[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.835 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.835    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.533    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.256     6.789    
                         time borrowed                2.045     8.835    
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.885ns (59.780%)  route 0.595ns (40.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.206ns
    Computed max time borrow:         10.206ns
    Time borrowed from endpoint:      2.029ns
    Time given to startpoint:         2.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.329    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.090 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.595     8.685    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.809 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.809    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                2.029     8.809    
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.885ns (59.983%)  route 0.590ns (40.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.024ns
    Time given to startpoint:         2.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.851     6.223    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.375 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954     7.329    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         LDCE (EnToQ_ldce_G_Q)        0.761     8.090 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.590     8.680    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.804 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.804    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                2.024     8.804    
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.124ns (3.343%)  route 3.585ns (96.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.018ns
    Time given to startpoint:         2.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.585     8.958    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.082    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.842     6.807    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.256     7.063    
                         time borrowed                2.018     9.082    
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.124ns (3.640%)  route 3.282ns (96.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.998ns
    Time given to startpoint:         1.998ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.282     8.654    FSM2/get_command/state_reg[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.778 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.778    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.559     6.524    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.256     6.780    
                         time borrowed                1.998     8.778    
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.124ns (3.653%)  route 3.270ns (96.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.533ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.246ns
    Computed max time borrow:         10.246ns
    Time borrowed from endpoint:      1.977ns
    Time given to startpoint:         1.977ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.270     8.642    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.766 r  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.766    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.533    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism              0.256     6.789    
                         time borrowed                1.977     8.766    
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.124ns (3.661%)  route 3.263ns (96.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.533ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.256ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.248ns
    Computed max time borrow:         10.248ns
    Time borrowed from endpoint:      1.970ns
    Time given to startpoint:         1.970ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     4.854    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.518     5.372 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          3.263     8.635    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.759 r  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.759    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.367     4.852 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.018     5.870    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.095     5.965 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.568     6.533    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism              0.256     6.789    
                         time borrowed                1.970     8.759    
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        1.529ns  (logic 0.045ns (2.942%)  route 1.484ns (97.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 13.208 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 11.709 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555    11.545    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164    11.709 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.484    13.193    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.045    13.238 f  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.238    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.208    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism             -0.255    12.953    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.199    13.152    FSM2/get_command/next_rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.152    
                         arrival time                          13.238    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        3.001ns  (logic 0.100ns (3.333%)  route 2.901ns (96.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.592ns = ( 17.592 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.901    17.801    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.100    17.901 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    17.901    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.954    17.592    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.256    17.336    
    SLICE_X13Y25         LDCE (Hold_ldce_G_D)         0.472    17.808    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -17.808    
                         arrival time                          17.901    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        3.020ns  (logic 0.100ns (3.311%)  route 2.920ns (96.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.584ns = ( 17.584 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.920    17.821    FSM2/get_command/state_reg[0]
    SLICE_X15Y25         LUT5 (Prop_lut5_I4_O)        0.100    17.921 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.921    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.584    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.256    17.328    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.473    17.801    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.801    
                         arrival time                          17.921    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        3.012ns  (logic 0.100ns (3.320%)  route 2.912ns (96.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.563ns = ( 17.563 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.912    17.813    FSM2/get_command/state_reg[0]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.100    17.913 f  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.913    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.925    17.563    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y22         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.256    17.307    
    SLICE_X13Y22         LDCE (Hold_ldce_G_D)         0.472    17.779    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.779    
                         arrival time                          17.913    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        3.059ns  (logic 0.100ns (3.269%)  route 2.959ns (96.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.584ns = ( 17.584 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.959    17.860    FSM2/get_command/state_reg[0]
    SLICE_X15Y25         LUT5 (Prop_lut5_I4_O)        0.100    17.960 f  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    17.960    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.946    17.584    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X15Y25         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.256    17.328    
    SLICE_X15Y25         LDCE (Hold_ldce_G_D)         0.472    17.800    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -17.800    
                         arrival time                          17.960    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.823ns  (logic 0.100ns (3.542%)  route 2.723ns (96.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.282ns = ( 17.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.723    17.624    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.100    17.724 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.724    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.644    17.282    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.256    17.026    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.532    17.558    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.558    
                         arrival time                          17.724    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.764ns  (logic 0.100ns (3.618%)  route 2.664ns (96.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.273ns = ( 17.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.664    17.565    FSM2/get_command/state_reg[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.100    17.665 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.665    FSM2/get_command/next_instr__0[1]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635    17.273    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.256    17.017    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.471    17.488    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.488    
                         arrival time                          17.665    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.770ns  (logic 0.100ns (3.611%)  route 2.670ns (96.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.273ns = ( 17.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.901ns = ( 14.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436    14.483    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.418    14.901 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.670    17.570    FSM2/get_command/state_reg[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.100    17.670 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    17.670    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.456    15.312 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.208    16.520    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.118    16.638 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.635    17.273    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.256    17.017    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.472    17.489    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.489    
                         arrival time                          17.670    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        1.663ns  (logic 0.045ns (2.705%)  route 1.618ns (97.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 13.204 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 11.709 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555    11.545    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164    11.709 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.618    13.327    FSM2/get_command/state_reg[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.045    13.372 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.372    FSM2/get_command/next_instr__0[7]
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.340    13.204    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X13Y23         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.255    12.949    
    SLICE_X13Y23         LDCE (Hold_ldce_G_D)         0.170    13.119    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.119    
                         arrival time                          13.372    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        1.705ns  (logic 0.045ns (2.639%)  route 1.660ns (97.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 13.208 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 11.709 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555    11.545    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.164    11.709 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.660    13.369    FSM2/get_command/state_reg[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.045    13.414 f  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.414    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351    10.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823    12.068    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.175    12.243 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.561    12.804    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.060    12.864 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.344    13.208    FSM2/get_command/en_rd_cmd_reg_i_1_n_0
    SLICE_X12Y24         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism             -0.255    12.953    
    SLICE_X12Y24         LDCE (Hold_ldce_G_D)         0.199    13.152    FSM2/get_command/next_rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.152    
                         arrival time                          13.414    
  -------------------------------------------------------------------
                         slack                                  0.262    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[0]
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_command
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.277ns  (logic 2.736ns (51.840%)  route 2.542ns (48.160%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.860    16.251    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.124    16.375 f  FSM2/COMMAND_MEM_CONTROLLER/rd_in_command_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.682    18.057    rd_in_command_OBUF
    K18                  OBUF (Prop_obuf_I_O)         2.612    20.669 f  rd_in_command_OBUF_inst/O
                         net (fo=0)                   0.000    20.669    rd_in_command
    K18                                                               f  rd_in_command (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_command
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.174ns (64.232%)  route 0.654ns (35.768%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.310     2.032    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.045     2.077 r  FSM2/COMMAND_MEM_CONTROLLER/rd_in_command_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.344     2.421    rd_in_command_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.129     3.549 r  rd_in_command_OBUF_inst/O
                         net (fo=0)                   0.000     3.549    rd_in_command
    K18                                                               r  rd_in_command (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[1]
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_command
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.020ns  (logic 2.736ns (54.498%)  route 2.284ns (45.502%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    15.391 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.602    15.994    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.124    16.118 r  FSM2/COMMAND_MEM_CONTROLLER/rd_in_command_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.682    17.799    rd_in_command_OBUF
    K18                  OBUF (Prop_obuf_I_O)         2.612    20.411 r  rd_in_command_OBUF_inst/O
                         net (fo=0)                   0.000    20.411    rd_in_command
    K18                                                               r  rd_in_command (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_command
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.174ns (66.429%)  route 0.593ns (33.571%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.249     1.971    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.045     2.016 f  FSM2/COMMAND_MEM_CONTROLLER/rd_in_command_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.344     2.360    rd_in_command_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.129     3.489 f  rd_in_command_OBUF_inst/O
                         net (fo=0)                   0.000     3.489    rd_in_command
    K18                                                               f  rd_in_command (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[2]
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_command
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.381ns  (logic 2.911ns (54.093%)  route 2.470ns (45.907%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.632    14.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.419    15.354 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.788    16.143    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.299    16.442 r  FSM2/COMMAND_MEM_CONTROLLER/rd_in_command_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.682    18.123    rd_in_command_OBUF
    K18                  OBUF (Prop_obuf_I_O)         2.612    20.735 r  rd_in_command_OBUF_inst/O
                         net (fo=0)                   0.000    20.735    rd_in_command
    K18                                                               r  rd_in_command (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_command
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.228ns (66.328%)  route 0.623ns (33.672%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.591     1.581    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     1.709 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.279     1.988    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.099     2.087 f  FSM2/COMMAND_MEM_CONTROLLER/rd_in_command_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.344     2.431    rd_in_command_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.129     3.560 f  rd_in_command_OBUF_inst/O
                         net (fo=0)                   0.000     3.560    rd_in_command
    K18                                                               f  rd_in_command (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.216ns (48.542%)  route 3.409ns (51.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.738    16.112    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.124    16.236 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.564    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    17.189 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           3.409    20.598    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591    23.188 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.188    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.984ns  (logic 3.224ns (53.879%)  route 2.760ns (46.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.738    16.112    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.124    16.236 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.564    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    17.189 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           2.760    19.949    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599    22.548 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.548    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.294ns (60.278%)  route 0.853ns (39.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.250    11.960    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.045    12.005 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.128    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.306 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           0.853    13.159    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116    14.275 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.275    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.286ns (51.772%)  route 1.198ns (48.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=4, routed)           0.250    11.960    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.045    12.005 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.128    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.306 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           1.198    13.504    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.108    14.611 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.611    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.216ns (48.542%)  route 3.409ns (51.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.420    15.794    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.124    15.918 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.246    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    16.871 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           3.409    20.280    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591    22.871 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.871    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.984ns  (logic 3.224ns (53.879%)  route 2.760ns (46.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.420    15.794    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.124    15.918 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.246    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    16.871 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           2.760    19.631    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599    22.231 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.231    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.294ns (60.278%)  route 0.853ns (39.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.137    11.847    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.045    11.892 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.015    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.193 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           0.853    13.046    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116    14.162 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.162    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.286ns (51.772%)  route 1.198ns (48.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=4, routed)           0.137    11.847    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.045    11.892 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.015    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.193 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           1.198    13.391    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.108    14.499 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.499    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[2]
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.216ns (48.542%)  route 3.409ns (51.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557    14.860    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.456    15.316 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.948    16.264    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.388 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    16.542    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    16.666 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.994    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    17.619 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           3.409    21.028    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591    23.619 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.619    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.984ns  (logic 3.224ns (53.879%)  route 2.760ns (46.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557    14.860    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.456    15.316 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.948    16.264    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.388 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    16.542    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    16.666 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.994    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    17.619 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           2.760    20.379    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599    22.978 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.978    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.294ns (60.278%)  route 0.853ns (39.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.338    12.027    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.045    12.072 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.051    12.123    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045    12.168 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.291    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.469 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           0.853    13.322    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116    14.438 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.438    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.286ns (51.772%)  route 1.198ns (48.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.338    12.027    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.045    12.072 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.051    12.123    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045    12.168 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.291    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.469 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           1.198    13.667    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.108    14.775 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.775    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[3]
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.216ns (48.542%)  route 3.409ns (51.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.518    15.372 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.876    16.249    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.373 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    16.527    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    16.651 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.979    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    17.604 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           3.409    21.013    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591    23.603 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.603    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.984ns  (logic 3.224ns (53.879%)  route 2.760ns (46.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551    14.854    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.518    15.372 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.876    16.249    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.373 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    16.527    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    16.651 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.979    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    17.604 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           2.760    20.364    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599    22.963 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.963    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.294ns (60.278%)  route 0.853ns (39.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555    11.545    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.164    11.709 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.322    12.031    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.045    12.076 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.051    12.128    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045    12.173 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.296    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.474 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           0.853    13.327    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116    14.443 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.443    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.286ns (51.772%)  route 1.198ns (48.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555    11.545    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.164    11.709 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.322    12.031    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.045    12.076 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.051    12.128    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045    12.173 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.296    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.474 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           1.198    13.671    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.108    14.779 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.779    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[4]
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.216ns (48.542%)  route 3.409ns (51.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557    14.860    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.456    15.316 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.428    15.744    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124    15.868 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    16.022    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    16.146 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.474    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    17.099 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           3.409    20.508    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591    23.098 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.098    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.984ns  (logic 3.224ns (53.879%)  route 2.760ns (46.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557    14.860    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.456    15.316 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.428    15.744    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124    15.868 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    16.022    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    16.146 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.474    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    17.099 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           2.760    19.859    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599    22.458 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.458    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.294ns (60.278%)  route 0.853ns (39.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.142    11.831    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.045    11.876 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.051    11.927    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045    11.972 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.095    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.273 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           0.853    13.126    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116    14.242 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.242    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.286ns (51.772%)  route 1.198ns (48.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y21         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.142    11.831    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.045    11.876 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.051    11.927    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045    11.972 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.095    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.273 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           1.198    13.471    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.108    14.578 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.578    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[5]
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.216ns (48.542%)  route 3.409ns (51.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.303    15.677    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.124    15.801 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    15.956    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    16.080 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.408    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    17.033 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           3.409    20.441    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591    23.032 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.032    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.984ns  (logic 3.224ns (53.879%)  route 2.760ns (46.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518    15.374 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.303    15.677    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.124    15.801 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    15.956    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    16.080 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.408    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    17.033 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           2.760    19.793    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599    22.392 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.392    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.294ns (60.278%)  route 0.853ns (39.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.104    11.814    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.045    11.859 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.051    11.911    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045    11.956 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.079    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.257 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           0.853    13.109    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116    14.226 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.226    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.286ns (51.772%)  route 1.198ns (48.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164    11.710 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.104    11.814    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.045    11.859 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.051    11.911    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045    11.956 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.079    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.257 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           1.198    13.454    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.108    14.562 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.562    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[6]
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.373ns  (logic 2.965ns (46.515%)  route 3.409ns (53.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456    15.312 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.996    16.308    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.432 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    16.587    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    16.711 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    17.039    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.172    19.211    
    SLICE_X14Y22                                      0.000    19.211 r  FSM2/MUX_result/output_token_reg[0]/D
    SLICE_X14Y22         LDCE (DToQ_ldce_D_Q)         0.374    19.585 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           3.409    22.994    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591    25.584 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.584    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.729ns  (logic 2.969ns (51.826%)  route 2.760ns (48.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553    14.856    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456    15.312 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.996    16.308    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.432 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    16.587    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    16.711 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    17.039    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.169    19.208    
    SLICE_X14Y22                                      0.000    19.208 f  FSM2/MUX_status/output_token_reg[0]/D
    SLICE_X14Y22         LDCE (DToQ_ldce_D_Q)         0.370    19.578 f  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           2.760    22.338    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599    24.937 f  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.937    data_out_status[0]
    U14                                                               f  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.294ns (60.278%)  route 0.853ns (39.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.141    11.687 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.384    12.071    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.045    12.116 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.051    12.167    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045    12.212 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.335    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.513 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           0.853    13.366    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116    14.483 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.483    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.286ns (51.772%)  route 1.198ns (48.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556    11.546    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.141    11.687 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.384    12.071    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.045    12.116 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.051    12.167    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045    12.212 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.335    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.513 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           1.198    13.711    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.108    14.819 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.819    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[7]
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.216ns (48.542%)  route 3.409ns (51.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557    14.860    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.456    15.316 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.721    16.037    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124    16.161 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    16.315    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    16.439 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.767    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    17.392 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           3.409    20.801    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591    23.392 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.392    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.984ns  (logic 3.224ns (53.879%)  route 2.760ns (46.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933    10.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.557    14.860    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.456    15.316 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.721    16.037    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124    16.161 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    16.315    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    16.439 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.328    16.767    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.625    17.392 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           2.760    20.152    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599    22.751 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.751    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.294ns (60.278%)  route 0.853ns (39.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.254    11.943    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.045    11.988 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.051    12.039    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045    12.084 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.207    FSM2/MUX_status/data_out_status[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_status/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.385 r  FSM2/MUX_status/output_token_reg[0]/Q
                         net (fo=1, routed)           0.853    13.238    data_out_status_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116    14.354 r  data_out_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.354    data_out_status[0]
    U14                                                               r  data_out_status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_result/output_token_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.286ns (51.772%)  route 1.198ns (48.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163    10.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    10.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558    11.548    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.141    11.689 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.254    11.943    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.045    11.988 r  FSM2/get_command/output_token_reg[0]_i_3/O
                         net (fo=1, routed)           0.051    12.039    FSM2/get_command/output_token_reg[0]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045    12.084 r  FSM2/get_command/output_token_reg[0]_i_2/O
                         net (fo=2, routed)           0.123    12.207    FSM2/MUX_result/data_out_result[0]_0
    SLICE_X14Y22         LDCE                                         r  FSM2/MUX_result/output_token_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         LDCE (EnToQ_ldce_G_Q)        0.178    12.385 r  FSM2/MUX_result/output_token_reg[0]/Q
                         net (fo=1, routed)           1.198    13.583    data_out_result_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.108    14.691 r  data_out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.691    data_out_result[0]
    V7                                                                r  data_out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.495ns  (logic 3.410ns (52.509%)  route 3.084ns (47.491%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.617     4.920    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     5.376 r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           1.027     6.404    FSM2/DATA_MEM_CONTROLLER/state[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.150     6.554 r  FSM2/DATA_MEM_CONTROLLER/rd_in_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.057     8.611    rd_in_data_OBUF
    L18                  OBUF (Prop_obuf_I_O)         2.804    11.415 r  rd_in_data_OBUF_inst/O
                         net (fo=0)                   0.000    11.415    rd_in_data
    L18                                                               r  rd_in_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_sequential_state_module_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.395ns  (logic 3.230ns (50.515%)  route 3.164ns (49.485%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.554     4.857    FSM2/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518     5.375 r  FSM2/FSM_sequential_state_module_reg[0]/Q
                         net (fo=6, routed)           0.762     6.137    FSM2/state_module[0]
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.261 r  FSM2/FC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.403     8.664    FC_OBUF
    N18                  OBUF (Prop_obuf_I_O)         2.588    11.252 r  FC_OBUF_inst/O
                         net (fo=0)                   0.000    11.252    FC
    N18                                                               r  FC (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.412ns (67.783%)  route 0.671ns (32.217%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.582     1.572    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.128     1.700 f  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.173     1.873    FSM2/DATA_MEM_CONTROLLER/state[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.103     1.976 r  FSM2/DATA_MEM_CONTROLLER/rd_in_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.498     2.474    rd_in_data_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.181     3.654 r  rd_in_data_OBUF_inst/O
                         net (fo=0)                   0.000     3.654    rd_in_data
    L18                                                               r  rd_in_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_sequential_state_module_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.292ns (58.428%)  route 0.919ns (41.572%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.548    FSM2/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  FSM2/FSM_sequential_state_module_reg[1]/Q
                         net (fo=6, routed)           0.207     1.896    FSM2/state_module[1]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.941 r  FSM2/FC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.712     2.653    FC_OBUF
    N18                  OBUF (Prop_obuf_I_O)         1.106     3.758 r  FC_OBUF_inst/O
                         net (fo=0)                   0.000     3.758    FC
    N18                                                               r  FC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.085ns (18.756%)  route 4.699ns (81.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.560     2.520    FSM2/get_command/rst_IBUF
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.124     2.644 f  FSM2/get_command/FSM_sequential_state[2]_i_1/O
                         net (fo=43, routed)          3.139     5.783    FSM2/get_command/AR[0]
    SLICE_X14Y24         FDCE                                         f  FSM2/get_command/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/rd_addr_command_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.085ns (18.756%)  route 4.699ns (81.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.560     2.520    FSM2/get_command/rst_IBUF
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.124     2.644 f  FSM2/get_command/FSM_sequential_state[2]_i_1/O
                         net (fo=43, routed)          3.139     5.783    FSM2/get_command/AR[0]
    SLICE_X14Y24         FDCE                                         f  FSM2/get_command/rd_addr_command_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.436     4.483    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.649ns  (logic 1.085ns (19.202%)  route 4.564ns (80.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.560     2.520    FSM2/get_command/rst_IBUF
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.124     2.644 f  FSM2/get_command/FSM_sequential_state[2]_i_1/O
                         net (fo=43, routed)          3.004     5.649    FSM2/get_command/AR[0]
    SLICE_X15Y23         FDCE                                         f  FSM2/get_command/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/instr_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.649ns  (logic 1.085ns (19.202%)  route 4.564ns (80.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.560     2.520    FSM2/get_command/rst_IBUF
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.124     2.644 f  FSM2/get_command/FSM_sequential_state[2]_i_1/O
                         net (fo=43, routed)          3.004     5.649    FSM2/get_command/AR[0]
    SLICE_X14Y23         FDPE                                         f  FSM2/get_command/instr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/instr_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.649ns  (logic 1.085ns (19.202%)  route 4.564ns (80.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.560     2.520    FSM2/get_command/rst_IBUF
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.124     2.644 f  FSM2/get_command/FSM_sequential_state[2]_i_1/O
                         net (fo=43, routed)          3.004     5.649    FSM2/get_command/AR[0]
    SLICE_X14Y23         FDPE                                         f  FSM2/get_command/instr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/instr_reg[5]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.649ns  (logic 1.085ns (19.202%)  route 4.564ns (80.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.560     2.520    FSM2/get_command/rst_IBUF
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.124     2.644 f  FSM2/get_command/FSM_sequential_state[2]_i_1/O
                         net (fo=43, routed)          3.004     5.649    FSM2/get_command/AR[0]
    SLICE_X14Y23         FDPE                                         f  FSM2/get_command/instr_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  FSM2/get_command/instr_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/rd_addr_command_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.649ns  (logic 1.085ns (19.202%)  route 4.564ns (80.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.560     2.520    FSM2/get_command/rst_IBUF
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.124     2.644 f  FSM2/get_command/FSM_sequential_state[2]_i_1/O
                         net (fo=43, routed)          3.004     5.649    FSM2/get_command/AR[0]
    SLICE_X15Y23         FDCE                                         f  FSM2/get_command/rd_addr_command_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/FSM_sequential_state_module_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.085ns (19.777%)  route 4.400ns (80.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.560     2.520    FSM2/get_command/rst_IBUF
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.124     2.644 f  FSM2/get_command/FSM_sequential_state[2]_i_1/O
                         net (fo=43, routed)          2.840     5.485    FSM2/rst
    SLICE_X12Y22         FDCE                                         f  FSM2/FSM_sequential_state_module_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    FSM2/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_state_module_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.085ns (19.777%)  route 4.400ns (80.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.560     2.520    FSM2/get_command/rst_IBUF
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.124     2.644 f  FSM2/get_command/FSM_sequential_state[2]_i_1/O
                         net (fo=43, routed)          2.840     5.485    FSM2_n_2
    SLICE_X12Y22         FDCE                                         f  FSM_sequential_state_module_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.439     4.486    clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  FSM_sequential_state_module_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/instr_reg[6]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 1.085ns (19.957%)  route 4.350ns (80.043%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.560     2.520    FSM2/get_command/rst_IBUF
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.124     2.644 f  FSM2/get_command/FSM_sequential_state[2]_i_1/O
                         net (fo=43, routed)          2.791     5.435    FSM2/get_command/AR[0]
    SLICE_X13Y26         FDPE                                         f  FSM2/get_command/instr_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.438     4.485    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE                                         r  FSM2/get_command/instr_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 command_in[13]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.234ns (29.614%)  route 0.556ns (70.386%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  command_in[13] (IN)
                         net (fo=0)                   0.000     0.000    command_in[13]
    E19                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  command_in_IBUF[13]_inst/O
                         net (fo=1, routed)           0.436     0.625    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[7]
    SLICE_X4Y36          LUT4 (Prop_lut4_I0_O)        0.045     0.670 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_12_14_i_2/O
                         net (fo=16, routed)          0.119     0.790    FSM2/RAM_COMMAND/ram_reg_128_191_12_14/DIB
    SLICE_X6Y35          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/RAM_COMMAND/ram_reg_128_191_12_14/WCLK
    SLICE_X6Y35          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMB/CLK

Slack:                    inf
  Source:                 command_in[13]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.234ns (27.118%)  route 0.628ns (72.882%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  command_in[13] (IN)
                         net (fo=0)                   0.000     0.000    command_in[13]
    E19                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  command_in_IBUF[13]_inst/O
                         net (fo=1, routed)           0.436     0.625    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[7]
    SLICE_X4Y36          LUT4 (Prop_lut4_I0_O)        0.045     0.670 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_12_14_i_2/O
                         net (fo=16, routed)          0.192     0.862    FSM2/RAM_COMMAND/ram_reg_896_959_12_14/DIB
    SLICE_X6Y34          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.860     2.105    FSM2/RAM_COMMAND/ram_reg_896_959_12_14/WCLK
    SLICE_X6Y34          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMB/CLK

Slack:                    inf
  Source:                 command_pop[0]
                            (input port)
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.226ns (24.963%)  route 0.678ns (75.037%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  command_pop[0] (IN)
                         net (fo=0)                   0.000     0.000    command_pop[0]
    G18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  command_pop_IBUF[0]_inst/O
                         net (fo=1, routed)           0.678     0.861    FSM2/COMMAND_MEM_CONTROLLER/command_pop_IBUF[0]
    SLICE_X5Y35          LUT4 (Prop_lut4_I0_O)        0.043     0.904 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.904    FSM2/COMMAND_MEM_CONTROLLER/next_state[0]
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 command_in[12]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.223ns (23.979%)  route 0.709ns (76.021%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  command_in[12] (IN)
                         net (fo=0)                   0.000     0.000    command_in[12]
    H19                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  command_in_IBUF[12]_inst/O
                         net (fo=1, routed)           0.590     0.768    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[6]
    SLICE_X4Y36          LUT4 (Prop_lut4_I0_O)        0.045     0.813 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_12_14_i_1/O
                         net (fo=16, routed)          0.119     0.932    FSM2/RAM_COMMAND/ram_reg_128_191_12_14/DIA
    SLICE_X6Y35          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/RAM_COMMAND/ram_reg_128_191_12_14/WCLK
    SLICE_X6Y35          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_12_14/RAMA/CLK

Slack:                    inf
  Source:                 command_in[13]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_832_895_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.234ns (25.010%)  route 0.701ns (74.990%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  command_in[13] (IN)
                         net (fo=0)                   0.000     0.000    command_in[13]
    E19                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  command_in_IBUF[13]_inst/O
                         net (fo=1, routed)           0.436     0.625    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[7]
    SLICE_X4Y36          LUT4 (Prop_lut4_I0_O)        0.045     0.670 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_12_14_i_2/O
                         net (fo=16, routed)          0.265     0.935    FSM2/RAM_COMMAND/ram_reg_832_895_12_14/DIB
    SLICE_X6Y33          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_832_895_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.859     2.104    FSM2/RAM_COMMAND/ram_reg_832_895_12_14/WCLK
    SLICE_X6Y33          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_832_895_12_14/RAMB/CLK

Slack:                    inf
  Source:                 command_in[13]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_320_383_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.234ns (24.483%)  route 0.721ns (75.517%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  command_in[13] (IN)
                         net (fo=0)                   0.000     0.000    command_in[13]
    E19                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  command_in_IBUF[13]_inst/O
                         net (fo=1, routed)           0.436     0.625    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[7]
    SLICE_X4Y36          LUT4 (Prop_lut4_I0_O)        0.045     0.670 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_12_14_i_2/O
                         net (fo=16, routed)          0.285     0.955    FSM2/RAM_COMMAND/ram_reg_320_383_12_14/DIB
    SLICE_X8Y35          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.833     2.078    FSM2/RAM_COMMAND/ram_reg_320_383_12_14/WCLK
    SLICE_X8Y35          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_320_383_12_14/RAMB/CLK

Slack:                    inf
  Source:                 command_in[7]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.228ns (23.647%)  route 0.736ns (76.353%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  command_in[7] (IN)
                         net (fo=0)                   0.000     0.000    command_in[7]
    J19                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  command_in_IBUF[7]_inst/O
                         net (fo=1, routed)           0.534     0.717    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[1]
    SLICE_X4Y34          LUT4 (Prop_lut4_I0_O)        0.045     0.762 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_6_8_i_2/O
                         net (fo=16, routed)          0.202     0.964    FSM2/RAM_COMMAND/ram_reg_128_191_6_8/DIB
    SLICE_X2Y29          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.857     2.102    FSM2/RAM_COMMAND/ram_reg_128_191_6_8/WCLK
    SLICE_X2Y29          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB/CLK

Slack:                    inf
  Source:                 command_in[13]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_64_127_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.234ns (23.757%)  route 0.750ns (76.243%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  command_in[13] (IN)
                         net (fo=0)                   0.000     0.000    command_in[13]
    E19                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  command_in_IBUF[13]_inst/O
                         net (fo=1, routed)           0.436     0.625    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[7]
    SLICE_X4Y36          LUT4 (Prop_lut4_I0_O)        0.045     0.670 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_12_14_i_2/O
                         net (fo=16, routed)          0.314     0.984    FSM2/RAM_COMMAND/ram_reg_64_127_12_14/DIB
    SLICE_X2Y33          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_64_127_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     2.106    FSM2/RAM_COMMAND/ram_reg_64_127_12_14/WCLK
    SLICE_X2Y33          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_64_127_12_14/RAMB/CLK

Slack:                    inf
  Source:                 command_in[14]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.239ns (24.258%)  route 0.747ns (75.742%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  command_in[14] (IN)
                         net (fo=0)                   0.000     0.000    command_in[14]
    E18                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  command_in_IBUF[14]_inst/O
                         net (fo=1, routed)           0.543     0.737    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[8]
    SLICE_X5Y36          LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_12_14_i_3/O
                         net (fo=16, routed)          0.204     0.986    FSM2/RAM_COMMAND/ram_reg_896_959_12_14/DIC
    SLICE_X6Y34          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.860     2.105    FSM2/RAM_COMMAND/ram_reg_896_959_12_14/WCLK
    SLICE_X6Y34          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_896_959_12_14/RAMC/CLK

Slack:                    inf
  Source:                 command_in[8]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.214ns (21.577%)  route 0.778ns (78.423%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  command_in[8] (IN)
                         net (fo=0)                   0.000     0.000    command_in[8]
    K19                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  command_in_IBUF[8]_inst/O
                         net (fo=1, routed)           0.499     0.668    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I0_O)        0.045     0.713 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_6_8_i_3/O
                         net (fo=16, routed)          0.279     0.992    FSM2/RAM_COMMAND/ram_reg_128_191_6_8/DIC
    SLICE_X2Y29          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.857     2.102    FSM2/RAM_COMMAND/ram_reg_128_191_6_8/WCLK
    SLICE_X2Y29          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMC/CLK





