#/********************************************************************
# *
# * Awb module specification
# *
# *******************************************************************/

#/*
# %AWB_START
#
# %name Hasim FPGA library XUP board
# %desc Hasim FPGA library XUP board
# %provides hasim_fpgalib
#
# %attributes xup hasim
#
# %public FPGALib_XUP.bsv BRAM1.bsv BRAM_Verilog.bsv BRAM2.bsv BRAM3.bsv
# %private xup.ucf BRAM.v
#
# %AWB_END
# */

