

================================================================
== Vivado HLS Report for 'mty2keep'
================================================================
* Date:           Thu Jul 25 02:36:35 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lbus_fifo_read
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     0.778|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.77>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%ena_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %ena_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:40]   --->   Operation 2 'read' 'ena_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%mty_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %mty_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:40]   --->   Operation 3 'read' 'mty_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.65ns)   --->   "%rhs_V = icmp ne i4 %mty_V_read, -1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:40]   --->   Operation 4 'icmp' 'rhs_V' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.12ns)   --->   "%ret_V = and i1 %rhs_V, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:40]   --->   Operation 5 'and' 'ret_V' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.65ns)   --->   "%rhs_V_1 = icmp ult i4 %mty_V_read, -2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:41]   --->   Operation 6 'icmp' 'rhs_V_1' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.12ns)   --->   "%ret_V_1 = and i1 %rhs_V_1, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:41]   --->   Operation 7 'and' 'ret_V_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.65ns)   --->   "%rhs_V_2 = icmp ult i4 %mty_V_read, -3" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:42]   --->   Operation 8 'icmp' 'rhs_V_2' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.12ns)   --->   "%ret_V_2 = and i1 %rhs_V_2, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:42]   --->   Operation 9 'and' 'ret_V_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "%rhs_V_3 = icmp ult i4 %mty_V_read, -4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:43]   --->   Operation 10 'icmp' 'rhs_V_3' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.12ns)   --->   "%ret_V_3 = and i1 %rhs_V_3, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:43]   --->   Operation 11 'and' 'ret_V_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "%rhs_V_4 = icmp ult i4 %mty_V_read, -5" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:44]   --->   Operation 12 'icmp' 'rhs_V_4' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.12ns)   --->   "%ret_V_4 = and i1 %rhs_V_4, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:44]   --->   Operation 13 'and' 'ret_V_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "%rhs_V_5 = icmp ult i4 %mty_V_read, -6" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:45]   --->   Operation 14 'icmp' 'rhs_V_5' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.12ns)   --->   "%ret_V_5 = and i1 %rhs_V_5, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:45]   --->   Operation 15 'and' 'ret_V_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "%rhs_V_6 = icmp ult i4 %mty_V_read, -7" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:46]   --->   Operation 16 'icmp' 'rhs_V_6' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.12ns)   --->   "%ret_V_6 = and i1 %rhs_V_6, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:46]   --->   Operation 17 'and' 'ret_V_6' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mty_V_read, i32 3)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:47]   --->   Operation 18 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%xor_ln1355 = xor i1 %tmp, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:47]   --->   Operation 19 'xor' 'xor_ln1355' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_7 = and i1 %ena_V_read, %xor_ln1355" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:47]   --->   Operation 20 'and' 'ret_V_7' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "%rhs_V_7 = icmp ult i4 %mty_V_read, 7" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:48]   --->   Operation 21 'icmp' 'rhs_V_7' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.12ns)   --->   "%ret_V_8 = and i1 %rhs_V_7, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:48]   --->   Operation 22 'and' 'ret_V_8' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "%rhs_V_8 = icmp ult i4 %mty_V_read, 6" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:49]   --->   Operation 23 'icmp' 'rhs_V_8' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.12ns)   --->   "%ret_V_9 = and i1 %rhs_V_8, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:49]   --->   Operation 24 'and' 'ret_V_9' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.65ns)   --->   "%rhs_V_9 = icmp ult i4 %mty_V_read, 5" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:50]   --->   Operation 25 'icmp' 'rhs_V_9' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.12ns)   --->   "%ret_V_10 = and i1 %rhs_V_9, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:50]   --->   Operation 26 'and' 'ret_V_10' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %mty_V_read, i32 2, i32 3)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:51]   --->   Operation 27 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.34ns)   --->   "%rhs_V_10 = icmp eq i2 %tmp_1, 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:51]   --->   Operation 28 'icmp' 'rhs_V_10' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.12ns)   --->   "%ret_V_11 = and i1 %rhs_V_10, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:51]   --->   Operation 29 'and' 'ret_V_11' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.65ns)   --->   "%rhs_V_11 = icmp ult i4 %mty_V_read, 3" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:52]   --->   Operation 30 'icmp' 'rhs_V_11' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.12ns)   --->   "%ret_V_12 = and i1 %rhs_V_11, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:52]   --->   Operation 31 'and' 'ret_V_12' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %mty_V_read, i32 1, i32 3)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:53]   --->   Operation 32 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.49ns)   --->   "%rhs_V_12 = icmp eq i3 %tmp_2, 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:53]   --->   Operation 33 'icmp' 'rhs_V_12' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.12ns)   --->   "%ret_V_13 = and i1 %rhs_V_12, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:53]   --->   Operation 34 'and' 'ret_V_13' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.65ns)   --->   "%rhs_V_13 = icmp eq i4 %mty_V_read, 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:54]   --->   Operation 35 'icmp' 'rhs_V_13' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns)   --->   "%ret_V_14 = and i1 %rhs_V_13, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:54]   --->   Operation 36 'and' 'ret_V_14' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %ena_V_read, i1 %ret_V, i1 %ret_V_1, i1 %ret_V_2, i1 %ret_V_3, i1 %ret_V_4, i1 %ret_V_5, i1 %ret_V_6, i1 %ret_V_7, i1 %ret_V_8, i1 %ret_V_9, i1 %ret_V_10, i1 %ret_V_11, i1 %ret_V_12, i1 %ret_V_13, i1 %ret_V_14)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:54]   --->   Operation 37 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "ret i16 %p_Result_s" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:55]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mty_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ena_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ena_V_read (read          ) [ 00]
mty_V_read (read          ) [ 00]
rhs_V      (icmp          ) [ 00]
ret_V      (and           ) [ 00]
rhs_V_1    (icmp          ) [ 00]
ret_V_1    (and           ) [ 00]
rhs_V_2    (icmp          ) [ 00]
ret_V_2    (and           ) [ 00]
rhs_V_3    (icmp          ) [ 00]
ret_V_3    (and           ) [ 00]
rhs_V_4    (icmp          ) [ 00]
ret_V_4    (and           ) [ 00]
rhs_V_5    (icmp          ) [ 00]
ret_V_5    (and           ) [ 00]
rhs_V_6    (icmp          ) [ 00]
ret_V_6    (and           ) [ 00]
tmp        (bitselect     ) [ 00]
xor_ln1355 (xor           ) [ 00]
ret_V_7    (and           ) [ 00]
rhs_V_7    (icmp          ) [ 00]
ret_V_8    (and           ) [ 00]
rhs_V_8    (icmp          ) [ 00]
ret_V_9    (and           ) [ 00]
rhs_V_9    (icmp          ) [ 00]
ret_V_10   (and           ) [ 00]
tmp_1      (partselect    ) [ 00]
rhs_V_10   (icmp          ) [ 00]
ret_V_11   (and           ) [ 00]
rhs_V_11   (icmp          ) [ 00]
ret_V_12   (and           ) [ 00]
tmp_2      (partselect    ) [ 00]
rhs_V_12   (icmp          ) [ 00]
ret_V_13   (and           ) [ 00]
rhs_V_13   (icmp          ) [ 00]
ret_V_14   (and           ) [ 00]
p_Result_s (bitconcatenate) [ 00]
ret_ln55   (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mty_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mty_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ena_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ena_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="ena_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ena_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mty_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="0"/>
<pin id="60" dir="0" index="1" bw="4" slack="0"/>
<pin id="61" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mty_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="rhs_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="ret_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="rhs_V_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="4" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ret_V_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="rhs_V_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="ret_V_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="rhs_V_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ret_V_3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="rhs_V_4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V_4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ret_V_4_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="rhs_V_5_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V_5/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="ret_V_5_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="rhs_V_6_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V_6/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="ret_V_6_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_6/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="xor_ln1355_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1355/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ret_V_7_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_7/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="rhs_V_7_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V_7/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ret_V_8_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_8/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="rhs_V_8_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V_8/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="ret_V_9_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_9/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="rhs_V_9_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V_9/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="ret_V_10_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_10/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="0" index="3" bw="3" slack="0"/>
<pin id="209" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="rhs_V_10_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V_10/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="ret_V_11_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_11/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="rhs_V_11_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V_11/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="ret_V_12_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_12/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="0" index="3" bw="3" slack="0"/>
<pin id="243" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="rhs_V_12_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V_12/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="ret_V_13_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_13/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="rhs_V_13_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs_V_13/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="ret_V_14_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_14/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Result_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="0" index="3" bw="1" slack="0"/>
<pin id="277" dir="0" index="4" bw="1" slack="0"/>
<pin id="278" dir="0" index="5" bw="1" slack="0"/>
<pin id="279" dir="0" index="6" bw="1" slack="0"/>
<pin id="280" dir="0" index="7" bw="1" slack="0"/>
<pin id="281" dir="0" index="8" bw="1" slack="0"/>
<pin id="282" dir="0" index="9" bw="1" slack="0"/>
<pin id="283" dir="0" index="10" bw="1" slack="0"/>
<pin id="284" dir="0" index="11" bw="1" slack="0"/>
<pin id="285" dir="0" index="12" bw="1" slack="0"/>
<pin id="286" dir="0" index="13" bw="1" slack="0"/>
<pin id="287" dir="0" index="14" bw="1" slack="0"/>
<pin id="288" dir="0" index="15" bw="1" slack="0"/>
<pin id="289" dir="0" index="16" bw="1" slack="0"/>
<pin id="290" dir="1" index="17" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="58" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="64" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="52" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="58" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="76" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="52" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="58" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="52" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="58" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="52" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="58" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="52" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="58" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="52" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="58" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="52" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="58" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="52" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="58" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="52" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="58" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="52" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="58" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="52" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="58" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="218"><net_src comp="204" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="52" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="58" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="52" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="58" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="252"><net_src comp="238" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="52" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="58" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="52" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="292"><net_src comp="52" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="293"><net_src comp="70" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="294"><net_src comp="82" pin="2"/><net_sink comp="272" pin=3"/></net>

<net id="295"><net_src comp="94" pin="2"/><net_sink comp="272" pin=4"/></net>

<net id="296"><net_src comp="106" pin="2"/><net_sink comp="272" pin=5"/></net>

<net id="297"><net_src comp="118" pin="2"/><net_sink comp="272" pin=6"/></net>

<net id="298"><net_src comp="130" pin="2"/><net_sink comp="272" pin=7"/></net>

<net id="299"><net_src comp="142" pin="2"/><net_sink comp="272" pin=8"/></net>

<net id="300"><net_src comp="162" pin="2"/><net_sink comp="272" pin=9"/></net>

<net id="301"><net_src comp="174" pin="2"/><net_sink comp="272" pin=10"/></net>

<net id="302"><net_src comp="186" pin="2"/><net_sink comp="272" pin=11"/></net>

<net id="303"><net_src comp="198" pin="2"/><net_sink comp="272" pin=12"/></net>

<net id="304"><net_src comp="220" pin="2"/><net_sink comp="272" pin=13"/></net>

<net id="305"><net_src comp="232" pin="2"/><net_sink comp="272" pin=14"/></net>

<net id="306"><net_src comp="254" pin="2"/><net_sink comp="272" pin=15"/></net>

<net id="307"><net_src comp="266" pin="2"/><net_sink comp="272" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mty2keep : mty_V | {1 }
	Port: mty2keep : ena_V | {1 }
  - Chain level:
	State 1
		ret_V : 1
		ret_V_1 : 1
		ret_V_2 : 1
		ret_V_3 : 1
		ret_V_4 : 1
		ret_V_5 : 1
		ret_V_6 : 1
		xor_ln1355 : 1
		ret_V_7 : 1
		ret_V_8 : 1
		ret_V_9 : 1
		ret_V_10 : 1
		rhs_V_10 : 1
		ret_V_11 : 2
		ret_V_12 : 1
		rhs_V_12 : 1
		ret_V_13 : 2
		ret_V_14 : 1
		p_Result_s : 2
		ret_ln55 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |      rhs_V_fu_64      |    0    |    9    |
|          |     rhs_V_1_fu_76     |    0    |    9    |
|          |     rhs_V_2_fu_88     |    0    |    9    |
|          |     rhs_V_3_fu_100    |    0    |    9    |
|          |     rhs_V_4_fu_112    |    0    |    9    |
|          |     rhs_V_5_fu_124    |    0    |    9    |
|   icmp   |     rhs_V_6_fu_136    |    0    |    9    |
|          |     rhs_V_7_fu_168    |    0    |    9    |
|          |     rhs_V_8_fu_180    |    0    |    9    |
|          |     rhs_V_9_fu_192    |    0    |    9    |
|          |    rhs_V_10_fu_214    |    0    |    8    |
|          |    rhs_V_11_fu_226    |    0    |    9    |
|          |    rhs_V_12_fu_248    |    0    |    9    |
|          |    rhs_V_13_fu_260    |    0    |    9    |
|----------|-----------------------|---------|---------|
|          |      ret_V_fu_70      |    0    |    2    |
|          |     ret_V_1_fu_82     |    0    |    2    |
|          |     ret_V_2_fu_94     |    0    |    2    |
|          |     ret_V_3_fu_106    |    0    |    2    |
|          |     ret_V_4_fu_118    |    0    |    2    |
|          |     ret_V_5_fu_130    |    0    |    2    |
|          |     ret_V_6_fu_142    |    0    |    2    |
|    and   |     ret_V_7_fu_162    |    0    |    2    |
|          |     ret_V_8_fu_174    |    0    |    2    |
|          |     ret_V_9_fu_186    |    0    |    2    |
|          |    ret_V_10_fu_198    |    0    |    2    |
|          |    ret_V_11_fu_220    |    0    |    2    |
|          |    ret_V_12_fu_232    |    0    |    2    |
|          |    ret_V_13_fu_254    |    0    |    2    |
|          |    ret_V_14_fu_266    |    0    |    2    |
|----------|-----------------------|---------|---------|
|    xor   |   xor_ln1355_fu_156   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   | ena_V_read_read_fu_52 |    0    |    0    |
|          | mty_V_read_read_fu_58 |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_148      |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|      tmp_1_fu_204     |    0    |    0    |
|          |      tmp_2_fu_238     |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   p_Result_s_fu_272   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   157   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   157  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   157  |
+-----------+--------+--------+
