Simulator report for circuitoRegsULA
Thu Jun 28 20:24:01 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 1953 nodes   ;
; Simulation Coverage         ;       2.00 % ;
; Total Number of Transitions ; 456          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                                     ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                                                  ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                                        ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                                         ;               ;
; Vector input source                                                                        ; /net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/stac.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                                          ; On            ;
; Check outputs                                                                              ; Off                                                                                                         ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                                          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                                          ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                                          ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                                          ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                                         ; Off           ;
; Detect glitches                                                                            ; Off                                                                                                         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                                         ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                                         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                                         ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                                         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                                          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                                  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                                         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                                         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                                        ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 32-bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       2.00 % ;
; Total nodes checked                                 ; 1953         ;
; Total output ports checked                          ; 1953         ;
; Total output ports with complete 1/0-value coverage ; 39           ;
; Total output ports with no 1/0-value coverage       ; 1768         ;
; Total output ports with no 1-value coverage         ; 1872         ;
; Total output ports with no 0-value coverage         ; 1810         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                            ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; Node Name                                                                        ; Output Port Name                                                                 ; Output Port Type ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; |circuitoRegsULA|clk                                                             ; |circuitoRegsULA|clk                                                             ; out              ;
; |circuitoRegsULA|b~4                                                             ; |circuitoRegsULA|b~4                                                             ; out0             ;
; |circuitoRegsULA|b~6                                                             ; |circuitoRegsULA|b~6                                                             ; out0             ;
; |circuitoRegsULA|inst19[3]                                                       ; |circuitoRegsULA|inst19[3]                                                       ; out              ;
; |circuitoRegsULA|inst19[1]                                                       ; |circuitoRegsULA|inst19[1]                                                       ; out              ;
; |circuitoRegsULA|instr[3]                                                        ; |circuitoRegsULA|instr[3]                                                        ; out              ;
; |circuitoRegsULA|instr[1]                                                        ; |circuitoRegsULA|instr[1]                                                        ; out              ;
; |circuitoRegsULA|enA                                                             ; |circuitoRegsULA|enA                                                             ; out              ;
; |circuitoRegsULA|stac                                                            ; |circuitoRegsULA|stac                                                            ; out              ;
; |circuitoRegsULA|enB                                                             ; |circuitoRegsULA|enB                                                             ; out              ;
; |circuitoRegsULA|DATA_BAR[1]                                                     ; |circuitoRegsULA|DATA_BAR[1]                                                     ; out              ;
; |circuitoRegsULA|R/W                                                             ; |circuitoRegsULA|R/W                                                             ; out              ;
; |circuitoRegsULA|enAc                                                            ; |circuitoRegsULA|enAc                                                            ; out              ;
; |circuitoRegsULA|result[3]                                                       ; |circuitoRegsULA|result[3]                                                       ; pin_out          ;
; |circuitoRegsULA|result~1                                                        ; |circuitoRegsULA|result~1                                                        ; out0             ;
; |circuitoRegsULA|inst13[3]                                                       ; |circuitoRegsULA|inst13[3]                                                       ; out              ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[3]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[3]                  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|data_out[3]                                     ; |circuitoRegsULA|memoriaRAM:inst|data_out[3]                                     ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst158                                         ; |circuitoRegsULA|memoriaRAM:inst|inst158                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst59|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst59|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst59|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst59|inst2                          ; out0             ;
; |circuitoRegsULA|decoderULARegs:inst8|inst1                                      ; |circuitoRegsULA|decoderULARegs:inst8|inst1                                      ; out0             ;
; |circuitoRegsULA|decoderULARegs:inst8|inst4                                      ; |circuitoRegsULA|decoderULARegs:inst8|inst4                                      ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[2]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[2]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[2]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[2]                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst19                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst19                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst23                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst23                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst22                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst22                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst30                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst30                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst31                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst31                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst7                                   ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst7                                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[3]                                ; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[3]                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst17[2]                               ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst17[2]                               ; out              ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst21[3]                               ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst21[3]                               ; out              ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst                                    ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst                                    ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst8|inst1                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst8|inst1                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst8|inst                   ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst8|inst                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst1                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst1                  ; out0             ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                               ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; Node Name                                                                        ; Output Port Name                                                                 ; Output Port Type ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; |circuitoRegsULA|Z                                                               ; |circuitoRegsULA|Z                                                               ; pin_out          ;
; |circuitoRegsULA|enF                                                             ; |circuitoRegsULA|enF                                                             ; out              ;
; |circuitoRegsULA|clear                                                           ; |circuitoRegsULA|clear                                                           ; out              ;
; |circuitoRegsULA|b~0                                                             ; |circuitoRegsULA|b~0                                                             ; out0             ;
; |circuitoRegsULA|b~1                                                             ; |circuitoRegsULA|b~1                                                             ; out0             ;
; |circuitoRegsULA|b~2                                                             ; |circuitoRegsULA|b~2                                                             ; out0             ;
; |circuitoRegsULA|b~3                                                             ; |circuitoRegsULA|b~3                                                             ; out0             ;
; |circuitoRegsULA|b~5                                                             ; |circuitoRegsULA|b~5                                                             ; out0             ;
; |circuitoRegsULA|b~7                                                             ; |circuitoRegsULA|b~7                                                             ; out0             ;
; |circuitoRegsULA|inst18[7]                                                       ; |circuitoRegsULA|inst18[7]                                                       ; out              ;
; |circuitoRegsULA|inst18[6]                                                       ; |circuitoRegsULA|inst18[6]                                                       ; out              ;
; |circuitoRegsULA|inst18[5]                                                       ; |circuitoRegsULA|inst18[5]                                                       ; out              ;
; |circuitoRegsULA|inst18[4]                                                       ; |circuitoRegsULA|inst18[4]                                                       ; out              ;
; |circuitoRegsULA|inst18[3]                                                       ; |circuitoRegsULA|inst18[3]                                                       ; out              ;
; |circuitoRegsULA|inst18[2]                                                       ; |circuitoRegsULA|inst18[2]                                                       ; out              ;
; |circuitoRegsULA|inst18[1]                                                       ; |circuitoRegsULA|inst18[1]                                                       ; out              ;
; |circuitoRegsULA|inst18[0]                                                       ; |circuitoRegsULA|inst18[0]                                                       ; out              ;
; |circuitoRegsULA|load_ULA                                                        ; |circuitoRegsULA|load_ULA                                                        ; out              ;
; |circuitoRegsULA|inst19[7]                                                       ; |circuitoRegsULA|inst19[7]                                                       ; out              ;
; |circuitoRegsULA|inst19[6]                                                       ; |circuitoRegsULA|inst19[6]                                                       ; out              ;
; |circuitoRegsULA|inst19[5]                                                       ; |circuitoRegsULA|inst19[5]                                                       ; out              ;
; |circuitoRegsULA|inst19[4]                                                       ; |circuitoRegsULA|inst19[4]                                                       ; out              ;
; |circuitoRegsULA|inst19[2]                                                       ; |circuitoRegsULA|inst19[2]                                                       ; out              ;
; |circuitoRegsULA|inst19[0]                                                       ; |circuitoRegsULA|inst19[0]                                                       ; out              ;
; |circuitoRegsULA|instr[7]                                                        ; |circuitoRegsULA|instr[7]                                                        ; out              ;
; |circuitoRegsULA|instr[6]                                                        ; |circuitoRegsULA|instr[6]                                                        ; out              ;
; |circuitoRegsULA|instr[5]                                                        ; |circuitoRegsULA|instr[5]                                                        ; out              ;
; |circuitoRegsULA|instr[4]                                                        ; |circuitoRegsULA|instr[4]                                                        ; out              ;
; |circuitoRegsULA|instr[2]                                                        ; |circuitoRegsULA|instr[2]                                                        ; out              ;
; |circuitoRegsULA|instr[0]                                                        ; |circuitoRegsULA|instr[0]                                                        ; out              ;
; |circuitoRegsULA|regA[4]                                                         ; |circuitoRegsULA|regA[4]                                                         ; out0             ;
; |circuitoRegsULA|regA[3]                                                         ; |circuitoRegsULA|regA[3]                                                         ; out0             ;
; |circuitoRegsULA|regA[1]                                                         ; |circuitoRegsULA|regA[1]                                                         ; out0             ;
; |circuitoRegsULA|regA[0]                                                         ; |circuitoRegsULA|regA[0]                                                         ; out0             ;
; |circuitoRegsULA|inst10[4]                                                       ; |circuitoRegsULA|inst10[4]                                                       ; out              ;
; |circuitoRegsULA|inst10[3]                                                       ; |circuitoRegsULA|inst10[3]                                                       ; out              ;
; |circuitoRegsULA|inst10[1]                                                       ; |circuitoRegsULA|inst10[1]                                                       ; out              ;
; |circuitoRegsULA|inst10[0]                                                       ; |circuitoRegsULA|inst10[0]                                                       ; out              ;
; |circuitoRegsULA|DATA[4]                                                         ; |circuitoRegsULA|DATA[4]                                                         ; out0             ;
; |circuitoRegsULA|DATA[2]                                                         ; |circuitoRegsULA|DATA[2]                                                         ; out0             ;
; |circuitoRegsULA|DATA[1]                                                         ; |circuitoRegsULA|DATA[1]                                                         ; out0             ;
; |circuitoRegsULA|DATA[0]                                                         ; |circuitoRegsULA|DATA[0]                                                         ; out0             ;
; |circuitoRegsULA|inst4[4]                                                        ; |circuitoRegsULA|inst4[4]                                                        ; out              ;
; |circuitoRegsULA|inst4[3]                                                        ; |circuitoRegsULA|inst4[3]                                                        ; out              ;
; |circuitoRegsULA|inst4[2]                                                        ; |circuitoRegsULA|inst4[2]                                                        ; out              ;
; |circuitoRegsULA|inst4[1]                                                        ; |circuitoRegsULA|inst4[1]                                                        ; out              ;
; |circuitoRegsULA|inst4[0]                                                        ; |circuitoRegsULA|inst4[0]                                                        ; out              ;
; |circuitoRegsULA|ADDRESS[4]                                                      ; |circuitoRegsULA|ADDRESS[4]                                                      ; out0             ;
; |circuitoRegsULA|ADDRESS[3]                                                      ; |circuitoRegsULA|ADDRESS[3]                                                      ; out0             ;
; |circuitoRegsULA|ADDRESS[1]                                                      ; |circuitoRegsULA|ADDRESS[1]                                                      ; out0             ;
; |circuitoRegsULA|ADDRESS[0]                                                      ; |circuitoRegsULA|ADDRESS[0]                                                      ; out0             ;
; |circuitoRegsULA|inst14[4]                                                       ; |circuitoRegsULA|inst14[4]                                                       ; out              ;
; |circuitoRegsULA|inst14[3]                                                       ; |circuitoRegsULA|inst14[3]                                                       ; out              ;
; |circuitoRegsULA|inst14[2]                                                       ; |circuitoRegsULA|inst14[2]                                                       ; out              ;
; |circuitoRegsULA|inst14[1]                                                       ; |circuitoRegsULA|inst14[1]                                                       ; out              ;
; |circuitoRegsULA|inst14[0]                                                       ; |circuitoRegsULA|inst14[0]                                                       ; out              ;
; |circuitoRegsULA|ldam                                                            ; |circuitoRegsULA|ldam                                                            ; out              ;
; |circuitoRegsULA|inst16[4]                                                       ; |circuitoRegsULA|inst16[4]                                                       ; out              ;
; |circuitoRegsULA|inst16[3]                                                       ; |circuitoRegsULA|inst16[3]                                                       ; out              ;
; |circuitoRegsULA|inst16[1]                                                       ; |circuitoRegsULA|inst16[1]                                                       ; out              ;
; |circuitoRegsULA|inst16[0]                                                       ; |circuitoRegsULA|inst16[0]                                                       ; out              ;
; |circuitoRegsULA|inst15[4]                                                       ; |circuitoRegsULA|inst15[4]                                                       ; out              ;
; |circuitoRegsULA|inst15[3]                                                       ; |circuitoRegsULA|inst15[3]                                                       ; out              ;
; |circuitoRegsULA|inst15[2]                                                       ; |circuitoRegsULA|inst15[2]                                                       ; out              ;
; |circuitoRegsULA|inst15[1]                                                       ; |circuitoRegsULA|inst15[1]                                                       ; out              ;
; |circuitoRegsULA|inst15[0]                                                       ; |circuitoRegsULA|inst15[0]                                                       ; out              ;
; |circuitoRegsULA|ldab                                                            ; |circuitoRegsULA|ldab                                                            ; out              ;
; |circuitoRegsULA|DATA_BAR[2]                                                     ; |circuitoRegsULA|DATA_BAR[2]                                                     ; out              ;
; |circuitoRegsULA|DATA_BAR[0]                                                     ; |circuitoRegsULA|DATA_BAR[0]                                                     ; out              ;
; |circuitoRegsULA|inst7[4]                                                        ; |circuitoRegsULA|inst7[4]                                                        ; out              ;
; |circuitoRegsULA|inst7[3]                                                        ; |circuitoRegsULA|inst7[3]                                                        ; out              ;
; |circuitoRegsULA|inst7[2]                                                        ; |circuitoRegsULA|inst7[2]                                                        ; out              ;
; |circuitoRegsULA|inst7[1]                                                        ; |circuitoRegsULA|inst7[1]                                                        ; out              ;
; |circuitoRegsULA|inst7[0]                                                        ; |circuitoRegsULA|inst7[0]                                                        ; out              ;
; |circuitoRegsULA|switches[4]                                                     ; |circuitoRegsULA|switches[4]                                                     ; out              ;
; |circuitoRegsULA|switches[3]                                                     ; |circuitoRegsULA|switches[3]                                                     ; out              ;
; |circuitoRegsULA|switches[2]                                                     ; |circuitoRegsULA|switches[2]                                                     ; out              ;
; |circuitoRegsULA|switches[1]                                                     ; |circuitoRegsULA|switches[1]                                                     ; out              ;
; |circuitoRegsULA|switches[0]                                                     ; |circuitoRegsULA|switches[0]                                                     ; out              ;
; |circuitoRegsULA|inst101[4]                                                      ; |circuitoRegsULA|inst101[4]                                                      ; out              ;
; |circuitoRegsULA|inst101[2]                                                      ; |circuitoRegsULA|inst101[2]                                                      ; out              ;
; |circuitoRegsULA|inst101[1]                                                      ; |circuitoRegsULA|inst101[1]                                                      ; out              ;
; |circuitoRegsULA|inst101[0]                                                      ; |circuitoRegsULA|inst101[0]                                                      ; out              ;
; |circuitoRegsULA|inst6[4]                                                        ; |circuitoRegsULA|inst6[4]                                                        ; out              ;
; |circuitoRegsULA|inst6[2]                                                        ; |circuitoRegsULA|inst6[2]                                                        ; out              ;
; |circuitoRegsULA|inst6[1]                                                        ; |circuitoRegsULA|inst6[1]                                                        ; out              ;
; |circuitoRegsULA|inst6[0]                                                        ; |circuitoRegsULA|inst6[0]                                                        ; out              ;
; |circuitoRegsULA|result[4]                                                       ; |circuitoRegsULA|result[4]                                                       ; pin_out          ;
; |circuitoRegsULA|result[2]                                                       ; |circuitoRegsULA|result[2]                                                       ; pin_out          ;
; |circuitoRegsULA|result[1]                                                       ; |circuitoRegsULA|result[1]                                                       ; pin_out          ;
; |circuitoRegsULA|result[0]                                                       ; |circuitoRegsULA|result[0]                                                       ; pin_out          ;
; |circuitoRegsULA|result~0                                                        ; |circuitoRegsULA|result~0                                                        ; out0             ;
; |circuitoRegsULA|result~2                                                        ; |circuitoRegsULA|result~2                                                        ; out0             ;
; |circuitoRegsULA|result~3                                                        ; |circuitoRegsULA|result~3                                                        ; out0             ;
; |circuitoRegsULA|result~4                                                        ; |circuitoRegsULA|result~4                                                        ; out0             ;
; |circuitoRegsULA|inst13[4]                                                       ; |circuitoRegsULA|inst13[4]                                                       ; out              ;
; |circuitoRegsULA|inst13[2]                                                       ; |circuitoRegsULA|inst13[2]                                                       ; out              ;
; |circuitoRegsULA|inst13[1]                                                       ; |circuitoRegsULA|inst13[1]                                                       ; out              ;
; |circuitoRegsULA|inst13[0]                                                       ; |circuitoRegsULA|inst13[0]                                                       ; out              ;
; |circuitoRegsULA|movAc                                                           ; |circuitoRegsULA|movAc                                                           ; out              ;
; |circuitoRegsULA|inst12[4]                                                       ; |circuitoRegsULA|inst12[4]                                                       ; out              ;
; |circuitoRegsULA|inst12[3]                                                       ; |circuitoRegsULA|inst12[3]                                                       ; out              ;
; |circuitoRegsULA|inst12[2]                                                       ; |circuitoRegsULA|inst12[2]                                                       ; out              ;
; |circuitoRegsULA|inst12[1]                                                       ; |circuitoRegsULA|inst12[1]                                                       ; out              ;
; |circuitoRegsULA|inst12[0]                                                       ; |circuitoRegsULA|inst12[0]                                                       ; out              ;
; |circuitoRegsULA|inst22[4]                                                       ; |circuitoRegsULA|inst22[4]                                                       ; out              ;
; |circuitoRegsULA|inst22[3]                                                       ; |circuitoRegsULA|inst22[3]                                                       ; out              ;
; |circuitoRegsULA|inst22[2]                                                       ; |circuitoRegsULA|inst22[2]                                                       ; out              ;
; |circuitoRegsULA|inst22[1]                                                       ; |circuitoRegsULA|inst22[1]                                                       ; out              ;
; |circuitoRegsULA|inst22[0]                                                       ; |circuitoRegsULA|inst22[0]                                                       ; out              ;
; |circuitoRegsULA|inst11[4]                                                       ; |circuitoRegsULA|inst11[4]                                                       ; out              ;
; |circuitoRegsULA|inst11[3]                                                       ; |circuitoRegsULA|inst11[3]                                                       ; out              ;
; |circuitoRegsULA|inst11[2]                                                       ; |circuitoRegsULA|inst11[2]                                                       ; out              ;
; |circuitoRegsULA|inst11[1]                                                       ; |circuitoRegsULA|inst11[1]                                                       ; out              ;
; |circuitoRegsULA|inst11[0]                                                       ; |circuitoRegsULA|inst11[0]                                                       ; out              ;
; |circuitoRegsULA|regB[4]                                                         ; |circuitoRegsULA|regB[4]                                                         ; out0             ;
; |circuitoRegsULA|regB[3]                                                         ; |circuitoRegsULA|regB[3]                                                         ; out0             ;
; |circuitoRegsULA|regB[1]                                                         ; |circuitoRegsULA|regB[1]                                                         ; out0             ;
; |circuitoRegsULA|regB[0]                                                         ; |circuitoRegsULA|regB[0]                                                         ; out0             ;
; |circuitoRegsULA|inst9[4]                                                        ; |circuitoRegsULA|inst9[4]                                                        ; out              ;
; |circuitoRegsULA|inst9[3]                                                        ; |circuitoRegsULA|inst9[3]                                                        ; out              ;
; |circuitoRegsULA|inst9[1]                                                        ; |circuitoRegsULA|inst9[1]                                                        ; out              ;
; |circuitoRegsULA|inst9[0]                                                        ; |circuitoRegsULA|inst9[0]                                                        ; out              ;
; |circuitoRegsULA|inst17[4]                                                       ; |circuitoRegsULA|inst17[4]                                                       ; out              ;
; |circuitoRegsULA|inst17[3]                                                       ; |circuitoRegsULA|inst17[3]                                                       ; out              ;
; |circuitoRegsULA|inst17[2]                                                       ; |circuitoRegsULA|inst17[2]                                                       ; out              ;
; |circuitoRegsULA|inst17[1]                                                       ; |circuitoRegsULA|inst17[1]                                                       ; out              ;
; |circuitoRegsULA|inst17[0]                                                       ; |circuitoRegsULA|inst17[0]                                                       ; out              ;
; |circuitoRegsULA|PC[4]                                                           ; |circuitoRegsULA|PC[4]                                                           ; out              ;
; |circuitoRegsULA|PC[3]                                                           ; |circuitoRegsULA|PC[3]                                                           ; out              ;
; |circuitoRegsULA|PC[2]                                                           ; |circuitoRegsULA|PC[2]                                                           ; out              ;
; |circuitoRegsULA|PC[1]                                                           ; |circuitoRegsULA|PC[1]                                                           ; out              ;
; |circuitoRegsULA|PC[0]                                                           ; |circuitoRegsULA|PC[0]                                                           ; out              ;
; |circuitoRegsULA|barramento[4]                                                   ; |circuitoRegsULA|barramento[4]                                                   ; pin_out          ;
; |circuitoRegsULA|barramento[2]                                                   ; |circuitoRegsULA|barramento[2]                                                   ; pin_out          ;
; |circuitoRegsULA|barramento[1]                                                   ; |circuitoRegsULA|barramento[1]                                                   ; pin_out          ;
; |circuitoRegsULA|barramento[0]                                                   ; |circuitoRegsULA|barramento[0]                                                   ; pin_out          ;
; |circuitoRegsULA|HEX1[4]                                                         ; |circuitoRegsULA|HEX1[4]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX1[3]                                                         ; |circuitoRegsULA|HEX1[3]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX1[1]                                                         ; |circuitoRegsULA|HEX1[1]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX1[0]                                                         ; |circuitoRegsULA|HEX1[0]                                                         ; pin_out          ;
; |circuitoRegsULA|disp0[4]                                                        ; |circuitoRegsULA|disp0[4]                                                        ; out0             ;
; |circuitoRegsULA|disp0[3]                                                        ; |circuitoRegsULA|disp0[3]                                                        ; out0             ;
; |circuitoRegsULA|disp0[1]                                                        ; |circuitoRegsULA|disp0[1]                                                        ; out0             ;
; |circuitoRegsULA|disp0[0]                                                        ; |circuitoRegsULA|disp0[0]                                                        ; out0             ;
; |circuitoRegsULA|HEX2[4]                                                         ; |circuitoRegsULA|HEX2[4]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX2[3]                                                         ; |circuitoRegsULA|HEX2[3]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX2[1]                                                         ; |circuitoRegsULA|HEX2[1]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX2[0]                                                         ; |circuitoRegsULA|HEX2[0]                                                         ; pin_out          ;
; |circuitoRegsULA|disp1[4]                                                        ; |circuitoRegsULA|disp1[4]                                                        ; out0             ;
; |circuitoRegsULA|disp1[3]                                                        ; |circuitoRegsULA|disp1[3]                                                        ; out0             ;
; |circuitoRegsULA|disp1[1]                                                        ; |circuitoRegsULA|disp1[1]                                                        ; out0             ;
; |circuitoRegsULA|disp1[0]                                                        ; |circuitoRegsULA|disp1[0]                                                        ; out0             ;
; |circuitoRegsULA|HEX3[4]                                                         ; |circuitoRegsULA|HEX3[4]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX3[2]                                                         ; |circuitoRegsULA|HEX3[2]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX3[1]                                                         ; |circuitoRegsULA|HEX3[1]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX3[0]                                                         ; |circuitoRegsULA|HEX3[0]                                                         ; pin_out          ;
; |circuitoRegsULA|disp2[4]                                                        ; |circuitoRegsULA|disp2[4]                                                        ; out0             ;
; |circuitoRegsULA|disp2[2]                                                        ; |circuitoRegsULA|disp2[2]                                                        ; out0             ;
; |circuitoRegsULA|disp2[1]                                                        ; |circuitoRegsULA|disp2[1]                                                        ; out0             ;
; |circuitoRegsULA|disp2[0]                                                        ; |circuitoRegsULA|disp2[0]                                                        ; out0             ;
; |circuitoRegsULA|HEX4[4]                                                         ; |circuitoRegsULA|HEX4[4]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX4[3]                                                         ; |circuitoRegsULA|HEX4[3]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX4[2]                                                         ; |circuitoRegsULA|HEX4[2]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX4[1]                                                         ; |circuitoRegsULA|HEX4[1]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX4[0]                                                         ; |circuitoRegsULA|HEX4[0]                                                         ; pin_out          ;
; |circuitoRegsULA|disp3[4]                                                        ; |circuitoRegsULA|disp3[4]                                                        ; out0             ;
; |circuitoRegsULA|disp3[3]                                                        ; |circuitoRegsULA|disp3[3]                                                        ; out0             ;
; |circuitoRegsULA|disp3[2]                                                        ; |circuitoRegsULA|disp3[2]                                                        ; out0             ;
; |circuitoRegsULA|disp3[1]                                                        ; |circuitoRegsULA|disp3[1]                                                        ; out0             ;
; |circuitoRegsULA|disp3[0]                                                        ; |circuitoRegsULA|disp3[0]                                                        ; out0             ;
; |circuitoRegsULA|regsA[4]                                                        ; |circuitoRegsULA|regsA[4]                                                        ; pin_out          ;
; |circuitoRegsULA|regsA[3]                                                        ; |circuitoRegsULA|regsA[3]                                                        ; pin_out          ;
; |circuitoRegsULA|regsA[1]                                                        ; |circuitoRegsULA|regsA[1]                                                        ; pin_out          ;
; |circuitoRegsULA|regsA[0]                                                        ; |circuitoRegsULA|regsA[0]                                                        ; pin_out          ;
; |circuitoRegsULA|regsAc[4]                                                       ; |circuitoRegsULA|regsAc[4]                                                       ; pin_out          ;
; |circuitoRegsULA|regsAc[2]                                                       ; |circuitoRegsULA|regsAc[2]                                                       ; pin_out          ;
; |circuitoRegsULA|regsAc[1]                                                       ; |circuitoRegsULA|regsAc[1]                                                       ; pin_out          ;
; |circuitoRegsULA|regsAc[0]                                                       ; |circuitoRegsULA|regsAc[0]                                                       ; pin_out          ;
; |circuitoRegsULA|regsB[4]                                                        ; |circuitoRegsULA|regsB[4]                                                        ; pin_out          ;
; |circuitoRegsULA|regsB[3]                                                        ; |circuitoRegsULA|regsB[3]                                                        ; pin_out          ;
; |circuitoRegsULA|regsB[1]                                                        ; |circuitoRegsULA|regsB[1]                                                        ; pin_out          ;
; |circuitoRegsULA|regsB[0]                                                        ; |circuitoRegsULA|regsB[0]                                                        ; pin_out          ;
; |circuitoRegsULA|tri4RAMs:inst32|inst[4]                                         ; |circuitoRegsULA|tri4RAMs:inst32|inst[4]                                         ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst[3]                                         ; |circuitoRegsULA|tri4RAMs:inst32|inst[3]                                         ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst[1]                                         ; |circuitoRegsULA|tri4RAMs:inst32|inst[1]                                         ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst[0]                                         ; |circuitoRegsULA|tri4RAMs:inst32|inst[0]                                         ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst2[4]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst2[4]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst2[3]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst2[3]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst2[1]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst2[1]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst2[0]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst2[0]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst3[4]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst3[4]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst3[2]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst3[2]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst3[1]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst3[1]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst3[0]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst3[0]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst4[4]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst4[4]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst4[3]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst4[3]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst4[2]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst4[2]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst4[1]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst4[1]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst4[0]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst4[0]                                        ; out              ;
; |circuitoRegsULA|reg4bitsNovo:inst3|inst7                                        ; |circuitoRegsULA|reg4bitsNovo:inst3|inst7                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst3|inst1                                        ; |circuitoRegsULA|reg4bitsNovo:inst3|inst1                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst3|inst2                                        ; |circuitoRegsULA|reg4bitsNovo:inst3|inst2                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst3|inst3                                        ; |circuitoRegsULA|reg4bitsNovo:inst3|inst3                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[4]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[4]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[2]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[2]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[1]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[1]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[0]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[0]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[4]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[4]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[2]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[2]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[1]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[1]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[0]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[0]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[4]                   ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[4]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[2]                   ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[2]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[1]                   ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[1]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[0]                   ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[0]                   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst                                            ; |circuitoRegsULA|memoriaRAM:inst|inst                                            ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|data_out[4]                                     ; |circuitoRegsULA|memoriaRAM:inst|data_out[4]                                     ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|data_out[2]                                     ; |circuitoRegsULA|memoriaRAM:inst|data_out[2]                                     ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|data_out[1]                                     ; |circuitoRegsULA|memoriaRAM:inst|data_out[1]                                     ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|data_out[0]                                     ; |circuitoRegsULA|memoriaRAM:inst|data_out[0]                                     ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst100                                         ; |circuitoRegsULA|memoriaRAM:inst|inst100                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst101                                         ; |circuitoRegsULA|memoriaRAM:inst|inst101                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst102                                         ; |circuitoRegsULA|memoriaRAM:inst|inst102                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst103                                         ; |circuitoRegsULA|memoriaRAM:inst|inst103                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst104                                         ; |circuitoRegsULA|memoriaRAM:inst|inst104                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst105                                         ; |circuitoRegsULA|memoriaRAM:inst|inst105                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst106                                         ; |circuitoRegsULA|memoriaRAM:inst|inst106                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst107                                         ; |circuitoRegsULA|memoriaRAM:inst|inst107                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst108                                         ; |circuitoRegsULA|memoriaRAM:inst|inst108                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst109                                         ; |circuitoRegsULA|memoriaRAM:inst|inst109                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst110                                         ; |circuitoRegsULA|memoriaRAM:inst|inst110                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst111                                         ; |circuitoRegsULA|memoriaRAM:inst|inst111                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst112                                         ; |circuitoRegsULA|memoriaRAM:inst|inst112                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst113                                         ; |circuitoRegsULA|memoriaRAM:inst|inst113                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst114                                         ; |circuitoRegsULA|memoriaRAM:inst|inst114                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst115                                         ; |circuitoRegsULA|memoriaRAM:inst|inst115                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst138                                         ; |circuitoRegsULA|memoriaRAM:inst|inst138                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst149                                         ; |circuitoRegsULA|memoriaRAM:inst|inst149                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst150                                         ; |circuitoRegsULA|memoriaRAM:inst|inst150                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst151                                         ; |circuitoRegsULA|memoriaRAM:inst|inst151                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst152                                         ; |circuitoRegsULA|memoriaRAM:inst|inst152                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst153                                         ; |circuitoRegsULA|memoriaRAM:inst|inst153                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst154                                         ; |circuitoRegsULA|memoriaRAM:inst|inst154                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst155                                         ; |circuitoRegsULA|memoriaRAM:inst|inst155                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst156                                         ; |circuitoRegsULA|memoriaRAM:inst|inst156                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst157                                         ; |circuitoRegsULA|memoriaRAM:inst|inst157                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst159                                         ; |circuitoRegsULA|memoriaRAM:inst|inst159                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst160                                         ; |circuitoRegsULA|memoriaRAM:inst|inst160                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst161                                         ; |circuitoRegsULA|memoriaRAM:inst|inst161                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst59|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst59|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst59|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst59|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst59|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst59|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst59|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst59|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst7                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst7                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst                         ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst                         ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst1                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst1                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst2                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst2                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst3                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst3                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[4]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[4]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[3]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[3]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[2]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[2]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[1]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[1]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[0]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[0]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst7                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst7                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst                         ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst                         ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst1                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst1                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst2                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst2                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst3                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst3                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[4]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[4]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[3]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[3]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[2]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[2]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[1]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[1]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[0]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[0]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst2                          ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst2                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst7                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst7                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst                         ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst                         ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst1                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst1                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst2                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst2                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst3                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst3                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[4]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[4]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[3]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[3]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[2]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[2]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[1]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[1]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[0]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[0]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[4]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[4]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[3]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[3]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[2]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[2]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[1]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[1]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[0]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[0]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst2                           ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst2                           ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[4]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[4]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[3]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[3]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[2]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[2]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[1]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[1]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[0]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[0]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst2                           ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst2                           ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst38                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst38                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst37                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst37                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst36                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst36                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst35                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst35                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst34                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst34                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst33                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst33                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst32                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst32                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst31                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst31                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst30                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst30                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst29                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst29                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst28                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst28                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst27                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst27                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst26                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst26                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst25                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst25                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst24                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst24                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst23                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst23                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst22                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst22                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst21                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst21                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst20                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst20                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst19                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst19                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst18                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst18                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst16                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst16                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst15                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst15                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst14                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst14                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst13                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst13                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst8                          ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst8                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst6                          ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst6                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst17                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst17                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst5                          ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst5                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst4                          ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst4                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst7                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst7                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst                         ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst                         ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst1                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst1                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst2                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst2                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst3                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst3                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[4]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[4]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[3]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[3]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[2]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[2]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[1]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[1]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[0]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[0]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst38                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst38                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst37                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst37                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst36                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst36                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst35                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst35                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst34                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst34                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst33                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst33                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst32                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst32                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst31                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst31                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst30                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst30                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst29                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst29                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst28                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst28                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst27                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst27                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst26                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst26                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst25                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst25                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst24                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst24                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst23                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst23                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst22                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst22                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst21                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst21                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst20                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst20                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst19                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst19                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst18                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst18                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst16                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst16                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst15                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst15                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst14                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst14                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst13                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst13                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst8                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst8                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst7                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst7                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst6                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst6                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst17                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst17                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst5                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst5                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst4                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst4                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst3                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst3                         ; out0             ;
; |circuitoRegsULA|decoderULARegs:inst8|inst3                                      ; |circuitoRegsULA|decoderULARegs:inst8|inst3                                      ; out0             ;
; |circuitoRegsULA|decoderULARegs:inst8|inst5                                      ; |circuitoRegsULA|decoderULARegs:inst8|inst5                                      ; out0             ;
; |circuitoRegsULA|decoderULARegs:inst8|inst6                                      ; |circuitoRegsULA|decoderULARegs:inst8|inst6                                      ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|inst7                                      ; |circuitoRegsULA|reg4bitsNovo:inst100|inst7                                      ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst100|inst                                       ; |circuitoRegsULA|reg4bitsNovo:inst100|inst                                       ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst100|inst2                                      ; |circuitoRegsULA|reg4bitsNovo:inst100|inst2                                      ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst100|inst3                                      ; |circuitoRegsULA|reg4bitsNovo:inst100|inst3                                      ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[4]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[4]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[3]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[3]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[1]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[1]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[0]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[0]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[4]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[4]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[3]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[3]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[1]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[1]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[0]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[0]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[4]                 ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[4]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[3]                 ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[3]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[1]                 ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[1]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[0]                 ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[0]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|inst7                                        ; |circuitoRegsULA|reg4bitsNovo:inst1|inst7                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst1|inst                                         ; |circuitoRegsULA|reg4bitsNovo:inst1|inst                                         ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst1|inst2                                        ; |circuitoRegsULA|reg4bitsNovo:inst1|inst2                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst1|inst3                                        ; |circuitoRegsULA|reg4bitsNovo:inst1|inst3                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[4]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[4]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[3]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[3]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[1]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[1]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[0]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[0]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[4]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[4]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[3]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[3]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[1]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[1]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[0]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[0]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[4]                   ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[4]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[3]                   ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[3]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[1]                   ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[1]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[0]                   ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[0]                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|inst6                                                 ; |circuitoRegsULA|ULA:inst2|inst6                                                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|inst11                                                ; |circuitoRegsULA|ULA:inst2|inst11                                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[4]                           ; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[4]                           ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[3]                           ; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[3]                           ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[1]                           ; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[1]                           ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[0]                           ; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[0]                           ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[4]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[4]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[3]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[3]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[1]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[1]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[0]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[0]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst11                                 ; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst11                                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst9                                  ; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst9                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst                                   ; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst                                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst4                                  ; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst4                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[4]                            ; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[4]                            ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[3]                            ; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[3]                            ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[1]                            ; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[1]                            ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[0]                            ; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[0]                            ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[4]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[4]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[3]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[3]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[1]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[1]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[0]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[0]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst6                                ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst6                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst4                                ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst4                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst3                                ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst3                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst2                                ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst2                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst1                                ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst1                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst61                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst61                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst5                                ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst5                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst20                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst20                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst16                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst16                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst21                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst21                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst17                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst17                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst18                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst18                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst25                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst25                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst24                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst24                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst26                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst26                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst                                 ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst                                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst28                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst28                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst32                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst32                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst27                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst27                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst15                                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst15                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst6                                   ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst6                                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst10                                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst10                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst12                                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst12                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[4]                                ; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[4]                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[2]                                ; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[2]                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[1]                                ; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[1]                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[0]                                ; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[0]                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst17[4]                               ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst17[4]                               ; out              ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst17[3]                               ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst17[3]                               ; out              ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst17[1]                               ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst17[1]                               ; out              ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst17[0]                               ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst17[0]                               ; out              ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst21[4]                               ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst21[4]                               ; out              ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst21[2]                               ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst21[2]                               ; out              ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst21[1]                               ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst21[1]                               ; out              ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst21[0]                               ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst21[0]                               ; out              ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst1                 ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst1                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst4                 ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst4                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst3                 ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst3                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst2                 ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst2                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst1                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst1                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst                   ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst4                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst4                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst3                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst3                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst2                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst2                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst8|inst2                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst8|inst2                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst                   ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst4                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst4                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst3                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst3                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst2                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst2                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst1                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst1                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst                   ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst4                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst4                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst3                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst3                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst2                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst2                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst91|inst                                        ; |circuitoRegsULA|reg4bitsNovo:inst91|inst                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst91|inst3                                       ; |circuitoRegsULA|reg4bitsNovo:inst91|inst3                                       ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst5[3]                 ; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst5[3]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst5[0]                 ; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst5[0]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst2[3]                 ; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst2[3]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst2[0]                 ; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst2[0]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst[3]                  ; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst[3]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst[0]                  ; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst[0]                  ; out0             ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                               ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; Node Name                                                                        ; Output Port Name                                                                 ; Output Port Type ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; |circuitoRegsULA|Z                                                               ; |circuitoRegsULA|Z                                                               ; pin_out          ;
; |circuitoRegsULA|enF                                                             ; |circuitoRegsULA|enF                                                             ; out              ;
; |circuitoRegsULA|clear                                                           ; |circuitoRegsULA|clear                                                           ; out              ;
; |circuitoRegsULA|b~0                                                             ; |circuitoRegsULA|b~0                                                             ; out0             ;
; |circuitoRegsULA|b~1                                                             ; |circuitoRegsULA|b~1                                                             ; out0             ;
; |circuitoRegsULA|b~2                                                             ; |circuitoRegsULA|b~2                                                             ; out0             ;
; |circuitoRegsULA|b~3                                                             ; |circuitoRegsULA|b~3                                                             ; out0             ;
; |circuitoRegsULA|b~5                                                             ; |circuitoRegsULA|b~5                                                             ; out0             ;
; |circuitoRegsULA|b~7                                                             ; |circuitoRegsULA|b~7                                                             ; out0             ;
; |circuitoRegsULA|inst18[7]                                                       ; |circuitoRegsULA|inst18[7]                                                       ; out              ;
; |circuitoRegsULA|inst18[6]                                                       ; |circuitoRegsULA|inst18[6]                                                       ; out              ;
; |circuitoRegsULA|inst18[5]                                                       ; |circuitoRegsULA|inst18[5]                                                       ; out              ;
; |circuitoRegsULA|inst18[4]                                                       ; |circuitoRegsULA|inst18[4]                                                       ; out              ;
; |circuitoRegsULA|inst18[3]                                                       ; |circuitoRegsULA|inst18[3]                                                       ; out              ;
; |circuitoRegsULA|inst18[2]                                                       ; |circuitoRegsULA|inst18[2]                                                       ; out              ;
; |circuitoRegsULA|inst18[1]                                                       ; |circuitoRegsULA|inst18[1]                                                       ; out              ;
; |circuitoRegsULA|inst18[0]                                                       ; |circuitoRegsULA|inst18[0]                                                       ; out              ;
; |circuitoRegsULA|load_ULA                                                        ; |circuitoRegsULA|load_ULA                                                        ; out              ;
; |circuitoRegsULA|inst19[7]                                                       ; |circuitoRegsULA|inst19[7]                                                       ; out              ;
; |circuitoRegsULA|inst19[6]                                                       ; |circuitoRegsULA|inst19[6]                                                       ; out              ;
; |circuitoRegsULA|inst19[5]                                                       ; |circuitoRegsULA|inst19[5]                                                       ; out              ;
; |circuitoRegsULA|inst19[4]                                                       ; |circuitoRegsULA|inst19[4]                                                       ; out              ;
; |circuitoRegsULA|inst19[2]                                                       ; |circuitoRegsULA|inst19[2]                                                       ; out              ;
; |circuitoRegsULA|inst19[0]                                                       ; |circuitoRegsULA|inst19[0]                                                       ; out              ;
; |circuitoRegsULA|instr[7]                                                        ; |circuitoRegsULA|instr[7]                                                        ; out              ;
; |circuitoRegsULA|instr[6]                                                        ; |circuitoRegsULA|instr[6]                                                        ; out              ;
; |circuitoRegsULA|instr[5]                                                        ; |circuitoRegsULA|instr[5]                                                        ; out              ;
; |circuitoRegsULA|instr[4]                                                        ; |circuitoRegsULA|instr[4]                                                        ; out              ;
; |circuitoRegsULA|instr[2]                                                        ; |circuitoRegsULA|instr[2]                                                        ; out              ;
; |circuitoRegsULA|instr[0]                                                        ; |circuitoRegsULA|instr[0]                                                        ; out              ;
; |circuitoRegsULA|regA[4]                                                         ; |circuitoRegsULA|regA[4]                                                         ; out0             ;
; |circuitoRegsULA|regA[3]                                                         ; |circuitoRegsULA|regA[3]                                                         ; out0             ;
; |circuitoRegsULA|regA[2]                                                         ; |circuitoRegsULA|regA[2]                                                         ; out0             ;
; |circuitoRegsULA|regA[1]                                                         ; |circuitoRegsULA|regA[1]                                                         ; out0             ;
; |circuitoRegsULA|regA[0]                                                         ; |circuitoRegsULA|regA[0]                                                         ; out0             ;
; |circuitoRegsULA|inst10[4]                                                       ; |circuitoRegsULA|inst10[4]                                                       ; out              ;
; |circuitoRegsULA|inst10[3]                                                       ; |circuitoRegsULA|inst10[3]                                                       ; out              ;
; |circuitoRegsULA|inst10[2]                                                       ; |circuitoRegsULA|inst10[2]                                                       ; out              ;
; |circuitoRegsULA|inst10[1]                                                       ; |circuitoRegsULA|inst10[1]                                                       ; out              ;
; |circuitoRegsULA|inst10[0]                                                       ; |circuitoRegsULA|inst10[0]                                                       ; out              ;
; |circuitoRegsULA|DATA[3]                                                         ; |circuitoRegsULA|DATA[3]                                                         ; out0             ;
; |circuitoRegsULA|inst4[4]                                                        ; |circuitoRegsULA|inst4[4]                                                        ; out              ;
; |circuitoRegsULA|inst4[3]                                                        ; |circuitoRegsULA|inst4[3]                                                        ; out              ;
; |circuitoRegsULA|inst4[2]                                                        ; |circuitoRegsULA|inst4[2]                                                        ; out              ;
; |circuitoRegsULA|inst4[1]                                                        ; |circuitoRegsULA|inst4[1]                                                        ; out              ;
; |circuitoRegsULA|inst4[0]                                                        ; |circuitoRegsULA|inst4[0]                                                        ; out              ;
; |circuitoRegsULA|ADDRESS[2]                                                      ; |circuitoRegsULA|ADDRESS[2]                                                      ; out0             ;
; |circuitoRegsULA|inst14[4]                                                       ; |circuitoRegsULA|inst14[4]                                                       ; out              ;
; |circuitoRegsULA|inst14[3]                                                       ; |circuitoRegsULA|inst14[3]                                                       ; out              ;
; |circuitoRegsULA|inst14[2]                                                       ; |circuitoRegsULA|inst14[2]                                                       ; out              ;
; |circuitoRegsULA|inst14[1]                                                       ; |circuitoRegsULA|inst14[1]                                                       ; out              ;
; |circuitoRegsULA|inst14[0]                                                       ; |circuitoRegsULA|inst14[0]                                                       ; out              ;
; |circuitoRegsULA|ldam                                                            ; |circuitoRegsULA|ldam                                                            ; out              ;
; |circuitoRegsULA|inst16[2]                                                       ; |circuitoRegsULA|inst16[2]                                                       ; out              ;
; |circuitoRegsULA|inst15[4]                                                       ; |circuitoRegsULA|inst15[4]                                                       ; out              ;
; |circuitoRegsULA|inst15[3]                                                       ; |circuitoRegsULA|inst15[3]                                                       ; out              ;
; |circuitoRegsULA|inst15[2]                                                       ; |circuitoRegsULA|inst15[2]                                                       ; out              ;
; |circuitoRegsULA|inst15[1]                                                       ; |circuitoRegsULA|inst15[1]                                                       ; out              ;
; |circuitoRegsULA|inst15[0]                                                       ; |circuitoRegsULA|inst15[0]                                                       ; out              ;
; |circuitoRegsULA|ldab                                                            ; |circuitoRegsULA|ldab                                                            ; out              ;
; |circuitoRegsULA|DATA_BAR[2]                                                     ; |circuitoRegsULA|DATA_BAR[2]                                                     ; out              ;
; |circuitoRegsULA|inst7[4]                                                        ; |circuitoRegsULA|inst7[4]                                                        ; out              ;
; |circuitoRegsULA|inst7[3]                                                        ; |circuitoRegsULA|inst7[3]                                                        ; out              ;
; |circuitoRegsULA|inst7[1]                                                        ; |circuitoRegsULA|inst7[1]                                                        ; out              ;
; |circuitoRegsULA|inst7[0]                                                        ; |circuitoRegsULA|inst7[0]                                                        ; out              ;
; |circuitoRegsULA|switches[4]                                                     ; |circuitoRegsULA|switches[4]                                                     ; out              ;
; |circuitoRegsULA|switches[3]                                                     ; |circuitoRegsULA|switches[3]                                                     ; out              ;
; |circuitoRegsULA|switches[1]                                                     ; |circuitoRegsULA|switches[1]                                                     ; out              ;
; |circuitoRegsULA|switches[0]                                                     ; |circuitoRegsULA|switches[0]                                                     ; out              ;
; |circuitoRegsULA|inst101[3]                                                      ; |circuitoRegsULA|inst101[3]                                                      ; out              ;
; |circuitoRegsULA|inst6[3]                                                        ; |circuitoRegsULA|inst6[3]                                                        ; out              ;
; |circuitoRegsULA|result[4]                                                       ; |circuitoRegsULA|result[4]                                                       ; pin_out          ;
; |circuitoRegsULA|result[2]                                                       ; |circuitoRegsULA|result[2]                                                       ; pin_out          ;
; |circuitoRegsULA|result[1]                                                       ; |circuitoRegsULA|result[1]                                                       ; pin_out          ;
; |circuitoRegsULA|result[0]                                                       ; |circuitoRegsULA|result[0]                                                       ; pin_out          ;
; |circuitoRegsULA|result~0                                                        ; |circuitoRegsULA|result~0                                                        ; out0             ;
; |circuitoRegsULA|result~2                                                        ; |circuitoRegsULA|result~2                                                        ; out0             ;
; |circuitoRegsULA|result~3                                                        ; |circuitoRegsULA|result~3                                                        ; out0             ;
; |circuitoRegsULA|result~4                                                        ; |circuitoRegsULA|result~4                                                        ; out0             ;
; |circuitoRegsULA|inst13[4]                                                       ; |circuitoRegsULA|inst13[4]                                                       ; out              ;
; |circuitoRegsULA|inst13[2]                                                       ; |circuitoRegsULA|inst13[2]                                                       ; out              ;
; |circuitoRegsULA|inst13[1]                                                       ; |circuitoRegsULA|inst13[1]                                                       ; out              ;
; |circuitoRegsULA|inst13[0]                                                       ; |circuitoRegsULA|inst13[0]                                                       ; out              ;
; |circuitoRegsULA|movAc                                                           ; |circuitoRegsULA|movAc                                                           ; out              ;
; |circuitoRegsULA|inst12[4]                                                       ; |circuitoRegsULA|inst12[4]                                                       ; out              ;
; |circuitoRegsULA|inst12[3]                                                       ; |circuitoRegsULA|inst12[3]                                                       ; out              ;
; |circuitoRegsULA|inst12[2]                                                       ; |circuitoRegsULA|inst12[2]                                                       ; out              ;
; |circuitoRegsULA|inst12[1]                                                       ; |circuitoRegsULA|inst12[1]                                                       ; out              ;
; |circuitoRegsULA|inst12[0]                                                       ; |circuitoRegsULA|inst12[0]                                                       ; out              ;
; |circuitoRegsULA|inst22[4]                                                       ; |circuitoRegsULA|inst22[4]                                                       ; out              ;
; |circuitoRegsULA|inst22[3]                                                       ; |circuitoRegsULA|inst22[3]                                                       ; out              ;
; |circuitoRegsULA|inst22[2]                                                       ; |circuitoRegsULA|inst22[2]                                                       ; out              ;
; |circuitoRegsULA|inst22[1]                                                       ; |circuitoRegsULA|inst22[1]                                                       ; out              ;
; |circuitoRegsULA|inst22[0]                                                       ; |circuitoRegsULA|inst22[0]                                                       ; out              ;
; |circuitoRegsULA|inst11[4]                                                       ; |circuitoRegsULA|inst11[4]                                                       ; out              ;
; |circuitoRegsULA|inst11[3]                                                       ; |circuitoRegsULA|inst11[3]                                                       ; out              ;
; |circuitoRegsULA|inst11[2]                                                       ; |circuitoRegsULA|inst11[2]                                                       ; out              ;
; |circuitoRegsULA|inst11[1]                                                       ; |circuitoRegsULA|inst11[1]                                                       ; out              ;
; |circuitoRegsULA|inst11[0]                                                       ; |circuitoRegsULA|inst11[0]                                                       ; out              ;
; |circuitoRegsULA|regB[4]                                                         ; |circuitoRegsULA|regB[4]                                                         ; out0             ;
; |circuitoRegsULA|regB[3]                                                         ; |circuitoRegsULA|regB[3]                                                         ; out0             ;
; |circuitoRegsULA|regB[2]                                                         ; |circuitoRegsULA|regB[2]                                                         ; out0             ;
; |circuitoRegsULA|regB[1]                                                         ; |circuitoRegsULA|regB[1]                                                         ; out0             ;
; |circuitoRegsULA|regB[0]                                                         ; |circuitoRegsULA|regB[0]                                                         ; out0             ;
; |circuitoRegsULA|inst9[4]                                                        ; |circuitoRegsULA|inst9[4]                                                        ; out              ;
; |circuitoRegsULA|inst9[3]                                                        ; |circuitoRegsULA|inst9[3]                                                        ; out              ;
; |circuitoRegsULA|inst9[2]                                                        ; |circuitoRegsULA|inst9[2]                                                        ; out              ;
; |circuitoRegsULA|inst9[1]                                                        ; |circuitoRegsULA|inst9[1]                                                        ; out              ;
; |circuitoRegsULA|inst9[0]                                                        ; |circuitoRegsULA|inst9[0]                                                        ; out              ;
; |circuitoRegsULA|inst17[4]                                                       ; |circuitoRegsULA|inst17[4]                                                       ; out              ;
; |circuitoRegsULA|inst17[3]                                                       ; |circuitoRegsULA|inst17[3]                                                       ; out              ;
; |circuitoRegsULA|inst17[2]                                                       ; |circuitoRegsULA|inst17[2]                                                       ; out              ;
; |circuitoRegsULA|inst17[1]                                                       ; |circuitoRegsULA|inst17[1]                                                       ; out              ;
; |circuitoRegsULA|inst17[0]                                                       ; |circuitoRegsULA|inst17[0]                                                       ; out              ;
; |circuitoRegsULA|PC[4]                                                           ; |circuitoRegsULA|PC[4]                                                           ; out              ;
; |circuitoRegsULA|PC[3]                                                           ; |circuitoRegsULA|PC[3]                                                           ; out              ;
; |circuitoRegsULA|PC[2]                                                           ; |circuitoRegsULA|PC[2]                                                           ; out              ;
; |circuitoRegsULA|PC[1]                                                           ; |circuitoRegsULA|PC[1]                                                           ; out              ;
; |circuitoRegsULA|PC[0]                                                           ; |circuitoRegsULA|PC[0]                                                           ; out              ;
; |circuitoRegsULA|barramento[3]                                                   ; |circuitoRegsULA|barramento[3]                                                   ; pin_out          ;
; |circuitoRegsULA|HEX1[4]                                                         ; |circuitoRegsULA|HEX1[4]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX1[3]                                                         ; |circuitoRegsULA|HEX1[3]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX1[2]                                                         ; |circuitoRegsULA|HEX1[2]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX1[1]                                                         ; |circuitoRegsULA|HEX1[1]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX1[0]                                                         ; |circuitoRegsULA|HEX1[0]                                                         ; pin_out          ;
; |circuitoRegsULA|disp0[4]                                                        ; |circuitoRegsULA|disp0[4]                                                        ; out0             ;
; |circuitoRegsULA|disp0[3]                                                        ; |circuitoRegsULA|disp0[3]                                                        ; out0             ;
; |circuitoRegsULA|disp0[2]                                                        ; |circuitoRegsULA|disp0[2]                                                        ; out0             ;
; |circuitoRegsULA|disp0[1]                                                        ; |circuitoRegsULA|disp0[1]                                                        ; out0             ;
; |circuitoRegsULA|disp0[0]                                                        ; |circuitoRegsULA|disp0[0]                                                        ; out0             ;
; |circuitoRegsULA|HEX2[4]                                                         ; |circuitoRegsULA|HEX2[4]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX2[3]                                                         ; |circuitoRegsULA|HEX2[3]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX2[2]                                                         ; |circuitoRegsULA|HEX2[2]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX2[1]                                                         ; |circuitoRegsULA|HEX2[1]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX2[0]                                                         ; |circuitoRegsULA|HEX2[0]                                                         ; pin_out          ;
; |circuitoRegsULA|disp1[4]                                                        ; |circuitoRegsULA|disp1[4]                                                        ; out0             ;
; |circuitoRegsULA|disp1[3]                                                        ; |circuitoRegsULA|disp1[3]                                                        ; out0             ;
; |circuitoRegsULA|disp1[2]                                                        ; |circuitoRegsULA|disp1[2]                                                        ; out0             ;
; |circuitoRegsULA|disp1[1]                                                        ; |circuitoRegsULA|disp1[1]                                                        ; out0             ;
; |circuitoRegsULA|disp1[0]                                                        ; |circuitoRegsULA|disp1[0]                                                        ; out0             ;
; |circuitoRegsULA|HEX3[4]                                                         ; |circuitoRegsULA|HEX3[4]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX3[3]                                                         ; |circuitoRegsULA|HEX3[3]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX3[2]                                                         ; |circuitoRegsULA|HEX3[2]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX3[1]                                                         ; |circuitoRegsULA|HEX3[1]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX3[0]                                                         ; |circuitoRegsULA|HEX3[0]                                                         ; pin_out          ;
; |circuitoRegsULA|disp2[4]                                                        ; |circuitoRegsULA|disp2[4]                                                        ; out0             ;
; |circuitoRegsULA|disp2[3]                                                        ; |circuitoRegsULA|disp2[3]                                                        ; out0             ;
; |circuitoRegsULA|disp2[2]                                                        ; |circuitoRegsULA|disp2[2]                                                        ; out0             ;
; |circuitoRegsULA|disp2[1]                                                        ; |circuitoRegsULA|disp2[1]                                                        ; out0             ;
; |circuitoRegsULA|disp2[0]                                                        ; |circuitoRegsULA|disp2[0]                                                        ; out0             ;
; |circuitoRegsULA|HEX4[4]                                                         ; |circuitoRegsULA|HEX4[4]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX4[3]                                                         ; |circuitoRegsULA|HEX4[3]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX4[2]                                                         ; |circuitoRegsULA|HEX4[2]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX4[1]                                                         ; |circuitoRegsULA|HEX4[1]                                                         ; pin_out          ;
; |circuitoRegsULA|HEX4[0]                                                         ; |circuitoRegsULA|HEX4[0]                                                         ; pin_out          ;
; |circuitoRegsULA|disp3[4]                                                        ; |circuitoRegsULA|disp3[4]                                                        ; out0             ;
; |circuitoRegsULA|disp3[3]                                                        ; |circuitoRegsULA|disp3[3]                                                        ; out0             ;
; |circuitoRegsULA|disp3[2]                                                        ; |circuitoRegsULA|disp3[2]                                                        ; out0             ;
; |circuitoRegsULA|disp3[1]                                                        ; |circuitoRegsULA|disp3[1]                                                        ; out0             ;
; |circuitoRegsULA|disp3[0]                                                        ; |circuitoRegsULA|disp3[0]                                                        ; out0             ;
; |circuitoRegsULA|regsA[4]                                                        ; |circuitoRegsULA|regsA[4]                                                        ; pin_out          ;
; |circuitoRegsULA|regsA[3]                                                        ; |circuitoRegsULA|regsA[3]                                                        ; pin_out          ;
; |circuitoRegsULA|regsA[2]                                                        ; |circuitoRegsULA|regsA[2]                                                        ; pin_out          ;
; |circuitoRegsULA|regsA[1]                                                        ; |circuitoRegsULA|regsA[1]                                                        ; pin_out          ;
; |circuitoRegsULA|regsA[0]                                                        ; |circuitoRegsULA|regsA[0]                                                        ; pin_out          ;
; |circuitoRegsULA|regsAc[4]                                                       ; |circuitoRegsULA|regsAc[4]                                                       ; pin_out          ;
; |circuitoRegsULA|regsAc[3]                                                       ; |circuitoRegsULA|regsAc[3]                                                       ; pin_out          ;
; |circuitoRegsULA|regsAc[2]                                                       ; |circuitoRegsULA|regsAc[2]                                                       ; pin_out          ;
; |circuitoRegsULA|regsAc[1]                                                       ; |circuitoRegsULA|regsAc[1]                                                       ; pin_out          ;
; |circuitoRegsULA|regsAc[0]                                                       ; |circuitoRegsULA|regsAc[0]                                                       ; pin_out          ;
; |circuitoRegsULA|regsB[4]                                                        ; |circuitoRegsULA|regsB[4]                                                        ; pin_out          ;
; |circuitoRegsULA|regsB[3]                                                        ; |circuitoRegsULA|regsB[3]                                                        ; pin_out          ;
; |circuitoRegsULA|regsB[2]                                                        ; |circuitoRegsULA|regsB[2]                                                        ; pin_out          ;
; |circuitoRegsULA|regsB[1]                                                        ; |circuitoRegsULA|regsB[1]                                                        ; pin_out          ;
; |circuitoRegsULA|regsB[0]                                                        ; |circuitoRegsULA|regsB[0]                                                        ; pin_out          ;
; |circuitoRegsULA|tri4RAMs:inst32|inst[4]                                         ; |circuitoRegsULA|tri4RAMs:inst32|inst[4]                                         ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst[3]                                         ; |circuitoRegsULA|tri4RAMs:inst32|inst[3]                                         ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst[2]                                         ; |circuitoRegsULA|tri4RAMs:inst32|inst[2]                                         ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst[1]                                         ; |circuitoRegsULA|tri4RAMs:inst32|inst[1]                                         ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst[0]                                         ; |circuitoRegsULA|tri4RAMs:inst32|inst[0]                                         ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst2[4]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst2[4]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst2[3]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst2[3]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst2[2]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst2[2]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst2[1]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst2[1]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst2[0]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst2[0]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst3[4]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst3[4]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst3[3]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst3[3]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst3[2]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst3[2]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst3[1]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst3[1]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst3[0]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst3[0]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst4[4]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst4[4]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst4[3]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst4[3]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst4[2]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst4[2]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst4[1]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst4[1]                                        ; out              ;
; |circuitoRegsULA|tri4RAMs:inst32|inst4[0]                                        ; |circuitoRegsULA|tri4RAMs:inst32|inst4[0]                                        ; out              ;
; |circuitoRegsULA|reg4bitsNovo:inst3|inst7                                        ; |circuitoRegsULA|reg4bitsNovo:inst3|inst7                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst3|inst                                         ; |circuitoRegsULA|reg4bitsNovo:inst3|inst                                         ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst3|inst1                                        ; |circuitoRegsULA|reg4bitsNovo:inst3|inst1                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst3|inst2                                        ; |circuitoRegsULA|reg4bitsNovo:inst3|inst2                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst3|inst3                                        ; |circuitoRegsULA|reg4bitsNovo:inst3|inst3                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[4]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[4]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[3]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[3]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[2]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[2]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[1]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[1]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[0]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst5[0]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[4]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[4]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[2]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[2]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[1]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[1]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[0]                  ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst2[0]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[4]                   ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[4]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[3]                   ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[3]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[2]                   ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[2]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[1]                   ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[1]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[0]                   ; |circuitoRegsULA|reg4bitsNovo:inst3|enable-clear:inst6|inst[0]                   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst                                            ; |circuitoRegsULA|memoriaRAM:inst|inst                                            ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst100                                         ; |circuitoRegsULA|memoriaRAM:inst|inst100                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst101                                         ; |circuitoRegsULA|memoriaRAM:inst|inst101                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst102                                         ; |circuitoRegsULA|memoriaRAM:inst|inst102                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst103                                         ; |circuitoRegsULA|memoriaRAM:inst|inst103                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst104                                         ; |circuitoRegsULA|memoriaRAM:inst|inst104                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst105                                         ; |circuitoRegsULA|memoriaRAM:inst|inst105                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst106                                         ; |circuitoRegsULA|memoriaRAM:inst|inst106                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst107                                         ; |circuitoRegsULA|memoriaRAM:inst|inst107                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst108                                         ; |circuitoRegsULA|memoriaRAM:inst|inst108                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst109                                         ; |circuitoRegsULA|memoriaRAM:inst|inst109                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst110                                         ; |circuitoRegsULA|memoriaRAM:inst|inst110                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst111                                         ; |circuitoRegsULA|memoriaRAM:inst|inst111                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst112                                         ; |circuitoRegsULA|memoriaRAM:inst|inst112                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst113                                         ; |circuitoRegsULA|memoriaRAM:inst|inst113                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst114                                         ; |circuitoRegsULA|memoriaRAM:inst|inst114                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst115                                         ; |circuitoRegsULA|memoriaRAM:inst|inst115                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst138                                         ; |circuitoRegsULA|memoriaRAM:inst|inst138                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst149                                         ; |circuitoRegsULA|memoriaRAM:inst|inst149                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst150                                         ; |circuitoRegsULA|memoriaRAM:inst|inst150                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst151                                         ; |circuitoRegsULA|memoriaRAM:inst|inst151                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst152                                         ; |circuitoRegsULA|memoriaRAM:inst|inst152                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst153                                         ; |circuitoRegsULA|memoriaRAM:inst|inst153                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst154                                         ; |circuitoRegsULA|memoriaRAM:inst|inst154                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst155                                         ; |circuitoRegsULA|memoriaRAM:inst|inst155                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst156                                         ; |circuitoRegsULA|memoriaRAM:inst|inst156                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst157                                         ; |circuitoRegsULA|memoriaRAM:inst|inst157                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst159                                         ; |circuitoRegsULA|memoriaRAM:inst|inst159                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst160                                         ; |circuitoRegsULA|memoriaRAM:inst|inst160                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|inst161                                         ; |circuitoRegsULA|memoriaRAM:inst|inst161                                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst148|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst147|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst146|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst145|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst144|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst143|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst142|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst141|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst140|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst139|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst137|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst136|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst135|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst134|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst133|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst132|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst131|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst130|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst129|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst128|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst127|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst126|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst125|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst124|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst123|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst122|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst121|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst120|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst119|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst118|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst117|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst2[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst3[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[4]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[4]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[3]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[3]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[2]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[2]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[1]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[1]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[0]                       ; |circuitoRegsULA|memoriaRAM:inst|tri4RAMs:inst116|inst4[0]                       ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst65|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst63|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst61|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst57|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst55|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst53|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst51|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst49|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst47|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst45|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst43|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst41|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst39|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst37|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst35|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst33|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst31|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst29|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst27|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst25|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst23|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst21|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst19|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst17|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst15|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst7                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst7                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst1                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst1                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst2                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst2                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst3                       ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|inst3                       ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst5[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[4] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[4] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[3] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[3] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[2] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[2] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[1] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[1] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[0] ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst2[0] ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6|inst[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst13|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst7                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst7                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst                         ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst                         ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst1                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst1                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst2                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst2                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst3                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|inst3                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst5[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst2[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[4]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[4]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[3]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[3]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[2]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[2]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[1]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[1]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[0]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6|inst[0]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst11|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst7                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst7                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst                         ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst                         ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst1                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst1                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst2                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst2                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst3                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|inst3                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst5[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst2[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[4]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[4]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[3]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[3]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[2]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[2]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[1]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[1]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[0]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6|inst[0]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[4]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[4]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[3]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[3]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[2]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[2]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[1]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[1]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[0]                        ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst10|inst[0]                        ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst7                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst7                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst                         ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst                         ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst1                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst1                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst2                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst2                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst3                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|inst3                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst5[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst2[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[4]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[4]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[3]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[3]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[2]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[2]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[1]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[1]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[0]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6|inst[0]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[4]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[4]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[3]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[3]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[2]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[2]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[1]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[1]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[0]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst8|inst[0]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[4]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[4]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[3]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[3]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[2]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[2]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[1]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[1]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[0]                         ; |circuitoRegsULA|memoriaRAM:inst|acessoRAM:inst7|inst[0]                         ; out              ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst7                          ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst6|inst7                          ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst7                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst7                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst                         ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst                         ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst1                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst1                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst2                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst2                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst3                        ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|inst3                        ; regout           ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst5[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[4]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[4]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[3]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[3]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[2]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[2]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[1]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[1]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[0]  ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst2[0]  ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[4]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[4]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[3]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[3]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[2]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[2]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[1]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[1]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[0]   ; |circuitoRegsULA|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6|inst[0]   ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst38                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst38                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst37                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst37                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst36                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst36                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst35                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst35                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst34                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst34                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst33                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst33                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst32                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst32                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst31                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst31                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst30                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst30                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst29                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst29                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst28                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst28                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst27                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst27                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst26                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst26                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst25                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst25                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst24                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst24                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst23                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst23                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst22                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst22                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst21                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst21                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst20                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst20                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst19                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst19                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst18                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst18                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst16                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst16                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst15                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst15                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst14                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst14                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst13                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst13                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst8                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst8                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst7                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst7                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst6                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst6                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst17                        ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst17                        ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst5                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst5                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst4                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst4                         ; out0             ;
; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst3                         ; |circuitoRegsULA|memoriaRAM:inst|decoderRAM:inst99|inst3                         ; out0             ;
; |circuitoRegsULA|decoderULARegs:inst8|inst5                                      ; |circuitoRegsULA|decoderULARegs:inst8|inst5                                      ; out0             ;
; |circuitoRegsULA|decoderULARegs:inst8|inst6                                      ; |circuitoRegsULA|decoderULARegs:inst8|inst6                                      ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|inst7                                      ; |circuitoRegsULA|reg4bitsNovo:inst100|inst7                                      ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst100|inst                                       ; |circuitoRegsULA|reg4bitsNovo:inst100|inst                                       ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst100|inst1                                      ; |circuitoRegsULA|reg4bitsNovo:inst100|inst1                                      ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst100|inst2                                      ; |circuitoRegsULA|reg4bitsNovo:inst100|inst2                                      ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst100|inst3                                      ; |circuitoRegsULA|reg4bitsNovo:inst100|inst3                                      ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[4]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[4]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[3]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[3]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[2]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[2]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[1]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[1]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[0]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst5[0]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[4]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[4]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[3]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[3]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[1]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[1]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[0]                ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst2[0]                ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[4]                 ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[4]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[3]                 ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[3]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[2]                 ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[2]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[1]                 ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[1]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[0]                 ; |circuitoRegsULA|reg4bitsNovo:inst100|enable-clear:inst6|inst[0]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|inst7                                        ; |circuitoRegsULA|reg4bitsNovo:inst1|inst7                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst1|inst                                         ; |circuitoRegsULA|reg4bitsNovo:inst1|inst                                         ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst1|inst1                                        ; |circuitoRegsULA|reg4bitsNovo:inst1|inst1                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst1|inst2                                        ; |circuitoRegsULA|reg4bitsNovo:inst1|inst2                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst1|inst3                                        ; |circuitoRegsULA|reg4bitsNovo:inst1|inst3                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[4]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[4]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[3]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[3]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[2]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[2]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[1]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[1]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[0]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst5[0]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[4]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[4]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[3]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[3]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[1]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[1]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[0]                  ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst2[0]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[4]                   ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[4]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[3]                   ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[3]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[2]                   ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[2]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[1]                   ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[1]                   ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[0]                   ; |circuitoRegsULA|reg4bitsNovo:inst1|enable-clear:inst6|inst[0]                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|inst6                                                 ; |circuitoRegsULA|ULA:inst2|inst6                                                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|inst11                                                ; |circuitoRegsULA|ULA:inst2|inst11                                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[4]                           ; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[4]                           ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[3]                           ; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[3]                           ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[2]                           ; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[2]                           ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[1]                           ; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[1]                           ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[0]                           ; |circuitoRegsULA|ULA:inst2|Complemento:inst10|inst3[0]                           ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[4]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[4]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[3]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[3]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[2]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[2]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[1]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[1]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[0]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst7|inst28[0]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst11                                 ; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst11                                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst9                                  ; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst9                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst7                                  ; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst7                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst                                   ; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst                                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst4                                  ; |circuitoRegsULA|ULA:inst2|input_um:inst3|inst4                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[4]                            ; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[4]                            ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[3]                            ; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[3]                            ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[2]                            ; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[2]                            ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[1]                            ; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[1]                            ; out0             ;
; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[0]                            ; |circuitoRegsULA|ULA:inst2|Complemento:inst9|inst3[0]                            ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[4]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[4]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[3]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[3]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[2]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[2]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[1]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[1]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[0]                                  ; |circuitoRegsULA|ULA:inst2|Zera:inst8|inst28[0]                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst6                                ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst6                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst4                                ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst4                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst3                                ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst3                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst2                                ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst2                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst1                                ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst1                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst61                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst61                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst5                                ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst5                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst20                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst20                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst16                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst16                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst21                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst21                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst17                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst17                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst18                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst18                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst25                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst25                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst24                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst24                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst26                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst26                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst                                 ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst                                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst28                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst28                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst32                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst32                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst27                               ; |circuitoRegsULA|ULA:inst2|decoderULA:inst1|inst27                               ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst15                                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst15                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst6                                   ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst6                                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst10                                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst10                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst12                                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|inst12                                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[4]                                ; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[4]                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[2]                                ; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[2]                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[1]                                ; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[1]                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[0]                                ; |circuitoRegsULA|ULA:inst2|Somador:inst2|S_out[0]                                ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst1                 ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst1                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst4                 ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst4                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst3                 ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst3                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst2                 ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst11|inst2                 ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst1                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst1                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst                   ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst4                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst4                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst3                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst3                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst2                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst9|inst2                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst8|inst4                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst8|inst4                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst8|inst3                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst8|inst3                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst8|inst2                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst8|inst2                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst                   ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst4                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst4                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst3                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst3                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst2                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst4|inst2                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst1                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst1                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst                   ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst                   ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst4                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst4                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst3                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst3                  ; out0             ;
; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst2                  ; |circuitoRegsULA|ULA:inst2|Somador:inst2|full-adder:inst3|inst2                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst91|inst                                        ; |circuitoRegsULA|reg4bitsNovo:inst91|inst                                        ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst91|inst3                                       ; |circuitoRegsULA|reg4bitsNovo:inst91|inst3                                       ; regout           ;
; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst5[3]                 ; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst5[3]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst5[0]                 ; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst5[0]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst2[3]                 ; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst2[3]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst2[0]                 ; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst2[0]                 ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst[3]                  ; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst[3]                  ; out0             ;
; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst[0]                  ; |circuitoRegsULA|reg4bitsNovo:inst91|enable-clear:inst6|inst[0]                  ; out0             ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 28 20:24:00 2018
Info: Command: quartus_sim --simulation_results_format=VWF circuitoRegsULA -c circuitoRegsULA
Info (324025): Using vector source file "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/stac.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is       2.00 %
Info (328052): Number of transitions in simulation is 456
Info (324045): Vector file circuitoRegsULA.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 32-bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 277 megabytes
    Info: Processing ended: Thu Jun 28 20:24:01 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


