// Seed: 2281031266
module module_0 (
    input logic id_0,
    input id_1,
    input reg id_2,
    input id_3,
    output id_4,
    input logic id_5,
    input id_6
);
  string id_7;
  logic  id_8;
  always @(posedge 1 or posedge 1) id_8 = 1;
  initial begin
    id_4 <= id_2;
    id_7 = "";
  end
  type_14(
      1, id_0 - 1
  ); type_15(
      1, 1, 1
  );
endmodule
