
;; Function int pre_process(int*, Preprocess*, Procpar_info*, float**, float**) (_Z11pre_processPiP10PreprocessP12Procpar_infoPPfS5_, funcdef_no=2, decl_uid=5321, cgraph_uid=2)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 48 n_edges 70 count 48 (    1)
Building IRA IR
verify found no changes in insn with uid = 52.
verify found no changes in insn with uid = 115.
verify found no changes in insn with uid = 281.
verify found no changes in insn with uid = 305.
verify found no changes in insn with uid = 319.
verify found no changes in insn with uid = 358.
verify found no changes in insn with uid = 386.
verify found no changes in insn with uid = 409.
verify found no changes in insn with uid = 432.
verify found no changes in insn with uid = 468.
verify found no changes in insn with uid = 522.
verify found no changes in insn with uid = 556.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r366: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r366,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r365: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a6 (r365,l0) best DREG, allocno GENERAL_REGS
    r364: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a7 (r364,l0) best CREG, allocno GENERAL_REGS
    r363: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r363,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r362: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r362,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r361: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r361,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r360: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r360,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r359: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r359,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r358: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r358,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r357: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a21 (r357,l0) best DREG, allocno GENERAL_REGS
    r356: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a22 (r356,l0) best CREG, allocno GENERAL_REGS
    r355: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a23 (r355,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r354: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r354,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r353: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a28 (r353,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r352: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a30 (r352,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r351: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a31 (r351,l0) best SSE_REGS, allocno SSE_REGS
    r350: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a33 (r350,l0) best SSE_REGS, allocno SSE_REGS
    r349: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a35 (r349,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r348: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a36 (r348,l0) best SSE_REGS, allocno SSE_REGS
    r347: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a38 (r347,l0) best SSE_REGS, allocno SSE_REGS
    r346: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a39 (r346,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r345: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a41 (r345,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r344: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a45 (r344,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r343: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a48 (r343,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r342: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a49 (r342,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r341: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a52 (r341,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r340: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a55 (r340,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r339: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a58 (r339,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r338: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a57 (r338,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r337: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a60 (r337,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r336: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a64 (r336,l0) best CREG, allocno GENERAL_REGS
    r335: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a65 (r335,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r334: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a66 (r334,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r333: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a68 (r333,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r332: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a70 (r332,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r331: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a72 (r331,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r330: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a76 (r330,l0) best CREG, allocno GENERAL_REGS
    r329: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a77 (r329,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r328: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a78 (r328,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r327: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a80 (r327,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r326: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a82 (r326,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r325: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a84 (r325,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r324: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a87 (r324,l0) best DREG, allocno GENERAL_REGS
    r323: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a88 (r323,l0) best CREG, allocno GENERAL_REGS
    r322: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a89 (r322,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r321: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a91 (r321,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r320: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a93 (r320,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r319: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a95 (r319,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r318: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a100 (r318,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r317: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a103 (r317,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r316: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a105 (r316,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r315: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a108 (r315,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r314: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a109 (r314,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r313: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a112 (r313,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r312: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a115 (r312,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r311: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a118 (r311,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r310: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a117 (r310,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r309: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a120 (r309,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r308: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a124 (r308,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r307: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a127 (r307,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r306: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a128 (r306,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r305: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a131 (r305,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r304: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a132 (r304,l0) best SIREG, allocno GENERAL_REGS
    r303: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a134 (r303,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r302: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a137 (r302,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r301: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a140 (r301,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r300: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a139 (r300,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r299: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a142 (r299,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r298: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a147 (r298,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r297: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a150 (r297,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r296: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a151 (r296,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r295: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a154 (r295,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r294: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a155 (r294,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r293: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a158 (r293,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r292: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a157 (r292,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r291: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a160 (r291,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r290: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a161 (r290,l0) best SSE_REGS, allocno SSE_REGS
    r289: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a164 (r289,l0) best SSE_REGS, allocno SSE_REGS
    r288: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a167 (r288,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r287: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a170 (r287,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r286: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a169 (r286,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r285: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a172 (r285,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r284: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a173 (r284,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r283: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a176 (r283,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r282: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a175 (r282,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r281: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a178 (r281,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r280: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a180 (r280,l0) best SSE_REGS, allocno SSE_REGS
    r279: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a181 (r279,l0) best SSE_REGS, allocno SSE_REGS
    r278: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a179 (r278,l0) best SSE_REGS, allocno SSE_REGS
    r277: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a182 (r277,l0) best SSE_REGS, allocno SSE_REGS
    r276: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a183 (r276,l0) best SSE_REGS, allocno SSE_REGS
    r275: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a186 (r275,l0) best SSE_REGS, allocno SSE_REGS
    r274: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a189 (r274,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r273: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a192 (r273,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r272: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a191 (r272,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r271: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a194 (r271,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r270: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a195 (r270,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r269: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a198 (r269,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r268: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a197 (r268,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r267: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a200 (r267,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r266: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a202 (r266,l0) best SSE_REGS, allocno SSE_REGS
    r265: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a203 (r265,l0) best SSE_REGS, allocno SSE_REGS
    r264: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a201 (r264,l0) best SSE_REGS, allocno SSE_REGS
    r263: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a204 (r263,l0) best SSE_REGS, allocno SSE_REGS
    r262: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a207 (r262,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r261: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a210 (r261,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r260: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a209 (r260,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r259: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a212 (r259,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r258: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a213 (r258,l0) best SSE_REGS, allocno INT_SSE_REGS
    r257: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a214 (r257,l0) best SSE_REGS, allocno SSE_REGS
    r256: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a215 (r256,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r255: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a227 (r255,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r254: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a229 (r254,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r253: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a232 (r253,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r252: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a239 (r252,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r251: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a241 (r251,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r250: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a244 (r250,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r249: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a252 (r249,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r248: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a254 (r248,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r247: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a257 (r247,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r246: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a263 (r246,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a265 (r245,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r244: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a268 (r244,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r243: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a269 (r243,l0) best SSE_REGS, allocno INT_SSE_REGS
    r242: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a270 (r242,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r241: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a280 (r241,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r240: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a283 (r240,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r239: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a288 (r239,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a291 (r238,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r237: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a297 (r237,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r236: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a300 (r236,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r235: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a304 (r235,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a307 (r234,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r233: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r233,l0) best AREG, allocno GENERAL_REGS
    r232: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r232,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r231: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r231,l0) best DIREG, allocno GENERAL_REGS
    r230: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a5 (r230,l0) best SIREG, allocno GENERAL_REGS
    r229: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r229,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r228: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r228,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r227: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r227,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r226: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r226,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r225,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r224: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r224,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r223: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a19 (r223,l0) best DIREG, allocno GENERAL_REGS
    r222: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a20 (r222,l0) best SIREG, allocno GENERAL_REGS
    r221: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r221,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a26 (r220,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a27 (r219,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a29 (r218,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a32 (r217,l0) best SSE_REGS, allocno SSE_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a34 (r216,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r215: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a37 (r215,l0) best SSE_REGS, allocno SSE_REGS
    r214: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a42 (r214,l0) best DIREG, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a44 (r213,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a46 (r212,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a47 (r211,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r210: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a43 (r210,l0) best SIREG, allocno GENERAL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a50 (r209,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a51 (r208,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a53 (r207,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a54 (r206,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r205: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a56 (r205,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a59 (r204,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a40 (r203,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a61 (r202,l0) best DIREG, allocno GENERAL_REGS
    r201: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a62 (r201,l0) best SIREG, allocno GENERAL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a67 (r200,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a63 (r199,l0) best DREG, allocno GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a69 (r198,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a71 (r197,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a73 (r196,l0) best DIREG, allocno GENERAL_REGS
    r195: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a74 (r195,l0) best SIREG, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a79 (r194,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a75 (r193,l0) best DREG, allocno GENERAL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a81 (r192,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a83 (r191,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a85 (r190,l0) best DIREG, allocno GENERAL_REGS
    r189: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a86 (r189,l0) best SIREG, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a90 (r188,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a92 (r187,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a96 (r186,l0) best DIREG, allocno GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a99 (r185,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a101 (r184,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a102 (r183,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a97 (r182,l0) best SIREG, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a104 (r181,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a106 (r180,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a107 (r179,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a98 (r178,l0) best DREG, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a110 (r177,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a111 (r176,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a113 (r175,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a114 (r174,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a116 (r173,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a119 (r172,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a121 (r171,l0) best DIREG, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a123 (r170,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a125 (r169,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a126 (r168,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a122 (r167,l0) best SIREG, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a129 (r166,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a130 (r165,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a133 (r164,l0) best DREG, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a135 (r163,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a136 (r162,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a138 (r161,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a141 (r160,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a143 (r159,l0) best DIREG, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a146 (r158,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a148 (r157,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a149 (r156,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a144 (r155,l0) best SIREG, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a152 (r154,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a153 (r153,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a145 (r152,l0) best DREG, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a156 (r151,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a159 (r150,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a163 (r149,l0) best SSE_REGS, allocno SSE_REGS
    r148: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a165 (r148,l0) best SSE_REGS, allocno SSE_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a166 (r147,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a168 (r146,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a171 (r145,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a162 (r144,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a174 (r143,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a177 (r142,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a185 (r141,l0) best SSE_REGS, allocno SSE_REGS
    r140: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a187 (r140,l0) best SSE_REGS, allocno SSE_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a188 (r139,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a190 (r138,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a193 (r137,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a184 (r136,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a196 (r135,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a199 (r134,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a205 (r133,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a206 (r132,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a208 (r131,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a211 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a216 (r129,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r128: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a217 (r128,l0) best SSE_REGS, allocno SSE_REGS
    r127: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a219 (r127,l0) best SSE_REGS, allocno SSE_REGS
    r126: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a221 (r126,l0) best SSE_REGS, allocno SSE_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a222 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a223 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a225 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a226 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a224 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a228 (r120,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a230 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a231 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a220 (r117,l0) best SSE_REGS, allocno SSE_REGS
    r116: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a233 (r116,l0) best SSE_REGS, allocno SSE_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a234 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a235 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a237 (r113,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a238 (r112,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r111: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a236 (r111,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r110: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a240 (r110,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r109: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a242 (r109,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r108: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a243 (r108,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r107: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a218 (r107,l0) best SSE_REGS, allocno SSE_REGS
    r106: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a245 (r106,l0) best SSE_REGS, allocno SSE_REGS
    r105: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a247 (r105,l0) best SSE_REGS, allocno SSE_REGS
    r104: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a248 (r104,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r103: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a249 (r103,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r102: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a251 (r102,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r101: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a250 (r101,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r100: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a253 (r100,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r99: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a255 (r99,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a256 (r98,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r97: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a246 (r97,l0) best SSE_REGS, allocno SSE_REGS
    r96: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a258 (r96,l0) best SSE_REGS, allocno SSE_REGS
    r95: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a259 (r95,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a260 (r94,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a262 (r93,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r92: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a261 (r92,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a264 (r91,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r90: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a266 (r90,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r89: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a267 (r89,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r88: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a271 (r88,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r87: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a272 (r87,l0) best SSE_REGS, allocno SSE_REGS
    r86: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a274 (r86,l0) best SSE_REGS, allocno SSE_REGS
    r85: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a276 (r85,l0) best SSE_REGS, allocno SSE_REGS
    r84: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a277 (r84,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r83: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a278 (r83,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r82: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a279 (r82,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a281 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a282 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a275 (r79,l0) best SSE_REGS, allocno SSE_REGS
    r78: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a284 (r78,l0) best SSE_REGS, allocno SSE_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a285 (r77,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a286 (r76,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a287 (r75,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a289 (r74,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a290 (r73,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r72: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a273 (r72,l0) best SSE_REGS, allocno SSE_REGS
    r71: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a292 (r71,l0) best SSE_REGS, allocno SSE_REGS
    r70: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a294 (r70,l0) best SSE_REGS, allocno SSE_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a295 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a296 (r68,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a298 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a299 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a293 (r65,l0) best SSE_REGS, allocno SSE_REGS
    r64: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a301 (r64,l0) best SSE_REGS, allocno SSE_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a302 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a303 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a305 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a306 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a94 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r233,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a1(r232,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a2(r224,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a3(r366,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a4(r231,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:-1 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a5(r230,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:-1 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a6(r365,l0) costs: AREG:0 DREG:-1 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a7(r364,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a8(r363,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a9(r229,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a10(r362,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a11(r228,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a12(r227,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a13(r361,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a14(r226,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a15(r359,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:156 SSE_REGS:156 MMX_REGS:156 FP_TOP_SSE_REGS:786420 FP_SECOND_SSE_REGS:786420 FLOAT_SSE_REGS:786420 FLOAT_INT_REGS:786420 INT_SSE_REGS:156 FLOAT_INT_SSE_REGS:786420 ALL_REGS:786420 MEM:38
  a16(r360,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a17(r225,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:52 SSE_REGS:52 MMX_REGS:52 FP_TOP_SSE_REGS:262140 FP_SECOND_SSE_REGS:262140 FLOAT_SSE_REGS:262140 FLOAT_INT_REGS:262140 INT_SSE_REGS:52 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:13
  a18(r358,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a19(r223,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:-1 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a20(r222,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:-1 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a21(r357,l0) costs: AREG:0 DREG:-1 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a22(r356,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a23(r355,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a24(r221,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a25(r354,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a26(r220,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a27(r219,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a28(r353,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a29(r218,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a30(r352,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a31(r351,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a32(r217,l0) costs: AREG:28 DREG:28 CREG:28 BREG:28 SIREG:28 DIREG:28 AD_REGS:28 Q_REGS:28 NON_Q_REGS:28 INDEX_REGS:28 GENERAL_REGS:28 LEGACY_REGS:28 CLOBBERED_REGS:28 FP_TOP_REG:61 FP_SECOND_REG:61 FLOAT_REGS:61 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:49 FP_TOP_SSE_REGS:61 FP_SECOND_SSE_REGS:61 FLOAT_SSE_REGS:61 FLOAT_INT_REGS:61 INT_SSE_REGS:39 FLOAT_INT_SSE_REGS:61 ALL_REGS:61 MEM:22
  a33(r350,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a34(r216,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a35(r349,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a36(r348,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a37(r215,l0) costs: AREG:28 DREG:28 CREG:28 BREG:28 SIREG:28 DIREG:28 AD_REGS:28 Q_REGS:28 NON_Q_REGS:28 INDEX_REGS:28 GENERAL_REGS:28 LEGACY_REGS:28 CLOBBERED_REGS:28 FP_TOP_REG:61 FP_SECOND_REG:61 FLOAT_REGS:61 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:49 FP_TOP_SSE_REGS:61 FP_SECOND_SSE_REGS:61 FLOAT_SSE_REGS:61 FLOAT_INT_REGS:61 INT_SSE_REGS:39 FLOAT_INT_SSE_REGS:61 ALL_REGS:61 MEM:22
  a38(r347,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a39(r346,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a40(r203,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a41(r345,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a42(r214,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:-1 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a43(r210,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:-1 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a44(r213,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a45(r344,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a46(r212,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a47(r211,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a48(r343,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a49(r342,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a50(r209,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a51(r208,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a52(r341,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a53(r207,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a54(r206,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a55(r340,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a56(r205,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a57(r338,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:156 SSE_REGS:156 MMX_REGS:156 FP_TOP_SSE_REGS:786420 FP_SECOND_SSE_REGS:786420 FLOAT_SSE_REGS:786420 FLOAT_INT_REGS:786420 INT_SSE_REGS:156 FLOAT_INT_SSE_REGS:786420 ALL_REGS:786420 MEM:38
  a58(r339,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a59(r204,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:52 SSE_REGS:52 MMX_REGS:52 FP_TOP_SSE_REGS:262140 FP_SECOND_SSE_REGS:262140 FLOAT_SSE_REGS:262140 FLOAT_INT_REGS:262140 INT_SSE_REGS:52 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:13
  a60(r337,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a61(r202,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:-1 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a62(r201,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:-1 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a63(r199,l0) costs: AREG:0 DREG:-1 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a64(r336,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a65(r335,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a66(r334,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a67(r200,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a68(r333,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a69(r198,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a70(r332,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a71(r197,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a72(r331,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a73(r196,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:-1 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a74(r195,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:-1 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a75(r193,l0) costs: AREG:0 DREG:-1 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a76(r330,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a77(r329,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a78(r328,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a79(r194,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a80(r327,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a81(r192,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a82(r326,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a83(r191,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a84(r325,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a85(r190,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:-1 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a86(r189,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:-1 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a87(r324,l0) costs: AREG:0 DREG:-1 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a88(r323,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a89(r322,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a90(r188,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a91(r321,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a92(r187,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a93(r320,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a94(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a95(r319,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a96(r186,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:-1 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a97(r182,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:-1 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a98(r178,l0) costs: AREG:0 DREG:-1 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a99(r185,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a100(r318,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a101(r184,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a102(r183,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a103(r317,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a104(r181,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a105(r316,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a106(r180,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a107(r179,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a108(r315,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a109(r314,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a110(r177,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a111(r176,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a112(r313,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a113(r175,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a114(r174,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a115(r312,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a116(r173,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a117(r310,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:156 SSE_REGS:156 MMX_REGS:156 FP_TOP_SSE_REGS:786420 FP_SECOND_SSE_REGS:786420 FLOAT_SSE_REGS:786420 FLOAT_INT_REGS:786420 INT_SSE_REGS:156 FLOAT_INT_SSE_REGS:786420 ALL_REGS:786420 MEM:38
  a118(r311,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a119(r172,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:52 SSE_REGS:52 MMX_REGS:52 FP_TOP_SSE_REGS:262140 FP_SECOND_SSE_REGS:262140 FLOAT_SSE_REGS:262140 FLOAT_INT_REGS:262140 INT_SSE_REGS:52 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:13
  a120(r309,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a121(r171,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:-1 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a122(r167,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:-1 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a123(r170,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a124(r308,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a125(r169,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a126(r168,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a127(r307,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a128(r306,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a129(r166,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a130(r165,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a131(r305,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a132(r304,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:-1 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a133(r164,l0) costs: AREG:0 DREG:-1 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a134(r303,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a135(r163,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a136(r162,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a137(r302,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a138(r161,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a139(r300,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:156 SSE_REGS:156 MMX_REGS:156 FP_TOP_SSE_REGS:786420 FP_SECOND_SSE_REGS:786420 FLOAT_SSE_REGS:786420 FLOAT_INT_REGS:786420 INT_SSE_REGS:156 FLOAT_INT_SSE_REGS:786420 ALL_REGS:786420 MEM:38
  a140(r301,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a141(r160,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:52 SSE_REGS:52 MMX_REGS:52 FP_TOP_SSE_REGS:262140 FP_SECOND_SSE_REGS:262140 FLOAT_SSE_REGS:262140 FLOAT_INT_REGS:262140 INT_SSE_REGS:52 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:13
  a142(r299,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a143(r159,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:-1 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a144(r155,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:-1 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a145(r152,l0) costs: AREG:0 DREG:-1 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a146(r158,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a147(r298,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a148(r157,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a149(r156,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a150(r297,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a151(r296,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a152(r154,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a153(r153,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a154(r295,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a155(r294,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a156(r151,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a157(r292,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:156 SSE_REGS:156 MMX_REGS:156 FP_TOP_SSE_REGS:786420 FP_SECOND_SSE_REGS:786420 FLOAT_SSE_REGS:786420 FLOAT_INT_REGS:786420 INT_SSE_REGS:156 FLOAT_INT_SSE_REGS:786420 ALL_REGS:786420 MEM:38
  a158(r293,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a159(r150,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:52 SSE_REGS:52 MMX_REGS:52 FP_TOP_SSE_REGS:262140 FP_SECOND_SSE_REGS:262140 FLOAT_SSE_REGS:262140 FLOAT_INT_REGS:262140 INT_SSE_REGS:52 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:13
  a160(r291,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a161(r290,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a162(r144,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a163(r149,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a164(r289,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a165(r148,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a166(r147,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a167(r288,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a168(r146,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a169(r286,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:156 SSE_REGS:156 MMX_REGS:156 FP_TOP_SSE_REGS:786420 FP_SECOND_SSE_REGS:786420 FLOAT_SSE_REGS:786420 FLOAT_INT_REGS:786420 INT_SSE_REGS:156 FLOAT_INT_SSE_REGS:786420 ALL_REGS:786420 MEM:38
  a170(r287,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a171(r145,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:52 SSE_REGS:52 MMX_REGS:52 FP_TOP_SSE_REGS:262140 FP_SECOND_SSE_REGS:262140 FLOAT_SSE_REGS:262140 FLOAT_INT_REGS:262140 INT_SSE_REGS:52 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:13
  a172(r285,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a173(r284,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a174(r143,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a175(r282,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:156 SSE_REGS:156 MMX_REGS:156 FP_TOP_SSE_REGS:786420 FP_SECOND_SSE_REGS:786420 FLOAT_SSE_REGS:786420 FLOAT_INT_REGS:786420 INT_SSE_REGS:156 FLOAT_INT_SSE_REGS:786420 ALL_REGS:786420 MEM:38
  a176(r283,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a177(r142,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:52 SSE_REGS:52 MMX_REGS:52 FP_TOP_SSE_REGS:262140 FP_SECOND_SSE_REGS:262140 FLOAT_SSE_REGS:262140 FLOAT_INT_REGS:262140 INT_SSE_REGS:52 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:13
  a178(r281,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a179(r278,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a180(r280,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a181(r279,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a182(r277,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a183(r276,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a184(r136,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a185(r141,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a186(r275,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a187(r140,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a188(r139,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a189(r274,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a190(r138,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a191(r272,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:156 SSE_REGS:156 MMX_REGS:156 FP_TOP_SSE_REGS:786420 FP_SECOND_SSE_REGS:786420 FLOAT_SSE_REGS:786420 FLOAT_INT_REGS:786420 INT_SSE_REGS:156 FLOAT_INT_SSE_REGS:786420 ALL_REGS:786420 MEM:38
  a192(r273,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a193(r137,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:52 SSE_REGS:52 MMX_REGS:52 FP_TOP_SSE_REGS:262140 FP_SECOND_SSE_REGS:262140 FLOAT_SSE_REGS:262140 FLOAT_INT_REGS:262140 INT_SSE_REGS:52 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:13
  a194(r271,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a195(r270,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a196(r135,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a197(r268,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:156 SSE_REGS:156 MMX_REGS:156 FP_TOP_SSE_REGS:786420 FP_SECOND_SSE_REGS:786420 FLOAT_SSE_REGS:786420 FLOAT_INT_REGS:786420 INT_SSE_REGS:156 FLOAT_INT_SSE_REGS:786420 ALL_REGS:786420 MEM:38
  a198(r269,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a199(r134,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:52 SSE_REGS:52 MMX_REGS:52 FP_TOP_SSE_REGS:262140 FP_SECOND_SSE_REGS:262140 FLOAT_SSE_REGS:262140 FLOAT_INT_REGS:262140 INT_SSE_REGS:52 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:13
  a200(r267,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a201(r264,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a202(r266,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a203(r265,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a204(r263,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a205(r133,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a206(r132,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a207(r262,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a208(r131,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a209(r260,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:156 SSE_REGS:156 MMX_REGS:156 FP_TOP_SSE_REGS:786420 FP_SECOND_SSE_REGS:786420 FLOAT_SSE_REGS:786420 FLOAT_INT_REGS:786420 INT_SSE_REGS:156 FLOAT_INT_SSE_REGS:786420 ALL_REGS:786420 MEM:38
  a210(r261,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a211(r130,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:52 SSE_REGS:52 MMX_REGS:52 FP_TOP_SSE_REGS:262140 FP_SECOND_SSE_REGS:262140 FLOAT_SSE_REGS:262140 FLOAT_INT_REGS:262140 INT_SSE_REGS:52 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:13
  a212(r259,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a213(r258,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a214(r257,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a215(r256,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a216(r129,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a217(r128,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a218(r107,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a219(r127,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a220(r117,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a221(r126,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a222(r125,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a223(r124,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a224(r121,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a225(r123,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a226(r122,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a227(r255,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a228(r120,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a229(r254,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a230(r119,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a231(r118,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a232(r253,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a233(r116,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a234(r115,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a235(r114,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a236(r111,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a237(r113,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a238(r112,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a239(r252,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a240(r110,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a241(r251,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a242(r109,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a243(r108,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a244(r250,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a245(r106,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a246(r97,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a247(r105,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a248(r104,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a249(r103,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a250(r101,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a251(r102,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a252(r249,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a253(r100,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a254(r248,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a255(r99,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a256(r98,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a257(r247,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a258(r96,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a259(r95,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a260(r94,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a261(r92,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a262(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a263(r246,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a264(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a265(r245,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a266(r90,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a267(r89,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a268(r244,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a269(r243,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a270(r242,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a271(r88,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a272(r87,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a273(r72,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a274(r86,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a275(r79,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a276(r85,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a277(r84,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a278(r83,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a279(r82,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a280(r241,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a281(r81,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a282(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a283(r240,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a284(r78,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a285(r77,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a286(r76,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a287(r75,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a288(r239,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a289(r74,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a290(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a291(r238,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a292(r71,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a293(r65,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a294(r70,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a295(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a296(r68,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a297(r237,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a298(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a299(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a300(r236,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a301(r64,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a302(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a303(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a304(r235,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a305(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a306(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a307(r234,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7

   Insn 578(l0): point = 0
   Insn 575(l0): point = 2
   Insn 571(l0): point = 4
   Insn 568(l0): point = 6
   Insn 543(l0): point = 9
   Insn 542(l0): point = 11
   Insn 541(l0): point = 13
   Insn 540(l0): point = 15
   Insn 539(l0): point = 17
   Insn 538(l0): point = 19
   Insn 537(l0): point = 21
   Insn 536(l0): point = 23
   Insn 535(l0): point = 25
   Insn 534(l0): point = 27
   Insn 533(l0): point = 29
   Insn 532(l0): point = 31
   Insn 531(l0): point = 33
   Insn 530(l0): point = 35
   Insn 529(l0): point = 37
   Insn 566(l0): point = 40
   Insn 565(l0): point = 42
   Insn 563(l0): point = 44
   Insn 562(l0): point = 46
   Insn 559(l0): point = 49
   Insn 556(l0): point = 52
   Insn 555(l0): point = 54
   Insn 554(l0): point = 56
   Insn 553(l0): point = 58
   Insn 552(l0): point = 60
   Insn 551(l0): point = 62
   Insn 550(l0): point = 64
   Insn 549(l0): point = 66
   Insn 548(l0): point = 68
   Insn 547(l0): point = 70
   Insn 546(l0): point = 72
   Insn 545(l0): point = 74
   Insn 606(l0): point = 77
   Insn 525(l0): point = 79
   Insn 522(l0): point = 82
   Insn 521(l0): point = 84
   Insn 520(l0): point = 86
   Insn 519(l0): point = 88
   Insn 518(l0): point = 90
   Insn 517(l0): point = 92
   Insn 516(l0): point = 94
   Insn 515(l0): point = 96
   Insn 514(l0): point = 98
   Insn 513(l0): point = 100
   Insn 512(l0): point = 102
   Insn 511(l0): point = 104
   Insn 508(l0): point = 107
   Insn 507(l0): point = 109
   Insn 506(l0): point = 111
   Insn 505(l0): point = 113
   Insn 504(l0): point = 115
   Insn 502(l0): point = 118
   Insn 501(l0): point = 120
   Insn 500(l0): point = 122
   Insn 499(l0): point = 124
   Insn 497(l0): point = 127
   Insn 496(l0): point = 129
   Insn 495(l0): point = 131
   Insn 494(l0): point = 134
   Insn 493(l0): point = 136
   Insn 492(l0): point = 138
   Insn 491(l0): point = 140
   Insn 490(l0): point = 142
   Insn 489(l0): point = 144
   Insn 487(l0): point = 147
   Insn 486(l0): point = 149
   Insn 485(l0): point = 151
   Insn 484(l0): point = 154
   Insn 483(l0): point = 156
   Insn 482(l0): point = 158
   Insn 481(l0): point = 160
   Insn 480(l0): point = 162
   Insn 453(l0): point = 165
   Insn 452(l0): point = 167
   Insn 451(l0): point = 169
   Insn 450(l0): point = 171
   Insn 449(l0): point = 173
   Insn 448(l0): point = 175
   Insn 447(l0): point = 177
   Insn 446(l0): point = 179
   Insn 445(l0): point = 181
   Insn 444(l0): point = 183
   Insn 443(l0): point = 185
   Insn 442(l0): point = 187
   Insn 441(l0): point = 189
   Insn 440(l0): point = 191
   Insn 439(l0): point = 193
   Insn 478(l0): point = 196
   Insn 477(l0): point = 198
   Insn 475(l0): point = 200
   Insn 474(l0): point = 202
   Insn 471(l0): point = 205
   Insn 468(l0): point = 208
   Insn 467(l0): point = 210
   Insn 466(l0): point = 212
   Insn 465(l0): point = 214
   Insn 464(l0): point = 216
   Insn 463(l0): point = 218
   Insn 462(l0): point = 220
   Insn 461(l0): point = 222
   Insn 460(l0): point = 224
   Insn 459(l0): point = 226
   Insn 458(l0): point = 228
   Insn 457(l0): point = 230
   Insn 456(l0): point = 232
   Insn 455(l0): point = 234
   Insn 604(l0): point = 237
   Insn 435(l0): point = 239
   Insn 432(l0): point = 242
   Insn 431(l0): point = 244
   Insn 430(l0): point = 246
   Insn 429(l0): point = 248
   Insn 428(l0): point = 250
   Insn 427(l0): point = 252
   Insn 426(l0): point = 254
   Insn 425(l0): point = 256
   Insn 424(l0): point = 258
   Insn 423(l0): point = 260
   Insn 422(l0): point = 262
   Insn 421(l0): point = 264
   Insn 420(l0): point = 266
   Insn 419(l0): point = 268
   Insn 418(l0): point = 270
   Insn 417(l0): point = 272
   Insn 415(l0): point = 275
   Insn 414(l0): point = 277
   Insn 413(l0): point = 279
   Insn 412(l0): point = 281
   Insn 409(l0): point = 284
   Insn 408(l0): point = 286
   Insn 407(l0): point = 288
   Insn 406(l0): point = 290
   Insn 405(l0): point = 292
   Insn 404(l0): point = 294
   Insn 403(l0): point = 296
   Insn 402(l0): point = 298
   Insn 401(l0): point = 300
   Insn 400(l0): point = 302
   Insn 399(l0): point = 304
   Insn 398(l0): point = 306
   Insn 397(l0): point = 308
   Insn 396(l0): point = 310
   Insn 395(l0): point = 312
   Insn 394(l0): point = 314
   Insn 392(l0): point = 317
   Insn 391(l0): point = 319
   Insn 390(l0): point = 321
   Insn 389(l0): point = 323
   Insn 386(l0): point = 326
   Insn 385(l0): point = 328
   Insn 384(l0): point = 330
   Insn 383(l0): point = 332
   Insn 382(l0): point = 334
   Insn 381(l0): point = 336
   Insn 380(l0): point = 338
   Insn 379(l0): point = 340
   Insn 378(l0): point = 342
   Insn 377(l0): point = 344
   Insn 376(l0): point = 346
   Insn 375(l0): point = 348
   Insn 373(l0): point = 351
   Insn 372(l0): point = 353
   Insn 371(l0): point = 355
   Insn 370(l0): point = 357
   Insn 594(l0): point = 360
   Insn 57(l0): point = 362
   Insn 56(l0): point = 364
   Insn 55(l0): point = 366
   Insn 54(l0): point = 368
   Insn 53(l0): point = 370
   Insn 52(l0): point = 372
   Insn 51(l0): point = 374
   Insn 50(l0): point = 376
   Insn 49(l0): point = 378
   Insn 48(l0): point = 380
   Insn 47(l0): point = 382
   Insn 46(l0): point = 384
   Insn 45(l0): point = 386
   Insn 44(l0): point = 388
   Insn 43(l0): point = 390
   Insn 42(l0): point = 392
   Insn 41(l0): point = 394
   Insn 40(l0): point = 396
   Insn 39(l0): point = 398
   Insn 38(l0): point = 400
   Insn 37(l0): point = 402
   Insn 36(l0): point = 404
   Insn 35(l0): point = 406
   Insn 34(l0): point = 408
   Insn 33(l0): point = 410
   Insn 32(l0): point = 412
   Insn 31(l0): point = 414
   Insn 30(l0): point = 416
   Insn 29(l0): point = 418
   Insn 28(l0): point = 420
   Insn 27(l0): point = 422
   Insn 26(l0): point = 424
   Insn 25(l0): point = 426
   Insn 24(l0): point = 428
   Insn 23(l0): point = 430
   Insn 22(l0): point = 432
   Insn 21(l0): point = 434
   Insn 20(l0): point = 436
   Insn 19(l0): point = 438
   Insn 18(l0): point = 440
   Insn 17(l0): point = 442
   Insn 16(l0): point = 444
   Insn 15(l0): point = 446
   Insn 14(l0): point = 448
   Insn 368(l0): point = 451
   Insn 367(l0): point = 453
   Insn 365(l0): point = 455
   Insn 364(l0): point = 457
   Insn 361(l0): point = 460
   Insn 336(l0): point = 463
   Insn 335(l0): point = 465
   Insn 334(l0): point = 467
   Insn 333(l0): point = 469
   Insn 332(l0): point = 471
   Insn 331(l0): point = 473
   Insn 330(l0): point = 475
   Insn 329(l0): point = 477
   Insn 328(l0): point = 479
   Insn 327(l0): point = 481
   Insn 326(l0): point = 483
   Insn 325(l0): point = 485
   Insn 324(l0): point = 487
   Insn 323(l0): point = 489
   Insn 322(l0): point = 491
   Insn 296(l0): point = 494
   Insn 295(l0): point = 496
   Insn 294(l0): point = 498
   Insn 293(l0): point = 500
   Insn 292(l0): point = 502
   Insn 291(l0): point = 504
   Insn 290(l0): point = 506
   Insn 289(l0): point = 508
   Insn 288(l0): point = 510
   Insn 287(l0): point = 512
   Insn 286(l0): point = 514
   Insn 285(l0): point = 516
   Insn 284(l0): point = 518
   Insn 283(l0): point = 520
   Insn 282(l0): point = 522
   Insn 281(l0): point = 524
   Insn 280(l0): point = 526
   Insn 279(l0): point = 528
   Insn 278(l0): point = 530
   Insn 277(l0): point = 532
   Insn 276(l0): point = 534
   Insn 275(l0): point = 536
   Insn 274(l0): point = 538
   Insn 273(l0): point = 540
   Insn 272(l0): point = 542
   Insn 271(l0): point = 544
   Insn 270(l0): point = 546
   Insn 269(l0): point = 548
   Insn 268(l0): point = 550
   Insn 267(l0): point = 552
   Insn 266(l0): point = 554
   Insn 265(l0): point = 556
   Insn 264(l0): point = 558
   Insn 263(l0): point = 560
   Insn 262(l0): point = 562
   Insn 261(l0): point = 564
   Insn 260(l0): point = 566
   Insn 259(l0): point = 568
   Insn 258(l0): point = 570
   Insn 257(l0): point = 572
   Insn 256(l0): point = 574
   Insn 255(l0): point = 576
   Insn 150(l0): point = 579
   Insn 149(l0): point = 581
   Insn 148(l0): point = 583
   Insn 147(l0): point = 585
   Insn 146(l0): point = 587
   Insn 145(l0): point = 589
   Insn 144(l0): point = 591
   Insn 143(l0): point = 593
   Insn 142(l0): point = 595
   Insn 141(l0): point = 597
   Insn 140(l0): point = 599
   Insn 139(l0): point = 601
   Insn 138(l0): point = 603
   Insn 137(l0): point = 605
   Insn 136(l0): point = 607
   Insn 134(l0): point = 610
   Insn 133(l0): point = 612
   Insn 129(l0): point = 615
   Insn 126(l0): point = 618
   Insn 125(l0): point = 620
   Insn 120(l0): point = 623
   Insn 119(l0): point = 625
   Insn 118(l0): point = 627
   Insn 117(l0): point = 629
   Insn 116(l0): point = 631
   Insn 115(l0): point = 633
   Insn 114(l0): point = 635
   Insn 113(l0): point = 637
   Insn 112(l0): point = 639
   Insn 111(l0): point = 641
   Insn 110(l0): point = 643
   Insn 109(l0): point = 645
   Insn 108(l0): point = 647
   Insn 107(l0): point = 649
   Insn 106(l0): point = 651
   Insn 105(l0): point = 653
   Insn 104(l0): point = 655
   Insn 103(l0): point = 657
   Insn 102(l0): point = 659
   Insn 101(l0): point = 661
   Insn 100(l0): point = 663
   Insn 99(l0): point = 665
   Insn 98(l0): point = 667
   Insn 97(l0): point = 669
   Insn 96(l0): point = 671
   Insn 95(l0): point = 673
   Insn 94(l0): point = 675
   Insn 93(l0): point = 677
   Insn 92(l0): point = 679
   Insn 91(l0): point = 681
   Insn 90(l0): point = 683
   Insn 89(l0): point = 685
   Insn 88(l0): point = 687
   Insn 87(l0): point = 689
   Insn 86(l0): point = 691
   Insn 85(l0): point = 693
   Insn 84(l0): point = 695
   Insn 83(l0): point = 697
   Insn 82(l0): point = 699
   Insn 81(l0): point = 701
   Insn 80(l0): point = 703
   Insn 79(l0): point = 705
   Insn 78(l0): point = 707
   Insn 77(l0): point = 709
   Insn 76(l0): point = 711
   Insn 75(l0): point = 713
   Insn 74(l0): point = 715
   Insn 73(l0): point = 717
   Insn 72(l0): point = 719
   Insn 71(l0): point = 721
   Insn 70(l0): point = 723
   Insn 69(l0): point = 725
   Insn 68(l0): point = 727
   Insn 67(l0): point = 729
   Insn 66(l0): point = 731
   Insn 65(l0): point = 733
   Insn 64(l0): point = 735
   Insn 63(l0): point = 737
   Insn 62(l0): point = 739
   Insn 61(l0): point = 741
   Insn 207(l0): point = 744
   Insn 206(l0): point = 746
   Insn 205(l0): point = 748
   Insn 252(l0): point = 751
   Insn 251(l0): point = 753
   Insn 250(l0): point = 755
   Insn 246(l0): point = 758
   Insn 245(l0): point = 760
   Insn 244(l0): point = 762
   Insn 243(l0): point = 764
   Insn 242(l0): point = 766
   Insn 241(l0): point = 768
   Insn 240(l0): point = 770
   Insn 239(l0): point = 772
   Insn 238(l0): point = 774
   Insn 237(l0): point = 776
   Insn 236(l0): point = 778
   Insn 235(l0): point = 780
   Insn 234(l0): point = 782
   Insn 233(l0): point = 784
   Insn 232(l0): point = 786
   Insn 231(l0): point = 788
   Insn 230(l0): point = 790
   Insn 229(l0): point = 792
   Insn 228(l0): point = 794
   Insn 227(l0): point = 796
   Insn 226(l0): point = 798
   Insn 225(l0): point = 800
   Insn 224(l0): point = 802
   Insn 223(l0): point = 804
   Insn 222(l0): point = 806
   Insn 221(l0): point = 808
   Insn 220(l0): point = 810
   Insn 219(l0): point = 812
   Insn 218(l0): point = 814
   Insn 217(l0): point = 816
   Insn 216(l0): point = 818
   Insn 215(l0): point = 820
   Insn 602(l0): point = 823
   Insn 600(l0): point = 826
   Insn 199(l0): point = 829
   Insn 198(l0): point = 831
   Insn 197(l0): point = 833
   Insn 193(l0): point = 836
   Insn 192(l0): point = 838
   Insn 191(l0): point = 840
   Insn 190(l0): point = 842
   Insn 189(l0): point = 844
   Insn 188(l0): point = 846
   Insn 187(l0): point = 848
   Insn 186(l0): point = 850
   Insn 185(l0): point = 852
   Insn 184(l0): point = 854
   Insn 183(l0): point = 856
   Insn 182(l0): point = 858
   Insn 181(l0): point = 860
   Insn 180(l0): point = 862
   Insn 179(l0): point = 864
   Insn 178(l0): point = 866
   Insn 177(l0): point = 868
   Insn 176(l0): point = 870
   Insn 175(l0): point = 872
   Insn 174(l0): point = 874
   Insn 173(l0): point = 876
   Insn 172(l0): point = 878
   Insn 171(l0): point = 880
   Insn 170(l0): point = 882
   Insn 169(l0): point = 884
   Insn 168(l0): point = 886
   Insn 167(l0): point = 888
   Insn 166(l0): point = 890
   Insn 165(l0): point = 892
   Insn 164(l0): point = 894
   Insn 163(l0): point = 896
   Insn 162(l0): point = 898
   Insn 597(l0): point = 901
   Insn 154(l0): point = 904
   Insn 153(l0): point = 906
   Insn 152(l0): point = 908
   Insn 319(l0): point = 911
   Insn 318(l0): point = 913
   Insn 317(l0): point = 915
   Insn 316(l0): point = 917
   Insn 315(l0): point = 919
   Insn 314(l0): point = 921
   Insn 313(l0): point = 923
   Insn 312(l0): point = 925
   Insn 311(l0): point = 927
   Insn 310(l0): point = 929
   Insn 309(l0): point = 931
   Insn 308(l0): point = 933
   Insn 307(l0): point = 935
   Insn 306(l0): point = 937
   Insn 305(l0): point = 939
   Insn 304(l0): point = 941
   Insn 303(l0): point = 943
   Insn 302(l0): point = 945
   Insn 301(l0): point = 947
   Insn 300(l0): point = 949
   Insn 299(l0): point = 951
   Insn 298(l0): point = 953
   Insn 358(l0): point = 956
   Insn 357(l0): point = 958
   Insn 356(l0): point = 960
   Insn 355(l0): point = 962
   Insn 354(l0): point = 964
   Insn 353(l0): point = 966
   Insn 352(l0): point = 968
   Insn 351(l0): point = 970
   Insn 350(l0): point = 972
   Insn 349(l0): point = 974
   Insn 348(l0): point = 976
   Insn 347(l0): point = 978
   Insn 346(l0): point = 980
   Insn 345(l0): point = 982
   Insn 344(l0): point = 984
   Insn 343(l0): point = 986
   Insn 342(l0): point = 988
   Insn 341(l0): point = 990
   Insn 340(l0): point = 992
   Insn 339(l0): point = 994
   Insn 338(l0): point = 996
   Insn 592(l0): point = 999
   Insn 10(l0): point = 1001
   Insn 6(l0): point = 1003
   Insn 5(l0): point = 1005
   Insn 4(l0): point = 1007
   Insn 3(l0): point = 1009
   Insn 2(l0): point = 1011
 a0(r233): [3..4]
 a1(r232): [5..6]
 a2(r224): [43..44]
 a3(r366): [45..46]
 a4(r231): [55..66]
 a5(r230): [57..70]
 a6(r365): [59..62]
 a7(r364): [61..64]
 a8(r363): [67..68]
 a9(r229): [71..72]
 a10(r362): [73..74]
 a11(r228): [12..13]
 a12(r227): [14..15]
 a13(r361): [16..17]
 a14(r226): [16..19]
 a15(r359): [24..33] [20..21]
 a16(r360): [22..23]
 a17(r225): [26..35]
 a18(r358): [36..37]
 a19(r223): [85..96]
 a20(r222): [87..100]
 a21(r357): [89..92]
 a22(r356): [91..94]
 a23(r355): [97..98]
 a24(r221): [101..102]
 a25(r354): [103..104]
 a26(r220): [110..111]
 a27(r219): [112..113]
 a28(r353): [114..115]
 a29(r218): [121..122]
 a30(r352): [123..124]
 a31(r351): [130..131]
 a32(r217): [130..140]
 a33(r350): [137..138]
 a34(r216): [141..142]
 a35(r349): [143..144]
 a36(r348): [150..151]
 a37(r215): [150..160]
 a38(r347): [157..158]
 a39(r346): [161..162]
 a40(r203): [199..200]
 a41(r345): [201..202]
 a42(r214): [211..214]
 a43(r210): [213..226]
 a44(r213): [215..216]
 a45(r344): [217..218]
 a46(r212): [217..220]
 a47(r211): [221..222]
 a48(r343): [223..224]
 a49(r342): [227..228]
 a50(r209): [227..230]
 a51(r208): [231..232]
 a52(r341): [233..234]
 a53(r207): [168..169]
 a54(r206): [170..171]
 a55(r340): [172..173]
 a56(r205): [172..175]
 a57(r338): [180..189] [176..177]
 a58(r339): [178..179]
 a59(r204): [182..191]
 a60(r337): [192..193]
 a61(r202): [245..258]
 a62(r201): [247..262]
 a63(r199): [249..268]
 a64(r336): [251..254]
 a65(r335): [253..256]
 a66(r334): [259..260]
 a67(r200): [263..264]
 a68(r333): [265..266]
 a69(r198): [269..270]
 a70(r332): [271..272]
 a71(r197): [278..279]
 a72(r331): [280..281]
 a73(r196): [287..300]
 a74(r195): [289..304]
 a75(r193): [291..310]
 a76(r330): [293..296]
 a77(r329): [295..298]
 a78(r328): [301..302]
 a79(r194): [305..306]
 a80(r327): [307..308]
 a81(r192): [311..312]
 a82(r326): [313..314]
 a83(r191): [320..321]
 a84(r325): [322..323]
 a85(r190): [329..340]
 a86(r189): [331..344]
 a87(r324): [333..336]
 a88(r323): [335..338]
 a89(r322): [341..342]
 a90(r188): [345..346]
 a91(r321): [347..348]
 a92(r187): [354..355]
 a93(r320): [356..357]
 a94(r59): [454..455]
 a95(r319): [456..457]
 a96(r186): [959..964]
 a97(r182): [961..976]
 a98(r178): [963..988]
 a99(r185): [965..966]
 a100(r318): [967..968]
 a101(r184): [967..970]
 a102(r183): [971..972]
 a103(r317): [973..974]
 a104(r181): [977..978]
 a105(r316): [979..980]
 a106(r180): [979..982]
 a107(r179): [983..984]
 a108(r315): [985..986]
 a109(r314): [989..990]
 a110(r177): [989..992]
 a111(r176): [993..994]
 a112(r313): [995..996]
 a113(r175): [466..467]
 a114(r174): [468..469]
 a115(r312): [470..471]
 a116(r173): [470..473]
 a117(r310): [478..487] [474..475]
 a118(r311): [476..477]
 a119(r172): [480..489]
 a120(r309): [490..491]
 a121(r171): [914..917]
 a122(r167): [916..929]
 a123(r170): [918..919]
 a124(r308): [920..921]
 a125(r169): [920..923]
 a126(r168): [924..925]
 a127(r307): [926..927]
 a128(r306): [930..931]
 a129(r166): [930..933]
 a130(r165): [934..935]
 a131(r305): [936..937]
 a132(r304): [946..949]
 a133(r164): [948..951]
 a134(r303): [952..953]
 a135(r163): [497..498]
 a136(r162): [499..500]
 a137(r302): [501..502]
 a138(r161): [501..504]
 a139(r300): [509..518] [505..506]
 a140(r301): [507..508]
 a141(r160): [511..520]
 a142(r299): [521..522]
 a143(r159): [527..532]
 a144(r155): [529..544]
 a145(r152): [531..554]
 a146(r158): [533..534]
 a147(r298): [535..536]
 a148(r157): [535..538]
 a149(r156): [539..540]
 a150(r297): [541..542]
 a151(r296): [545..546]
 a152(r154): [545..548]
 a153(r153): [549..550]
 a154(r295): [551..552]
 a155(r294): [555..556]
 a156(r151): [555..558]
 a157(r292): [563..572] [559..560]
 a158(r293): [561..562]
 a159(r150): [565..574]
 a160(r291): [575..576]
 a161(r290): [754..755]
 a162(r144): [759..790]
 a163(r149): [759..760]
 a164(r289): [761..762]
 a165(r148): [761..764]
 a166(r147): [765..766]
 a167(r288): [767..768]
 a168(r146): [767..770]
 a169(r286): [775..784] [771..772]
 a170(r287): [773..774]
 a171(r145): [777..786]
 a172(r285): [787..788]
 a173(r284): [791..792]
 a174(r143): [791..794]
 a175(r282): [799..808] [795..796]
 a176(r283): [797..798]
 a177(r142): [801..810]
 a178(r281): [811..812]
 a179(r278): [815..816]
 a180(r280): [817..818]
 a181(r279): [817..820]
 a182(r277): [747..748]
 a183(r276): [832..833]
 a184(r136): [837..868]
 a185(r141): [837..838]
 a186(r275): [839..840]
 a187(r140): [839..842]
 a188(r139): [843..844]
 a189(r274): [845..846]
 a190(r138): [845..848]
 a191(r272): [853..862] [849..850]
 a192(r273): [851..852]
 a193(r137): [855..864]
 a194(r271): [865..866]
 a195(r270): [869..870]
 a196(r135): [869..872]
 a197(r268): [877..886] [873..874]
 a198(r269): [875..876]
 a199(r134): [879..888]
 a200(r267): [889..890]
 a201(r264): [893..894]
 a202(r266): [895..896]
 a203(r265): [895..898]
 a204(r263): [907..908]
 a205(r133): [582..583]
 a206(r132): [584..585]
 a207(r262): [586..587]
 a208(r131): [586..589]
 a209(r260): [594..603] [590..591]
 a210(r261): [592..593]
 a211(r130): [596..605]
 a212(r259): [606..607]
 a213(r258): [619..620]
 a214(r257): [626..627]
 a215(r256): [630..631]
 a216(r129): [636..637]
 a217(r128): [638..639]
 a218(r107): [638..693]
 a219(r127): [640..641]
 a220(r117): [640..667]
 a221(r126): [642..643]
 a222(r125): [644..645]
 a223(r124): [646..647]
 a224(r121): [646..655]
 a225(r123): [648..649]
 a226(r122): [650..651]
 a227(r255): [652..653]
 a228(r120): [656..657]
 a229(r254): [658..659]
 a230(r119): [658..661]
 a231(r118): [662..663]
 a232(r253): [664..665]
 a233(r116): [668..669]
 a234(r115): [670..671]
 a235(r114): [672..673]
 a236(r111): [672..681]
 a237(r113): [674..675]
 a238(r112): [676..677]
 a239(r252): [678..679]
 a240(r110): [682..683]
 a241(r251): [684..685]
 a242(r109): [684..687]
 a243(r108): [688..689]
 a244(r250): [690..691]
 a245(r106): [694..695]
 a246(r97): [694..719]
 a247(r105): [696..697]
 a248(r104): [698..699]
 a249(r103): [700..701]
 a250(r101): [700..707]
 a251(r102): [702..703]
 a252(r249): [704..705]
 a253(r100): [708..709]
 a254(r248): [710..711]
 a255(r99): [710..713]
 a256(r98): [714..715]
 a257(r247): [716..717]
 a258(r96): [720..721]
 a259(r95): [722..723]
 a260(r94): [724..725]
 a261(r92): [724..731]
 a262(r93): [726..727]
 a263(r246): [728..729]
 a264(r91): [732..733]
 a265(r245): [734..735]
 a266(r90): [734..737]
 a267(r89): [738..739]
 a268(r244): [740..741]
 a269(r243): [365..366]
 a270(r242): [369..370]
 a271(r88): [375..376]
 a272(r87): [377..378]
 a273(r72): [377..416]
 a274(r86): [379..380]
 a275(r79): [379..398]
 a276(r85): [381..382]
 a277(r84): [383..384]
 a278(r83): [385..386]
 a279(r82): [387..388]
 a280(r241): [389..390]
 a281(r81): [389..392]
 a282(r80): [393..394]
 a283(r240): [395..396]
 a284(r78): [399..400]
 a285(r77): [401..402]
 a286(r76): [403..404]
 a287(r75): [405..406]
 a288(r239): [407..408]
 a289(r74): [407..410]
 a290(r73): [411..412]
 a291(r238): [413..414]
 a292(r71): [417..418]
 a293(r65): [417..434]
 a294(r70): [419..420]
 a295(r69): [421..422]
 a296(r68): [423..424]
 a297(r237): [425..426]
 a298(r67): [425..428]
 a299(r66): [429..430]
 a300(r236): [431..432]
 a301(r64): [435..436]
 a302(r63): [437..438]
 a303(r62): [439..440]
 a304(r235): [441..442]
 a305(r61): [441..444]
 a306(r60): [445..446]
 a307(r234): [447..448]
Compressing live ranges: from 1014 to 478 - 47%
Ranges after the compression:
 a0(r233): [0..1]
 a1(r232): [2..3]
 a2(r224): [18..19]
 a3(r366): [20..21]
 a4(r231): [22..23]
 a5(r230): [22..25]
 a6(r365): [22..23]
 a7(r364): [22..23]
 a8(r363): [24..25]
 a9(r229): [26..27]
 a10(r362): [28..29]
 a11(r228): [4..5]
 a12(r227): [6..7]
 a13(r361): [8..9]
 a14(r226): [8..9]
 a15(r359): [14..15] [10..11]
 a16(r360): [12..13]
 a17(r225): [14..15]
 a18(r358): [16..17]
 a19(r223): [30..31]
 a20(r222): [30..33]
 a21(r357): [30..31]
 a22(r356): [30..31]
 a23(r355): [32..33]
 a24(r221): [34..35]
 a25(r354): [36..37]
 a26(r220): [38..39]
 a27(r219): [40..41]
 a28(r353): [42..43]
 a29(r218): [44..45]
 a30(r352): [46..47]
 a31(r351): [48..49]
 a32(r217): [48..51]
 a33(r350): [50..51]
 a34(r216): [52..53]
 a35(r349): [54..55]
 a36(r348): [56..57]
 a37(r215): [56..59]
 a38(r347): [58..59]
 a39(r346): [60..61]
 a40(r203): [76..77]
 a41(r345): [78..79]
 a42(r214): [80..81]
 a43(r210): [80..89]
 a44(r213): [82..83]
 a45(r344): [84..85]
 a46(r212): [84..85]
 a47(r211): [86..87]
 a48(r343): [88..89]
 a49(r342): [90..91]
 a50(r209): [90..91]
 a51(r208): [92..93]
 a52(r341): [94..95]
 a53(r207): [62..63]
 a54(r206): [64..65]
 a55(r340): [66..67]
 a56(r205): [66..67]
 a57(r338): [72..73] [68..69]
 a58(r339): [70..71]
 a59(r204): [72..73]
 a60(r337): [74..75]
 a61(r202): [96..97]
 a62(r201): [96..99]
 a63(r199): [96..103]
 a64(r336): [96..97]
 a65(r335): [96..97]
 a66(r334): [98..99]
 a67(r200): [100..101]
 a68(r333): [102..103]
 a69(r198): [104..105]
 a70(r332): [106..107]
 a71(r197): [108..109]
 a72(r331): [110..111]
 a73(r196): [112..113]
 a74(r195): [112..115]
 a75(r193): [112..119]
 a76(r330): [112..113]
 a77(r329): [112..113]
 a78(r328): [114..115]
 a79(r194): [116..117]
 a80(r327): [118..119]
 a81(r192): [120..121]
 a82(r326): [122..123]
 a83(r191): [124..125]
 a84(r325): [126..127]
 a85(r190): [128..129]
 a86(r189): [128..131]
 a87(r324): [128..129]
 a88(r323): [128..129]
 a89(r322): [130..131]
 a90(r188): [132..133]
 a91(r321): [134..135]
 a92(r187): [136..137]
 a93(r320): [138..139]
 a94(r59): [204..205]
 a95(r319): [206..207]
 a96(r186): [454..455]
 a97(r182): [454..463]
 a98(r178): [454..471]
 a99(r185): [456..457]
 a100(r318): [458..459]
 a101(r184): [458..459]
 a102(r183): [460..461]
 a103(r317): [462..463]
 a104(r181): [464..465]
 a105(r316): [466..467]
 a106(r180): [466..467]
 a107(r179): [468..469]
 a108(r315): [470..471]
 a109(r314): [472..473]
 a110(r177): [472..473]
 a111(r176): [474..475]
 a112(r313): [476..477]
 a113(r175): [208..209]
 a114(r174): [210..211]
 a115(r312): [212..213]
 a116(r173): [212..213]
 a117(r310): [218..219] [214..215]
 a118(r311): [216..217]
 a119(r172): [218..219]
 a120(r309): [220..221]
 a121(r171): [434..435]
 a122(r167): [434..443]
 a123(r170): [436..437]
 a124(r308): [438..439]
 a125(r169): [438..439]
 a126(r168): [440..441]
 a127(r307): [442..443]
 a128(r306): [444..445]
 a129(r166): [444..445]
 a130(r165): [446..447]
 a131(r305): [448..449]
 a132(r304): [450..451]
 a133(r164): [450..451]
 a134(r303): [452..453]
 a135(r163): [222..223]
 a136(r162): [224..225]
 a137(r302): [226..227]
 a138(r161): [226..227]
 a139(r300): [232..233] [228..229]
 a140(r301): [230..231]
 a141(r160): [232..233]
 a142(r299): [234..235]
 a143(r159): [236..237]
 a144(r155): [236..245]
 a145(r152): [236..251]
 a146(r158): [238..239]
 a147(r298): [240..241]
 a148(r157): [240..241]
 a149(r156): [242..243]
 a150(r297): [244..245]
 a151(r296): [246..247]
 a152(r154): [246..247]
 a153(r153): [248..249]
 a154(r295): [250..251]
 a155(r294): [252..253]
 a156(r151): [252..253]
 a157(r292): [258..259] [254..255]
 a158(r293): [256..257]
 a159(r150): [258..259]
 a160(r291): [260..261]
 a161(r290): [368..369]
 a162(r144): [370..385]
 a163(r149): [370..371]
 a164(r289): [372..373]
 a165(r148): [372..373]
 a166(r147): [374..375]
 a167(r288): [376..377]
 a168(r146): [376..377]
 a169(r286): [382..383] [378..379]
 a170(r287): [380..381]
 a171(r145): [382..383]
 a172(r285): [384..385]
 a173(r284): [386..387]
 a174(r143): [386..387]
 a175(r282): [392..393] [388..389]
 a176(r283): [390..391]
 a177(r142): [392..393]
 a178(r281): [394..395]
 a179(r278): [396..397]
 a180(r280): [398..399]
 a181(r279): [398..399]
 a182(r277): [366..367]
 a183(r276): [400..401]
 a184(r136): [402..417]
 a185(r141): [402..403]
 a186(r275): [404..405]
 a187(r140): [404..405]
 a188(r139): [406..407]
 a189(r274): [408..409]
 a190(r138): [408..409]
 a191(r272): [414..415] [410..411]
 a192(r273): [412..413]
 a193(r137): [414..415]
 a194(r271): [416..417]
 a195(r270): [418..419]
 a196(r135): [418..419]
 a197(r268): [424..425] [420..421]
 a198(r269): [422..423]
 a199(r134): [424..425]
 a200(r267): [426..427]
 a201(r264): [428..429]
 a202(r266): [430..431]
 a203(r265): [430..431]
 a204(r263): [432..433]
 a205(r133): [262..263]
 a206(r132): [264..265]
 a207(r262): [266..267]
 a208(r131): [266..267]
 a209(r260): [272..273] [268..269]
 a210(r261): [270..271]
 a211(r130): [272..273]
 a212(r259): [274..275]
 a213(r258): [276..277]
 a214(r257): [278..279]
 a215(r256): [280..281]
 a216(r129): [282..283]
 a217(r128): [284..285]
 a218(r107): [284..327]
 a219(r127): [286..287]
 a220(r117): [286..307]
 a221(r126): [288..289]
 a222(r125): [290..291]
 a223(r124): [292..293]
 a224(r121): [292..299]
 a225(r123): [294..295]
 a226(r122): [296..297]
 a227(r255): [298..299]
 a228(r120): [300..301]
 a229(r254): [302..303]
 a230(r119): [302..303]
 a231(r118): [304..305]
 a232(r253): [306..307]
 a233(r116): [308..309]
 a234(r115): [310..311]
 a235(r114): [312..313]
 a236(r111): [312..319]
 a237(r113): [314..315]
 a238(r112): [316..317]
 a239(r252): [318..319]
 a240(r110): [320..321]
 a241(r251): [322..323]
 a242(r109): [322..323]
 a243(r108): [324..325]
 a244(r250): [326..327]
 a245(r106): [328..329]
 a246(r97): [328..347]
 a247(r105): [330..331]
 a248(r104): [332..333]
 a249(r103): [334..335]
 a250(r101): [334..339]
 a251(r102): [336..337]
 a252(r249): [338..339]
 a253(r100): [340..341]
 a254(r248): [342..343]
 a255(r99): [342..343]
 a256(r98): [344..345]
 a257(r247): [346..347]
 a258(r96): [348..349]
 a259(r95): [350..351]
 a260(r94): [352..353]
 a261(r92): [352..357]
 a262(r93): [354..355]
 a263(r246): [356..357]
 a264(r91): [358..359]
 a265(r245): [360..361]
 a266(r90): [360..361]
 a267(r89): [362..363]
 a268(r244): [364..365]
 a269(r243): [140..141]
 a270(r242): [142..143]
 a271(r88): [144..145]
 a272(r87): [146..147]
 a273(r72): [146..177]
 a274(r86): [148..149]
 a275(r79): [148..163]
 a276(r85): [150..151]
 a277(r84): [152..153]
 a278(r83): [154..155]
 a279(r82): [156..157]
 a280(r241): [158..159]
 a281(r81): [158..159]
 a282(r80): [160..161]
 a283(r240): [162..163]
 a284(r78): [164..165]
 a285(r77): [166..167]
 a286(r76): [168..169]
 a287(r75): [170..171]
 a288(r239): [172..173]
 a289(r74): [172..173]
 a290(r73): [174..175]
 a291(r238): [176..177]
 a292(r71): [178..179]
 a293(r65): [178..191]
 a294(r70): [180..181]
 a295(r69): [182..183]
 a296(r68): [184..185]
 a297(r237): [186..187]
 a298(r67): [186..187]
 a299(r66): [188..189]
 a300(r236): [190..191]
 a301(r64): [192..193]
 a302(r63): [194..195]
 a303(r62): [196..197]
 a304(r235): [198..199]
 a305(r61): [198..199]
 a306(r60): [200..201]
 a307(r234): [202..203]
  regions=1, blocks=48, points=478
    allocnos=308 (big 0), copies=0, conflicts=0, ranges=318
Disposition:
   94:r59  l0     0  306:r60  l0     0  305:r61  l0     1  303:r62  l0     0
  302:r63  l0     0  301:r64  l0    21  293:r65  l0    22  299:r66  l0     0
  298:r67  l0     1  296:r68  l0     0  295:r69  l0     0  294:r70  l0    21
  292:r71  l0    21  273:r72  l0    22  290:r73  l0     0  289:r74  l0     1
  287:r75  l0     0  286:r76  l0     0  285:r77  l0     0  284:r78  l0    21
  275:r79  l0    23  282:r80  l0     0  281:r81  l0     1  279:r82  l0     0
  278:r83  l0     0  277:r84  l0     0  276:r85  l0    21  274:r86  l0    21
  272:r87  l0    21  271:r88  l0    21  267:r89  l0     0  266:r90  l0     1
  264:r91  l0     0  261:r92  l0     0  262:r93  l0     1  260:r94  l0     1
  259:r95  l0     0  258:r96  l0    21  246:r97  l0    22  256:r98  l0     0
  255:r99  l0     1  253:r100 l0     0  250:r101 l0     0  251:r102 l0     1
  249:r103 l0     1  248:r104 l0     0  247:r105 l0    21  245:r106 l0    21
  218:r107 l0    22  243:r108 l0     0  242:r109 l0     1  240:r110 l0     0
  236:r111 l0     0  238:r112 l0     1  237:r113 l0     1  235:r114 l0     1
  234:r115 l0     0  233:r116 l0    21  220:r117 l0    23  231:r118 l0     0
  230:r119 l0     1  228:r120 l0     0  224:r121 l0     0  226:r122 l0     1
  225:r123 l0     1  223:r124 l0     1  222:r125 l0     0  221:r126 l0    21
  219:r127 l0    21  217:r128 l0    21  216:r129 l0    21  211:r130 l0     1
  208:r131 l0     1  206:r132 l0     0  205:r133 l0     0  199:r134 l0     1
  196:r135 l0     1  184:r136 l0     2  193:r137 l0     1  190:r138 l0     1
  188:r139 l0     0  187:r140 l0    22  185:r141 l0    21  177:r142 l0     1
  174:r143 l0     1  162:r144 l0     2  171:r145 l0     1  168:r146 l0     1
  166:r147 l0     0  165:r148 l0    21  163:r149 l0    21  159:r150 l0     1
  156:r151 l0     1  145:r152 l0     1  153:r153 l0     0  152:r154 l0     2
  144:r155 l0     2  149:r156 l0     0  148:r157 l0     4  146:r158 l0     0
  143:r159 l0     0  141:r160 l0     1  138:r161 l0     1  136:r162 l0     0
  135:r163 l0     0  133:r164 l0     1  130:r165 l0     0  129:r166 l0     1
  122:r167 l0     1  126:r168 l0     0  125:r169 l0     2  123:r170 l0     0
  121:r171 l0     0  119:r172 l0     1  116:r173 l0     1  114:r174 l0     0
  113:r175 l0     0  111:r176 l0     0  110:r177 l0     1   98:r178 l0     1
  107:r179 l0     0  106:r180 l0     2  104:r181 l0     0   97:r182 l0     2
  102:r183 l0     0  101:r184 l0     4   99:r185 l0     0   96:r186 l0     0
   92:r187 l0     0   90:r188 l0     0   86:r189 l0     4   85:r190 l0     0
   83:r191 l0     0   81:r192 l0     0   75:r193 l0     1   79:r194 l0     0
   74:r195 l0     4   73:r196 l0     0   71:r197 l0     0   69:r198 l0     0
   63:r199 l0     1   67:r200 l0     0   62:r201 l0     4   61:r202 l0     0
   40:r203 l0     0   59:r204 l0     1   56:r205 l0     1   54:r206 l0     0
   53:r207 l0     0   51:r208 l0     0   50:r209 l0     1   43:r210 l0     1
   47:r211 l0     0   46:r212 l0     2   44:r213 l0     0   42:r214 l0     0
   37:r215 l0    21   34:r216 l0     0   32:r217 l0    21   29:r218 l0     0
   27:r219 l0     0   26:r220 l0     0   24:r221 l0     0   20:r222 l0     4
   19:r223 l0     0    2:r224 l0     0   17:r225 l0     1   14:r226 l0     1
   12:r227 l0     0   11:r228 l0     0    9:r229 l0     0    5:r230 l0     4
    4:r231 l0     0    1:r232 l0     0    0:r233 l0     0  307:r234 l0     0
  304:r235 l0     0  300:r236 l0     0  297:r237 l0     0  291:r238 l0     0
  288:r239 l0     0  283:r240 l0     0  280:r241 l0     0  270:r242 l0     0
  269:r243 l0     0  268:r244 l0     0  265:r245 l0     0  263:r246 l0     1
  257:r247 l0     0  254:r248 l0     0  252:r249 l0     1  244:r250 l0     0
  241:r251 l0     0  239:r252 l0     1  232:r253 l0     0  229:r254 l0     0
  227:r255 l0     1  215:r256 l0     0  214:r257 l0    21  213:r258 l0     0
  212:r259 l0     0  209:r260 l0     0  210:r261 l0     0  207:r262 l0     0
  204:r263 l0    21  201:r264 l0    21  203:r265 l0    22  202:r266 l0    21
  200:r267 l0     0  197:r268 l0     0  198:r269 l0     0  195:r270 l0     0
  194:r271 l0     0  191:r272 l0     0  192:r273 l0     0  189:r274 l0     0
  186:r275 l0    21  183:r276 l0    21  182:r277 l0    21  179:r278 l0    21
  181:r279 l0    21  180:r280 l0    22  178:r281 l0     0  175:r282 l0     0
  176:r283 l0     0  173:r284 l0     0  172:r285 l0     0  169:r286 l0     0
  170:r287 l0     0  167:r288 l0     0  164:r289 l0    22  161:r290 l0    21
  160:r291 l0     0  157:r292 l0     0  158:r293 l0     0  155:r294 l0     0
  154:r295 l0     0  151:r296 l0     0  150:r297 l0     0  147:r298 l0     0
  142:r299 l0     0  139:r300 l0     0  140:r301 l0     0  137:r302 l0     0
  134:r303 l0     0  132:r304 l0     0  131:r305 l0     0  128:r306 l0     0
  127:r307 l0     0  124:r308 l0     0  120:r309 l0     0  117:r310 l0     0
  118:r311 l0     0  115:r312 l0     0  112:r313 l0     0  109:r314 l0     0
  108:r315 l0     0  105:r316 l0     0  103:r317 l0     0  100:r318 l0     0
   95:r319 l0     0   93:r320 l0     0   91:r321 l0     0   89:r322 l0     0
   88:r323 l0     2   87:r324 l0     1   84:r325 l0     0   82:r326 l0     0
   80:r327 l0     0   78:r328 l0     0   77:r329 l0     5   76:r330 l0     2
   72:r331 l0     0   70:r332 l0     0   68:r333 l0     0   66:r334 l0     0
   65:r335 l0     5   64:r336 l0     2   60:r337 l0     0   57:r338 l0     0
   58:r339 l0     0   55:r340 l0     0   52:r341 l0     0   49:r342 l0     0
   48:r343 l0     0   45:r344 l0     0   41:r345 l0     0   39:r346 l0     0
   38:r347 l0    22   36:r348 l0    22   35:r349 l0     0   33:r350 l0    22
   31:r351 l0    22   30:r352 l0     0   28:r353 l0     0   25:r354 l0     0
   23:r355 l0     0   22:r356 l0     2   21:r357 l0     1   18:r358 l0     0
   15:r359 l0     0   16:r360 l0     0   13:r361 l0     0   10:r362 l0     0
    8:r363 l0     0    7:r364 l0     2    6:r365 l0     1    3:r366 l0     0
+++Costs: overall -37, reg -37, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


int pre_process(int*, Preprocess*, Procpar_info*, float**, float**)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 37[r8]
;;  ref usage 	r0={15d,3u} r1={21d,9u} r2={18d,6u} r4={23d,11u} r5={23d,11u} r6={1d,47u} r7={1d,59u} r8={12d} r9={12d} r10={12d} r11={12d} r12={12d} r13={12d} r14={12d} r15={12d} r16={1d,46u} r17={154d,23u} r18={12d} r19={12d} r20={1d,176u,36e} r21={15d,4u} r22={13d} r23={13d} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={12d} r30={12d} r31={12d} r32={12d} r33={12d} r34={12d} r35={12d} r36={12d} r37={15d,3u} r38={13d} r39={12d} r40={12d} r45={12d} r46={12d} r47={12d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r59={1d,1u} r60={1d,1u} r61={1d,1u,1e} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u,1e} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u,1e} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u,1e} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u,1e} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u,1e} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u,1e} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u,1e} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,3u,2e} r131={1d,1u,1e} r132={1d,1u} r133={1d,1u} r134={1d,3u,2e} r135={1d,1u,1e} r136={1d,1u} r137={1d,3u,2e} r138={1d,1u,1e} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,3u,2e} r143={1d,1u,1e} r144={1d,1u} r145={1d,3u,2e} r146={1d,1u,1e} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,3u,2e} r151={1d,1u,1e} r152={1d,1u} r153={1d,1u} r154={1d,1u,1e} r155={1d,1u} r156={1d,1u} r157={1d,1u,1e} r158={1d,1u} r159={1d,1u} r160={1d,3u,2e} r161={1d,1u,1e} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u,1e} r167={1d,1u} r168={1d,1u} r169={1d,1u,1e} r170={1d,1u} r171={1d,1u} r172={1d,3u,2e} r173={1d,1u,1e} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u,1e} r178={1d,1u} r179={1d,1u} r180={1d,1u,1e} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u,1e} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,3u,2e} r205={1d,1u,1e} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u,1e} r210={1d,1u} r211={1d,1u} r212={1d,1u,1e} r213={1d,1u} r214={1d,1u} r215={1d,2u} r216={1d,1u} r217={1d,2u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,3u,2e} r226={1d,1u,1e} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={6d,6u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={6d,6u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={6d,6u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={6d,6u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={6d,6u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={6d,6u} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d,1u} r297={1d,1u} r298={1d,1u} r299={1d,1u} r300={6d,6u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={6d,6u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={6d,6u} r339={1d,1u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={1d,1u} r346={1d,1u} r347={1d,1u} r348={1d,1u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={6d,6u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} 
;;    total ref usage 1947{1086d,778u,83e} in 484{472 regular + 12 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 fid+0 S8 A64])
        (reg:DI 5 di [ fid ])) sim2fitman_preproc.cpp:20 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ fid ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
        (reg:DI 4 si [ preprocess ])) sim2fitman_preproc.cpp:20 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ preprocess ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])
        (reg:DI 1 dx [ procpar_info ])) sim2fitman_preproc.cpp:20 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ procpar_info ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
        (reg:DI 2 cx [ out_data ])) sim2fitman_preproc.cpp:20 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ out_data ])
        (nil)))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])
        (reg:DI 37 r8 [ scratch_data ])) sim2fitman_preproc.cpp:20 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [ scratch_data ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 592 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:32 89 {*movsi_internal}
     (nil))
(jump_insn 592 10 593 2 (set (pc)
        (label_ref 362)) sim2fitman_preproc.cpp:32 650 {jump}
     (nil)
 -> 362)
;;  succ:       23 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 593 592 366)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 234 235 236 237 238 239 240 241 242 243
(code_label 366 593 13 3 17 "" [1 uses])
(note 13 366 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg:SI 234)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:44 89 {*movsi_internal}
     (nil))
(insn 15 14 16 3 (set (reg:DI 60 [ D.6863 ])
        (sign_extend:DI (reg:SI 234))) sim2fitman_preproc.cpp:44 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 234)
        (nil)))
(insn 16 15 17 3 (parallel [
            (set (reg:DI 61 [ D.6863 ])
                (ashift:DI (reg:DI 60 [ D.6863 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:44 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 60 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 17 16 18 3 (set (reg/f:DI 235)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:44 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 3 (parallel [
            (set (reg/f:DI 62 [ D.6864 ])
                (plus:DI (reg:DI 61 [ D.6863 ])
                    (reg/f:DI 235)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:44 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 235)
        (expr_list:REG_DEAD (reg:DI 61 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                        (reg:DI 61 [ D.6863 ]))
                    (nil))))))
(insn 19 18 20 3 (set (reg/f:DI 63 [ D.6865 ])
        (mem/f:DI (reg/f:DI 62 [ D.6864 ]) [0 *_15+0 S8 A64])) sim2fitman_preproc.cpp:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 62 [ D.6864 ])
        (nil)))
(insn 20 19 21 3 (set (reg:SF 64 [ D.6866 ])
        (mem:SF (reg/f:DI 63 [ D.6865 ]) [0 *_16+0 S4 A32])) sim2fitman_preproc.cpp:44 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 63 [ D.6865 ])
        (nil)))
(insn 21 20 22 3 (set (reg:DF 65 [ D.6867 ])
        (float_extend:DF (reg:SF 64 [ D.6866 ]))) sim2fitman_preproc.cpp:44 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 64 [ D.6866 ])
        (nil)))
(insn 22 21 23 3 (set (reg:SI 236)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:44 89 {*movsi_internal}
     (nil))
(insn 23 22 24 3 (set (reg:DI 66 [ D.6863 ])
        (sign_extend:DI (reg:SI 236))) sim2fitman_preproc.cpp:44 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 236)
        (nil)))
(insn 24 23 25 3 (parallel [
            (set (reg:DI 67 [ D.6863 ])
                (ashift:DI (reg:DI 66 [ D.6863 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:44 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 66 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 25 24 26 3 (set (reg/f:DI 237)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:44 87 {*movdi_internal_rex64}
     (nil))
(insn 26 25 27 3 (parallel [
            (set (reg/f:DI 68 [ D.6864 ])
                (plus:DI (reg:DI 67 [ D.6863 ])
                    (reg/f:DI 237)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:44 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 237)
        (expr_list:REG_DEAD (reg:DI 67 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                        (reg:DI 67 [ D.6863 ]))
                    (nil))))))
(insn 27 26 28 3 (set (reg/f:DI 69 [ D.6865 ])
        (mem/f:DI (reg/f:DI 68 [ D.6864 ]) [0 *_21+0 S8 A64])) sim2fitman_preproc.cpp:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68 [ D.6864 ])
        (nil)))
(insn 28 27 29 3 (set (reg:SF 70 [ D.6866 ])
        (mem:SF (reg/f:DI 69 [ D.6865 ]) [0 *_22+0 S4 A32])) sim2fitman_preproc.cpp:44 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 69 [ D.6865 ])
        (nil)))
(insn 29 28 30 3 (set (reg:DF 71 [ D.6867 ])
        (float_extend:DF (reg:SF 70 [ D.6866 ]))) sim2fitman_preproc.cpp:44 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 70 [ D.6866 ])
        (nil)))
(insn 30 29 31 3 (set (reg:DF 72 [ D.6867 ])
        (mult:DF (reg:DF 65 [ D.6867 ])
            (reg:DF 71 [ D.6867 ]))) sim2fitman_preproc.cpp:44 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 71 [ D.6867 ])
        (expr_list:REG_DEAD (reg:DF 65 [ D.6867 ])
            (nil))))
(insn 31 30 32 3 (set (reg:SI 238)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:45 89 {*movsi_internal}
     (nil))
(insn 32 31 33 3 (set (reg:DI 73 [ D.6863 ])
        (sign_extend:DI (reg:SI 238))) sim2fitman_preproc.cpp:45 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(insn 33 32 34 3 (parallel [
            (set (reg:DI 74 [ D.6863 ])
                (ashift:DI (reg:DI 73 [ D.6863 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:45 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 73 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 34 33 35 3 (set (reg/f:DI 239)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:45 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 3 (parallel [
            (set (reg/f:DI 75 [ D.6864 ])
                (plus:DI (reg:DI 74 [ D.6863 ])
                    (reg/f:DI 239)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:45 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 239)
        (expr_list:REG_DEAD (reg:DI 74 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                        (reg:DI 74 [ D.6863 ]))
                    (nil))))))
(insn 36 35 37 3 (set (reg/f:DI 76 [ D.6865 ])
        (mem/f:DI (reg/f:DI 75 [ D.6864 ]) [0 *_28+0 S8 A64])) sim2fitman_preproc.cpp:45 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 75 [ D.6864 ])
        (nil)))
(insn 37 36 38 3 (parallel [
            (set (reg/f:DI 77 [ D.6865 ])
                (plus:DI (reg/f:DI 76 [ D.6865 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:45 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 76 [ D.6865 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 38 37 39 3 (set (reg:SF 78 [ D.6866 ])
        (mem:SF (reg/f:DI 77 [ D.6865 ]) [0 *_30+0 S4 A32])) sim2fitman_preproc.cpp:45 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 77 [ D.6865 ])
        (nil)))
(insn 39 38 40 3 (set (reg:DF 79 [ D.6867 ])
        (float_extend:DF (reg:SF 78 [ D.6866 ]))) sim2fitman_preproc.cpp:45 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 78 [ D.6866 ])
        (nil)))
(insn 40 39 41 3 (set (reg:SI 240)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:45 89 {*movsi_internal}
     (nil))
(insn 41 40 42 3 (set (reg:DI 80 [ D.6863 ])
        (sign_extend:DI (reg:SI 240))) sim2fitman_preproc.cpp:45 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))
(insn 42 41 43 3 (parallel [
            (set (reg:DI 81 [ D.6863 ])
                (ashift:DI (reg:DI 80 [ D.6863 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:45 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 80 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 43 42 44 3 (set (reg/f:DI 241)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:45 87 {*movdi_internal_rex64}
     (nil))
(insn 44 43 45 3 (parallel [
            (set (reg/f:DI 82 [ D.6864 ])
                (plus:DI (reg:DI 81 [ D.6863 ])
                    (reg/f:DI 241)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:45 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 241)
        (expr_list:REG_DEAD (reg:DI 81 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                        (reg:DI 81 [ D.6863 ]))
                    (nil))))))
(insn 45 44 46 3 (set (reg/f:DI 83 [ D.6865 ])
        (mem/f:DI (reg/f:DI 82 [ D.6864 ]) [0 *_35+0 S8 A64])) sim2fitman_preproc.cpp:45 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 82 [ D.6864 ])
        (nil)))
(insn 46 45 47 3 (parallel [
            (set (reg/f:DI 84 [ D.6865 ])
                (plus:DI (reg/f:DI 83 [ D.6865 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:45 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 83 [ D.6865 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 47 46 48 3 (set (reg:SF 85 [ D.6866 ])
        (mem:SF (reg/f:DI 84 [ D.6865 ]) [0 *_37+0 S4 A32])) sim2fitman_preproc.cpp:45 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 84 [ D.6865 ])
        (nil)))
(insn 48 47 49 3 (set (reg:DF 86 [ D.6867 ])
        (float_extend:DF (reg:SF 85 [ D.6866 ]))) sim2fitman_preproc.cpp:45 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 85 [ D.6866 ])
        (nil)))
(insn 49 48 50 3 (set (reg:DF 87 [ D.6867 ])
        (mult:DF (reg:DF 79 [ D.6867 ])
            (reg:DF 86 [ D.6867 ]))) sim2fitman_preproc.cpp:45 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 86 [ D.6867 ])
        (expr_list:REG_DEAD (reg:DF 79 [ D.6867 ])
            (nil))))
(insn 50 49 51 3 (set (reg:DF 88 [ D.6867 ])
        (plus:DF (reg:DF 72 [ D.6867 ])
            (reg:DF 87 [ D.6867 ]))) sim2fitman_preproc.cpp:45 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 87 [ D.6867 ])
        (expr_list:REG_DEAD (reg:DF 72 [ D.6867 ])
            (nil))))
(insn 51 50 52 3 (set (reg:DF 21 xmm0)
        (reg:DF 88 [ D.6867 ])) sim2fitman_preproc.cpp:45 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 88 [ D.6867 ])
        (nil)))
(call_insn 52 51 53 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:45 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 53 52 54 3 (set (reg:DF 242)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:45 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 54 53 55 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 temp2+0 S8 A64])
        (reg:DF 242)) sim2fitman_preproc.cpp:45 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 242)
        (nil)))
(insn 55 54 56 3 (set (reg:DF 243)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 temp2+0 S8 A64])) sim2fitman_preproc.cpp:46 133 {*movdf_internal_rex64}
     (nil))
(insn 56 55 57 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])
        (reg:DF 243)) sim2fitman_preproc.cpp:46 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 243)
        (nil)))
(insn 57 56 594 3 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])
        (const_int 2 [0x2])) sim2fitman_preproc.cpp:50 89 {*movsi_internal}
     (nil))
(jump_insn 594 57 595 3 (set (pc)
        (label_ref 130)) sim2fitman_preproc.cpp:50 650 {jump}
     (nil)
 -> 130)
;;  succ:       7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 595 594 132)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 244 245 246 247 248 249 250 251 252 253 254 255 256 257
(code_label 132 595 60 4 6 "" [1 uses])
(note 60 132 61 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 4 (set (reg:SI 244)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:58 89 {*movsi_internal}
     (nil))
(insn 62 61 63 4 (set (reg:DI 89 [ D.6863 ])
        (sign_extend:DI (reg:SI 244))) sim2fitman_preproc.cpp:58 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 244)
        (nil)))
(insn 63 62 64 4 (parallel [
            (set (reg:DI 90 [ D.6863 ])
                (ashift:DI (reg:DI 89 [ D.6863 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 89 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 64 63 65 4 (set (reg/f:DI 245)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:58 87 {*movdi_internal_rex64}
     (nil))
(insn 65 64 66 4 (parallel [
            (set (reg/f:DI 91 [ D.6864 ])
                (plus:DI (reg:DI 90 [ D.6863 ])
                    (reg/f:DI 245)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 245)
        (expr_list:REG_DEAD (reg:DI 90 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                        (reg:DI 90 [ D.6863 ]))
                    (nil))))))
(insn 66 65 67 4 (set (reg/f:DI 92 [ D.6865 ])
        (mem/f:DI (reg/f:DI 91 [ D.6864 ]) [0 *_47+0 S8 A64])) sim2fitman_preproc.cpp:58 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6864 ])
        (nil)))
(insn 67 66 68 4 (set (reg:SI 246)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])) sim2fitman_preproc.cpp:58 89 {*movsi_internal}
     (nil))
(insn 68 67 69 4 (set (reg:DI 93 [ D.6863 ])
        (sign_extend:DI (reg:SI 246))) sim2fitman_preproc.cpp:58 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
(insn 69 68 70 4 (parallel [
            (set (reg:DI 94 [ D.6863 ])
                (ashift:DI (reg:DI 93 [ D.6863 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 93 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 70 69 71 4 (parallel [
            (set (reg/f:DI 95 [ D.6865 ])
                (plus:DI (reg/f:DI 92 [ D.6865 ])
                    (reg:DI 94 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 94 [ D.6863 ])
        (expr_list:REG_DEAD (reg/f:DI 92 [ D.6865 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 71 70 72 4 (set (reg:SF 96 [ D.6866 ])
        (mem:SF (reg/f:DI 95 [ D.6865 ]) [0 *_51+0 S4 A32])) sim2fitman_preproc.cpp:58 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.6865 ])
        (nil)))
(insn 72 71 73 4 (set (reg:DF 97 [ D.6867 ])
        (float_extend:DF (reg:SF 96 [ D.6866 ]))) sim2fitman_preproc.cpp:58 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 96 [ D.6866 ])
        (nil)))
(insn 73 72 74 4 (set (reg:SI 247)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:58 89 {*movsi_internal}
     (nil))
(insn 74 73 75 4 (set (reg:DI 98 [ D.6863 ])
        (sign_extend:DI (reg:SI 247))) sim2fitman_preproc.cpp:58 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 247)
        (nil)))
(insn 75 74 76 4 (parallel [
            (set (reg:DI 99 [ D.6863 ])
                (ashift:DI (reg:DI 98 [ D.6863 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 98 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 76 75 77 4 (set (reg/f:DI 248)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:58 87 {*movdi_internal_rex64}
     (nil))
(insn 77 76 78 4 (parallel [
            (set (reg/f:DI 100 [ D.6864 ])
                (plus:DI (reg:DI 99 [ D.6863 ])
                    (reg/f:DI 248)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 248)
        (expr_list:REG_DEAD (reg:DI 99 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                        (reg:DI 99 [ D.6863 ]))
                    (nil))))))
(insn 78 77 79 4 (set (reg/f:DI 101 [ D.6865 ])
        (mem/f:DI (reg/f:DI 100 [ D.6864 ]) [0 *_56+0 S8 A64])) sim2fitman_preproc.cpp:58 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 100 [ D.6864 ])
        (nil)))
(insn 79 78 80 4 (set (reg:SI 249)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])) sim2fitman_preproc.cpp:58 89 {*movsi_internal}
     (nil))
(insn 80 79 81 4 (set (reg:DI 102 [ D.6863 ])
        (sign_extend:DI (reg:SI 249))) sim2fitman_preproc.cpp:58 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 249)
        (nil)))
(insn 81 80 82 4 (parallel [
            (set (reg:DI 103 [ D.6863 ])
                (ashift:DI (reg:DI 102 [ D.6863 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 102 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 82 81 83 4 (parallel [
            (set (reg/f:DI 104 [ D.6865 ])
                (plus:DI (reg/f:DI 101 [ D.6865 ])
                    (reg:DI 103 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 103 [ D.6863 ])
        (expr_list:REG_DEAD (reg/f:DI 101 [ D.6865 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 83 82 84 4 (set (reg:SF 105 [ D.6866 ])
        (mem:SF (reg/f:DI 104 [ D.6865 ]) [0 *_60+0 S4 A32])) sim2fitman_preproc.cpp:58 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 104 [ D.6865 ])
        (nil)))
(insn 84 83 85 4 (set (reg:DF 106 [ D.6867 ])
        (float_extend:DF (reg:SF 105 [ D.6866 ]))) sim2fitman_preproc.cpp:58 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 105 [ D.6866 ])
        (nil)))
(insn 85 84 86 4 (set (reg:DF 107 [ D.6867 ])
        (mult:DF (reg:DF 97 [ D.6867 ])
            (reg:DF 106 [ D.6867 ]))) sim2fitman_preproc.cpp:58 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 106 [ D.6867 ])
        (expr_list:REG_DEAD (reg:DF 97 [ D.6867 ])
            (nil))))
(insn 86 85 87 4 (set (reg:SI 250)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:59 89 {*movsi_internal}
     (nil))
(insn 87 86 88 4 (set (reg:DI 108 [ D.6863 ])
        (sign_extend:DI (reg:SI 250))) sim2fitman_preproc.cpp:59 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
(insn 88 87 89 4 (parallel [
            (set (reg:DI 109 [ D.6863 ])
                (ashift:DI (reg:DI 108 [ D.6863 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 108 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 89 88 90 4 (set (reg/f:DI 251)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:59 87 {*movdi_internal_rex64}
     (nil))
(insn 90 89 91 4 (parallel [
            (set (reg/f:DI 110 [ D.6864 ])
                (plus:DI (reg:DI 109 [ D.6863 ])
                    (reg/f:DI 251)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 251)
        (expr_list:REG_DEAD (reg:DI 109 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                        (reg:DI 109 [ D.6863 ]))
                    (nil))))))
(insn 91 90 92 4 (set (reg/f:DI 111 [ D.6865 ])
        (mem/f:DI (reg/f:DI 110 [ D.6864 ]) [0 *_66+0 S8 A64])) sim2fitman_preproc.cpp:59 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 110 [ D.6864 ])
        (nil)))
(insn 92 91 93 4 (set (reg:SI 252)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])) sim2fitman_preproc.cpp:59 89 {*movsi_internal}
     (nil))
(insn 93 92 94 4 (set (reg:DI 112 [ D.6868 ])
        (sign_extend:DI (reg:SI 252))) sim2fitman_preproc.cpp:59 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 252)
        (nil)))
(insn 94 93 95 4 (parallel [
            (set (reg:DI 113 [ D.6868 ])
                (plus:DI (reg:DI 112 [ D.6868 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 112 [ D.6868 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 95 94 96 4 (parallel [
            (set (reg:DI 114 [ D.6868 ])
                (ashift:DI (reg:DI 113 [ D.6868 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 113 [ D.6868 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 96 95 97 4 (parallel [
            (set (reg/f:DI 115 [ D.6865 ])
                (plus:DI (reg/f:DI 111 [ D.6865 ])
                    (reg:DI 114 [ D.6868 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 114 [ D.6868 ])
        (expr_list:REG_DEAD (reg/f:DI 111 [ D.6865 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 97 96 98 4 (set (reg:SF 116 [ D.6866 ])
        (mem:SF (reg/f:DI 115 [ D.6865 ]) [0 *_71+0 S4 A32])) sim2fitman_preproc.cpp:59 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 115 [ D.6865 ])
        (nil)))
(insn 98 97 99 4 (set (reg:DF 117 [ D.6867 ])
        (float_extend:DF (reg:SF 116 [ D.6866 ]))) sim2fitman_preproc.cpp:59 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 116 [ D.6866 ])
        (nil)))
(insn 99 98 100 4 (set (reg:SI 253)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:59 89 {*movsi_internal}
     (nil))
(insn 100 99 101 4 (set (reg:DI 118 [ D.6863 ])
        (sign_extend:DI (reg:SI 253))) sim2fitman_preproc.cpp:59 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 253)
        (nil)))
(insn 101 100 102 4 (parallel [
            (set (reg:DI 119 [ D.6863 ])
                (ashift:DI (reg:DI 118 [ D.6863 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 118 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 102 101 103 4 (set (reg/f:DI 254)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:59 87 {*movdi_internal_rex64}
     (nil))
(insn 103 102 104 4 (parallel [
            (set (reg/f:DI 120 [ D.6864 ])
                (plus:DI (reg:DI 119 [ D.6863 ])
                    (reg/f:DI 254)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 254)
        (expr_list:REG_DEAD (reg:DI 119 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                        (reg:DI 119 [ D.6863 ]))
                    (nil))))))
(insn 104 103 105 4 (set (reg/f:DI 121 [ D.6865 ])
        (mem/f:DI (reg/f:DI 120 [ D.6864 ]) [0 *_76+0 S8 A64])) sim2fitman_preproc.cpp:59 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 120 [ D.6864 ])
        (nil)))
(insn 105 104 106 4 (set (reg:SI 255)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])) sim2fitman_preproc.cpp:59 89 {*movsi_internal}
     (nil))
(insn 106 105 107 4 (set (reg:DI 122 [ D.6868 ])
        (sign_extend:DI (reg:SI 255))) sim2fitman_preproc.cpp:59 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 255)
        (nil)))
(insn 107 106 108 4 (parallel [
            (set (reg:DI 123 [ D.6868 ])
                (plus:DI (reg:DI 122 [ D.6868 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 122 [ D.6868 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 108 107 109 4 (parallel [
            (set (reg:DI 124 [ D.6868 ])
                (ashift:DI (reg:DI 123 [ D.6868 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 123 [ D.6868 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 109 108 110 4 (parallel [
            (set (reg/f:DI 125 [ D.6865 ])
                (plus:DI (reg/f:DI 121 [ D.6865 ])
                    (reg:DI 124 [ D.6868 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 124 [ D.6868 ])
        (expr_list:REG_DEAD (reg/f:DI 121 [ D.6865 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 110 109 111 4 (set (reg:SF 126 [ D.6866 ])
        (mem:SF (reg/f:DI 125 [ D.6865 ]) [0 *_81+0 S4 A32])) sim2fitman_preproc.cpp:59 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 125 [ D.6865 ])
        (nil)))
(insn 111 110 112 4 (set (reg:DF 127 [ D.6867 ])
        (float_extend:DF (reg:SF 126 [ D.6866 ]))) sim2fitman_preproc.cpp:59 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 126 [ D.6866 ])
        (nil)))
(insn 112 111 113 4 (set (reg:DF 128 [ D.6867 ])
        (mult:DF (reg:DF 117 [ D.6867 ])
            (reg:DF 127 [ D.6867 ]))) sim2fitman_preproc.cpp:59 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 127 [ D.6867 ])
        (expr_list:REG_DEAD (reg:DF 117 [ D.6867 ])
            (nil))))
(insn 113 112 114 4 (set (reg:DF 129 [ D.6867 ])
        (plus:DF (reg:DF 107 [ D.6867 ])
            (reg:DF 128 [ D.6867 ]))) sim2fitman_preproc.cpp:59 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 128 [ D.6867 ])
        (expr_list:REG_DEAD (reg:DF 107 [ D.6867 ])
            (nil))))
(insn 114 113 115 4 (set (reg:DF 21 xmm0)
        (reg:DF 129 [ D.6867 ])) sim2fitman_preproc.cpp:59 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 129 [ D.6867 ])
        (nil)))
(call_insn 115 114 116 4 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:59 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 116 115 117 4 (set (reg:DF 256)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:59 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 117 116 118 4 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 temp2+0 S8 A64])
        (reg:DF 256)) sim2fitman_preproc.cpp:59 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 256)
        (nil)))
(insn 118 117 119 4 (set (reg:DF 257)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 temp2+0 S8 A64])) sim2fitman_preproc.cpp:60 133 {*movdf_internal_rex64}
     (nil))
(insn 119 118 120 4 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 257)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64]))) sim2fitman_preproc.cpp:60 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 257)
        (nil)))
(jump_insn 120 119 124 4 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 127)
            (pc))) sim2fitman_preproc.cpp:60 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 127)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 258
(note 124 120 125 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 5 (set (reg:DF 258)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 temp2+0 S8 A64])) sim2fitman_preproc.cpp:61 133 {*movdf_internal_rex64}
     (nil))
(insn 126 125 127 5 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])
        (reg:DF 258)) sim2fitman_preproc.cpp:61 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 258)
        (nil)))
;;  succ:       6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;;              4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 127 126 128 6 4 "" [1 uses])
(note 128 127 129 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 6 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:50 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       7 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU,DFS_BACK)
;;              3 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 130 129 131 7 3 "" [1 uses])
(note 131 130 133 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 133 131 134 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])
            (const_int 48 [0x30]))) sim2fitman_preproc.cpp:50 7 {*cmpsi_1}
     (nil))
(jump_insn 134 133 135 7 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) sim2fitman_preproc.cpp:50 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 132)
;;  succ:       4
;;              8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 130 131 132 133 259 260 261 262
(note 135 134 136 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 136 135 137 8 (set (reg:SI 259)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:68 89 {*movsi_internal}
     (nil))
(insn 137 136 138 8 (set (reg:DI 130 [ D.6863 ])
        (sign_extend:DI (reg:SI 259))) sim2fitman_preproc.cpp:68 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 259)
        (nil)))
(insn 138 137 139 8 (set (reg:DI 260)
        (reg:DI 130 [ D.6863 ])) sim2fitman_preproc.cpp:68 87 {*movdi_internal_rex64}
     (nil))
(insn 139 138 140 8 (parallel [
            (set (reg:DI 260)
                (ashift:DI (reg:DI 260)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:68 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 140 139 141 8 (parallel [
            (set (reg:DI 260)
                (plus:DI (reg:DI 260)
                    (reg:DI 130 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:68 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (mult:DI (reg:DI 130 [ D.6863 ])
                (const_int 9 [0x9]))
            (nil))))
(insn 141 140 142 8 (parallel [
            (set (reg:DI 260)
                (ashift:DI (reg:DI 260)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:68 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 142 141 143 8 (parallel [
            (set (reg:DI 260)
                (plus:DI (reg:DI 260)
                    (reg:DI 130 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:68 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 130 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 130 [ D.6863 ])
                    (const_int 19 [0x13]))
                (nil)))))
(insn 143 142 144 8 (parallel [
            (set (reg:DI 261)
                (ashift:DI (reg:DI 260)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:68 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 260)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 144 143 145 8 (set (reg:DI 260)
        (reg:DI 261)) sim2fitman_preproc.cpp:68 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 261)
        (nil)))
(insn 145 144 146 8 (set (reg:DI 131 [ D.6863 ])
        (reg:DI 260)) sim2fitman_preproc.cpp:68 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 260)
        (nil)))
(insn 146 145 147 8 (set (reg/f:DI 262)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:68 87 {*movdi_internal_rex64}
     (nil))
(insn 147 146 148 8 (parallel [
            (set (reg/f:DI 132 [ D.6869 ])
                (plus:DI (reg:DI 131 [ D.6863 ])
                    (reg/f:DI 262)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:68 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 262)
        (expr_list:REG_DEAD (reg:DI 131 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                        (reg:DI 131 [ D.6863 ]))
                    (nil))))))
(insn 148 147 149 8 (set (reg:SI 133 [ D.6862 ])
        (mem/j:SI (reg/f:DI 132 [ D.6869 ]) [0 _92->fid_scale+0 S4 A32])) sim2fitman_preproc.cpp:68 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 132 [ D.6869 ])
        (nil)))
(insn 149 148 150 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 133 [ D.6862 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:68 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 133 [ D.6862 ])
        (nil)))
(jump_insn 150 149 151 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 253)
            (pc))) sim2fitman_preproc.cpp:68 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 253)
;;  succ:       9 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 263
(note 151 150 152 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 153 9 (set (reg:DF 263)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:77 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 153 152 154 9 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 263)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64]))) sim2fitman_preproc.cpp:77 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 263)
        (nil)))
(jump_insn 154 153 158 9 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 596)
            (pc))) sim2fitman_preproc.cpp:77 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 596)
;;  succ:       10 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 158 154 597 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 597 158 598 10 (set (pc)
        (label_ref 194)) sim2fitman_preproc.cpp:78 650 {jump}
     (nil)
 -> 194)
;;  succ:       12 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 598 597 196)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 134 135 136 137 138 139 140 141 264 265 266 267 268 269 270 271 272 273 274 275
(code_label 196 598 161 11 11 "" [1 uses])
(note 161 196 162 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 162 161 163 11 (set (reg:DF 265)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])) sim2fitman_preproc.cpp:87 133 {*movdf_internal_rex64}
     (nil))
(insn 163 162 164 11 (set (reg:DF 266)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:87 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0e+1 [0x0.ap+4])
        (nil)))
(insn 164 163 165 11 (set (reg:DF 264)
        (mult:DF (reg:DF 265)
            (reg:DF 266))) sim2fitman_preproc.cpp:87 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 266)
        (expr_list:REG_DEAD (reg:DF 265)
            (nil))))
(insn 165 164 166 11 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])
        (reg:DF 264)) sim2fitman_preproc.cpp:87 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 264)
        (nil)))
(insn 166 165 167 11 (set (reg:SI 267)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:88 89 {*movsi_internal}
     (nil))
(insn 167 166 168 11 (set (reg:DI 134 [ D.6863 ])
        (sign_extend:DI (reg:SI 267))) sim2fitman_preproc.cpp:88 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 267)
        (nil)))
(insn 168 167 169 11 (set (reg:DI 268)
        (reg:DI 134 [ D.6863 ])) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (nil))
(insn 169 168 170 11 (parallel [
            (set (reg:DI 268)
                (ashift:DI (reg:DI 268)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 170 169 171 11 (parallel [
            (set (reg:DI 268)
                (plus:DI (reg:DI 268)
                    (reg:DI 134 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (mult:DI (reg:DI 134 [ D.6863 ])
                (const_int 9 [0x9]))
            (nil))))
(insn 171 170 172 11 (parallel [
            (set (reg:DI 268)
                (ashift:DI (reg:DI 268)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 172 171 173 11 (parallel [
            (set (reg:DI 268)
                (plus:DI (reg:DI 268)
                    (reg:DI 134 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 134 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 134 [ D.6863 ])
                    (const_int 19 [0x13]))
                (nil)))))
(insn 173 172 174 11 (parallel [
            (set (reg:DI 269)
                (ashift:DI (reg:DI 268)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 268)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 174 173 175 11 (set (reg:DI 268)
        (reg:DI 269)) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 269)
        (nil)))
(insn 175 174 176 11 (set (reg:DI 135 [ D.6863 ])
        (reg:DI 268)) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 268)
        (nil)))
(insn 176 175 177 11 (set (reg/f:DI 270)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (nil))
(insn 177 176 178 11 (parallel [
            (set (reg/f:DI 136 [ D.6869 ])
                (plus:DI (reg:DI 135 [ D.6863 ])
                    (reg/f:DI 270)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 270)
        (expr_list:REG_DEAD (reg:DI 135 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                        (reg:DI 135 [ D.6863 ]))
                    (nil))))))
(insn 178 177 179 11 (set (reg:SI 271)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:88 89 {*movsi_internal}
     (nil))
(insn 179 178 180 11 (set (reg:DI 137 [ D.6863 ])
        (sign_extend:DI (reg:SI 271))) sim2fitman_preproc.cpp:88 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 271)
        (nil)))
(insn 180 179 181 11 (set (reg:DI 272)
        (reg:DI 137 [ D.6863 ])) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (nil))
(insn 181 180 182 11 (parallel [
            (set (reg:DI 272)
                (ashift:DI (reg:DI 272)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 182 181 183 11 (parallel [
            (set (reg:DI 272)
                (plus:DI (reg:DI 272)
                    (reg:DI 137 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (mult:DI (reg:DI 137 [ D.6863 ])
                (const_int 9 [0x9]))
            (nil))))
(insn 183 182 184 11 (parallel [
            (set (reg:DI 272)
                (ashift:DI (reg:DI 272)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 184 183 185 11 (parallel [
            (set (reg:DI 272)
                (plus:DI (reg:DI 272)
                    (reg:DI 137 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 137 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 137 [ D.6863 ])
                    (const_int 19 [0x13]))
                (nil)))))
(insn 185 184 186 11 (parallel [
            (set (reg:DI 273)
                (ashift:DI (reg:DI 272)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 272)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 186 185 187 11 (set (reg:DI 272)
        (reg:DI 273)) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 273)
        (nil)))
(insn 187 186 188 11 (set (reg:DI 138 [ D.6863 ])
        (reg:DI 272)) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 272)
        (nil)))
(insn 188 187 189 11 (set (reg/f:DI 274)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (nil))
(insn 189 188 190 11 (parallel [
            (set (reg/f:DI 139 [ D.6869 ])
                (plus:DI (reg:DI 138 [ D.6863 ])
                    (reg/f:DI 274)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 274)
        (expr_list:REG_DEAD (reg:DI 138 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                        (reg:DI 138 [ D.6863 ]))
                    (nil))))))
(insn 190 189 191 11 (set (reg:SF 140 [ D.6866 ])
        (mem/j:SF (plus:DI (reg/f:DI 139 [ D.6869 ])
                (const_int 4 [0x4])) [0 _100->scale_factor+0 S4 A32])) sim2fitman_preproc.cpp:88 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 139 [ D.6869 ])
        (nil)))
(insn 191 190 192 11 (set (reg:SF 275)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:88 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+1 [0x0.ap+4])
        (nil)))
(insn 192 191 193 11 (set (reg:SF 141 [ D.6866 ])
        (mult:SF (reg:SF 140 [ D.6866 ])
            (reg:SF 275))) sim2fitman_preproc.cpp:88 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 275)
        (expr_list:REG_DEAD (reg:SF 140 [ D.6866 ])
            (nil))))
(insn 193 192 194 11 (set (mem/j:SF (plus:DI (reg/f:DI 136 [ D.6869 ])
                (const_int 4 [0x4])) [0 _97->scale_factor+0 S4 A32])
        (reg:SF 141 [ D.6866 ])) sim2fitman_preproc.cpp:88 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 141 [ D.6866 ])
        (expr_list:REG_DEAD (reg/f:DI 136 [ D.6869 ])
            (nil))))
;;  succ:       12 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU,DFS_BACK)
;;              10 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 276
(code_label 194 193 195 12 10 "" [1 uses])
(note 195 194 197 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 197 195 198 12 (set (reg:DF 276)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:78 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 198 197 199 12 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 276)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64]))) sim2fitman_preproc.cpp:78 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 276)
        (nil)))
(jump_insn 199 198 599 12 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 196)
            (pc))) sim2fitman_preproc.cpp:78 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 196)
;;  succ:       11
;;              13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 599 199 600 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 600 599 601 13 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       18 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 601 600 596)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 277
(code_label 596 601 204 14 33 "" [1 uses])
(note 204 596 205 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 205 204 206 14 (set (reg:DF 277)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])) sim2fitman_preproc.cpp:90 133 {*movdf_internal_rex64}
     (nil))
(insn 206 205 207 14 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 277)
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0  S8 A64]))) sim2fitman_preproc.cpp:90 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 277)
        (nil)))
(jump_insn 207 206 211 14 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 253)
            (pc))) sim2fitman_preproc.cpp:90 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 253)
;;  succ:       15 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 211 207 602 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(jump_insn 602 211 603 15 (set (pc)
        (label_ref 247)) sim2fitman_preproc.cpp:91 650 {jump}
     (nil)
 -> 247)
;;  succ:       17 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 603 602 249)
;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 142 143 144 145 146 147 148 149 278 279 280 281 282 283 284 285 286 287 288 289
(code_label 249 603 214 16 14 "" [1 uses])
(note 214 249 215 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 215 214 216 16 (set (reg:DF 279)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])) sim2fitman_preproc.cpp:97 133 {*movdf_internal_rex64}
     (nil))
(insn 216 215 217 16 (set (reg:DF 280)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:97 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0e+1 [0x0.ap+4])
        (nil)))
(insn 217 216 218 16 (set (reg:DF 278)
        (div:DF (reg:DF 279)
            (reg:DF 280))) sim2fitman_preproc.cpp:97 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 280)
        (expr_list:REG_DEAD (reg:DF 279)
            (nil))))
(insn 218 217 219 16 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])
        (reg:DF 278)) sim2fitman_preproc.cpp:97 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 278)
        (nil)))
(insn 219 218 220 16 (set (reg:SI 281)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:102 89 {*movsi_internal}
     (nil))
(insn 220 219 221 16 (set (reg:DI 142 [ D.6863 ])
        (sign_extend:DI (reg:SI 281))) sim2fitman_preproc.cpp:102 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 281)
        (nil)))
(insn 221 220 222 16 (set (reg:DI 282)
        (reg:DI 142 [ D.6863 ])) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (nil))
(insn 222 221 223 16 (parallel [
            (set (reg:DI 282)
                (ashift:DI (reg:DI 282)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 223 222 224 16 (parallel [
            (set (reg:DI 282)
                (plus:DI (reg:DI 282)
                    (reg:DI 142 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (mult:DI (reg:DI 142 [ D.6863 ])
                (const_int 9 [0x9]))
            (nil))))
(insn 224 223 225 16 (parallel [
            (set (reg:DI 282)
                (ashift:DI (reg:DI 282)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 225 224 226 16 (parallel [
            (set (reg:DI 282)
                (plus:DI (reg:DI 282)
                    (reg:DI 142 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 142 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 142 [ D.6863 ])
                    (const_int 19 [0x13]))
                (nil)))))
(insn 226 225 227 16 (parallel [
            (set (reg:DI 283)
                (ashift:DI (reg:DI 282)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 282)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 227 226 228 16 (set (reg:DI 282)
        (reg:DI 283)) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 283)
        (nil)))
(insn 228 227 229 16 (set (reg:DI 143 [ D.6863 ])
        (reg:DI 282)) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 282)
        (nil)))
(insn 229 228 230 16 (set (reg/f:DI 284)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (nil))
(insn 230 229 231 16 (parallel [
            (set (reg/f:DI 144 [ D.6869 ])
                (plus:DI (reg:DI 143 [ D.6863 ])
                    (reg/f:DI 284)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 284)
        (expr_list:REG_DEAD (reg:DI 143 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                        (reg:DI 143 [ D.6863 ]))
                    (nil))))))
(insn 231 230 232 16 (set (reg:SI 285)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:102 89 {*movsi_internal}
     (nil))
(insn 232 231 233 16 (set (reg:DI 145 [ D.6863 ])
        (sign_extend:DI (reg:SI 285))) sim2fitman_preproc.cpp:102 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 285)
        (nil)))
(insn 233 232 234 16 (set (reg:DI 286)
        (reg:DI 145 [ D.6863 ])) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (nil))
(insn 234 233 235 16 (parallel [
            (set (reg:DI 286)
                (ashift:DI (reg:DI 286)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 235 234 236 16 (parallel [
            (set (reg:DI 286)
                (plus:DI (reg:DI 286)
                    (reg:DI 145 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (mult:DI (reg:DI 145 [ D.6863 ])
                (const_int 9 [0x9]))
            (nil))))
(insn 236 235 237 16 (parallel [
            (set (reg:DI 286)
                (ashift:DI (reg:DI 286)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 237 236 238 16 (parallel [
            (set (reg:DI 286)
                (plus:DI (reg:DI 286)
                    (reg:DI 145 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 145 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 145 [ D.6863 ])
                    (const_int 19 [0x13]))
                (nil)))))
(insn 238 237 239 16 (parallel [
            (set (reg:DI 287)
                (ashift:DI (reg:DI 286)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 286)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 239 238 240 16 (set (reg:DI 286)
        (reg:DI 287)) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 287)
        (nil)))
(insn 240 239 241 16 (set (reg:DI 146 [ D.6863 ])
        (reg:DI 286)) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 286)
        (nil)))
(insn 241 240 242 16 (set (reg/f:DI 288)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (nil))
(insn 242 241 243 16 (parallel [
            (set (reg/f:DI 147 [ D.6869 ])
                (plus:DI (reg:DI 146 [ D.6863 ])
                    (reg/f:DI 288)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 288)
        (expr_list:REG_DEAD (reg:DI 146 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                        (reg:DI 146 [ D.6863 ]))
                    (nil))))))
(insn 243 242 244 16 (set (reg:SF 148 [ D.6866 ])
        (mem/j:SF (plus:DI (reg/f:DI 147 [ D.6869 ])
                (const_int 4 [0x4])) [0 _109->scale_factor+0 S4 A32])) sim2fitman_preproc.cpp:102 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 147 [ D.6869 ])
        (nil)))
(insn 244 243 245 16 (set (reg:SF 289)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:102 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+1 [0x0.ap+4])
        (nil)))
(insn 245 244 246 16 (set (reg:SF 149 [ D.6866 ])
        (div:SF (reg:SF 148 [ D.6866 ])
            (reg:SF 289))) sim2fitman_preproc.cpp:102 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 289)
        (expr_list:REG_DEAD (reg:SF 148 [ D.6866 ])
            (nil))))
(insn 246 245 247 16 (set (mem/j:SF (plus:DI (reg/f:DI 144 [ D.6869 ])
                (const_int 4 [0x4])) [0 _106->scale_factor+0 S4 A32])
        (reg:SF 149 [ D.6866 ])) sim2fitman_preproc.cpp:102 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 149 [ D.6866 ])
        (expr_list:REG_DEAD (reg/f:DI 144 [ D.6869 ])
            (nil))))
;;  succ:       17 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU,DFS_BACK)
;;              15 [100.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 290
(code_label 247 246 248 17 13 "" [1 uses])
(note 248 247 250 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 250 248 251 17 (set (reg:DF 290)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])) sim2fitman_preproc.cpp:91 133 {*movdf_internal_rex64}
     (nil))
(insn 251 250 252 17 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 290)
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0  S8 A64]))) sim2fitman_preproc.cpp:91 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 290)
        (nil)))
(jump_insn 252 251 253 17 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 249)
            (pc))) sim2fitman_preproc.cpp:91 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 249)
;;  succ:       16
;;              18 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8
;;              14
;;              17 (FALLTHRU)
;;              13 [100.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 150 151 152 153 154 155 156 157 158 159 160 161 162 163 291 292 293 294 295 296 297 298 299 300 301 302
(code_label 253 252 254 18 7 "" [3 uses])
(note 254 253 255 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 255 254 256 18 (set (reg:SI 291)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:117 89 {*movsi_internal}
     (nil))
(insn 256 255 257 18 (set (reg:DI 150 [ D.6863 ])
        (sign_extend:DI (reg:SI 291))) sim2fitman_preproc.cpp:117 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 291)
        (nil)))
(insn 257 256 258 18 (set (reg:DI 292)
        (reg:DI 150 [ D.6863 ])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 258 257 259 18 (parallel [
            (set (reg:DI 292)
                (ashift:DI (reg:DI 292)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 259 258 260 18 (parallel [
            (set (reg:DI 292)
                (plus:DI (reg:DI 292)
                    (reg:DI 150 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (mult:DI (reg:DI 150 [ D.6863 ])
                (const_int 9 [0x9]))
            (nil))))
(insn 260 259 261 18 (parallel [
            (set (reg:DI 292)
                (ashift:DI (reg:DI 292)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 261 260 262 18 (parallel [
            (set (reg:DI 292)
                (plus:DI (reg:DI 292)
                    (reg:DI 150 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 150 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 150 [ D.6863 ])
                    (const_int 19 [0x13]))
                (nil)))))
(insn 262 261 263 18 (parallel [
            (set (reg:DI 293)
                (ashift:DI (reg:DI 292)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 292)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 263 262 264 18 (set (reg:DI 292)
        (reg:DI 293)) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 293)
        (nil)))
(insn 264 263 265 18 (set (reg:DI 151 [ D.6863 ])
        (reg:DI 292)) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 292)
        (nil)))
(insn 265 264 266 18 (set (reg/f:DI 294)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 266 265 267 18 (parallel [
            (set (reg/f:DI 152 [ D.6869 ])
                (plus:DI (reg:DI 151 [ D.6863 ])
                    (reg/f:DI 294)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 294)
        (expr_list:REG_DEAD (reg:DI 151 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                        (reg:DI 151 [ D.6863 ]))
                    (nil))))))
(insn 267 266 268 18 (set (reg:SI 295)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:117 89 {*movsi_internal}
     (nil))
(insn 268 267 269 18 (set (reg:DI 153 [ D.6863 ])
        (sign_extend:DI (reg:SI 295))) sim2fitman_preproc.cpp:117 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 295)
        (nil)))
(insn 269 268 270 18 (parallel [
            (set (reg:DI 154 [ D.6863 ])
                (ashift:DI (reg:DI 153 [ D.6863 ])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 153 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 270 269 271 18 (set (reg/f:DI 296)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 271 270 272 18 (parallel [
            (set (reg/f:DI 155 [ D.6870 ])
                (plus:DI (reg:DI 154 [ D.6863 ])
                    (reg/f:DI 296)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 296)
        (expr_list:REG_DEAD (reg:DI 154 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])
                        (reg:DI 154 [ D.6863 ]))
                    (nil))))))
(insn 272 271 273 18 (set (reg:SI 297)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:117 89 {*movsi_internal}
     (nil))
(insn 273 272 274 18 (set (reg:DI 156 [ D.6863 ])
        (sign_extend:DI (reg:SI 297))) sim2fitman_preproc.cpp:117 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 297)
        (nil)))
(insn 274 273 275 18 (parallel [
            (set (reg:DI 157 [ D.6863 ])
                (ashift:DI (reg:DI 156 [ D.6863 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 156 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 275 274 276 18 (set (reg/f:DI 298)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 276 275 277 18 (parallel [
            (set (reg/f:DI 158 [ D.6864 ])
                (plus:DI (reg:DI 157 [ D.6863 ])
                    (reg/f:DI 298)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 298)
        (expr_list:REG_DEAD (reg:DI 157 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                        (reg:DI 157 [ D.6863 ]))
                    (nil))))))
(insn 277 276 278 18 (set (reg/f:DI 159 [ D.6865 ])
        (mem/f:DI (reg/f:DI 158 [ D.6864 ]) [0 *_121+0 S8 A64])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 158 [ D.6864 ])
        (nil)))
(insn 278 277 279 18 (set (reg:DI 1 dx)
        (reg/f:DI 152 [ D.6869 ])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 152 [ D.6869 ])
        (nil)))
(insn 279 278 280 18 (set (reg:DI 4 si)
        (reg/f:DI 155 [ D.6870 ])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 155 [ D.6870 ])
        (nil)))
(insn 280 279 281 18 (set (reg:DI 5 di)
        (reg/f:DI 159 [ D.6865 ])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 159 [ D.6865 ])
        (nil)))
(call_insn 281 280 282 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z5scalePfP12Procpar_infoP10Preprocess") [flags 0x3]  <function_decl 0x7f917da79300 scale>) [0 scale S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:117 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 282 281 283 18 (set (reg:SI 299)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:130 89 {*movsi_internal}
     (nil))
(insn 283 282 284 18 (set (reg:DI 160 [ D.6863 ])
        (sign_extend:DI (reg:SI 299))) sim2fitman_preproc.cpp:130 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 299)
        (nil)))
(insn 284 283 285 18 (set (reg:DI 300)
        (reg:DI 160 [ D.6863 ])) sim2fitman_preproc.cpp:130 87 {*movdi_internal_rex64}
     (nil))
(insn 285 284 286 18 (parallel [
            (set (reg:DI 300)
                (ashift:DI (reg:DI 300)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:130 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 286 285 287 18 (parallel [
            (set (reg:DI 300)
                (plus:DI (reg:DI 300)
                    (reg:DI 160 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:130 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (mult:DI (reg:DI 160 [ D.6863 ])
                (const_int 9 [0x9]))
            (nil))))
(insn 287 286 288 18 (parallel [
            (set (reg:DI 300)
                (ashift:DI (reg:DI 300)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:130 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 288 287 289 18 (parallel [
            (set (reg:DI 300)
                (plus:DI (reg:DI 300)
                    (reg:DI 160 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:130 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 160 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 160 [ D.6863 ])
                    (const_int 19 [0x13]))
                (nil)))))
(insn 289 288 290 18 (parallel [
            (set (reg:DI 301)
                (ashift:DI (reg:DI 300)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:130 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 300)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 290 289 291 18 (set (reg:DI 300)
        (reg:DI 301)) sim2fitman_preproc.cpp:130 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 301)
        (nil)))
(insn 291 290 292 18 (set (reg:DI 161 [ D.6863 ])
        (reg:DI 300)) sim2fitman_preproc.cpp:130 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 300)
        (nil)))
(insn 292 291 293 18 (set (reg/f:DI 302)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:130 87 {*movdi_internal_rex64}
     (nil))
(insn 293 292 294 18 (parallel [
            (set (reg/f:DI 162 [ D.6869 ])
                (plus:DI (reg:DI 161 [ D.6863 ])
                    (reg/f:DI 302)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:130 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 302)
        (expr_list:REG_DEAD (reg:DI 161 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                        (reg:DI 161 [ D.6863 ]))
                    (nil))))))
(insn 294 293 295 18 (set (reg:SI 163 [ D.6862 ])
        (mem/j:SI (plus:DI (reg/f:DI 162 [ D.6869 ])
                (const_int 16 [0x10])) [0 _125->bc+0 S4 A32])) sim2fitman_preproc.cpp:130 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 162 [ D.6869 ])
        (nil)))
(insn 295 294 296 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 163 [ D.6862 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:130 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 163 [ D.6862 ])
        (nil)))
(jump_insn 296 295 297 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) sim2fitman_preproc.cpp:130 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 320)
;;  succ:       19 (FALLTHRU)
;;              20
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 164 165 166 167 168 169 170 171 303 304 305 306 307 308
(note 297 296 298 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 298 297 299 19 (set (reg/f:DI 303)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:134 87 {*movdi_internal_rex64}
     (nil))
(insn 299 298 300 19 (set (reg:SI 164 [ D.6862 ])
        (mem/j:SI (plus:DI (reg/f:DI 303)
                (const_int 328 [0x148])) [0 procpar_info_117(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:134 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 303)
        (nil)))
(insn 300 299 301 19 (set (reg:SI 304)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:134 89 {*movsi_internal}
     (nil))
(insn 301 300 302 19 (set (reg:SI 1 dx)
        (reg:SI 164 [ D.6862 ])) sim2fitman_preproc.cpp:134 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 164 [ D.6862 ])
        (nil)))
(insn 302 301 303 19 (set (reg:SI 4 si)
        (reg:SI 304)) sim2fitman_preproc.cpp:134 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 304)
        (nil)))
(insn 303 302 304 19 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f917d627be0 *.LC3>)) sim2fitman_preproc.cpp:134 87 {*movdi_internal_rex64}
     (nil))
(insn 304 303 305 19 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_preproc.cpp:134 91 {*movqi_internal}
     (nil))
(call_insn 305 304 306 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f917db7cc00 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:134 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_BR_PRED (use (reg:SI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (nil))))))
(insn 306 305 307 19 (set (reg:SI 305)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:136 89 {*movsi_internal}
     (nil))
(insn 307 306 308 19 (set (reg:DI 165 [ D.6863 ])
        (sign_extend:DI (reg:SI 305))) sim2fitman_preproc.cpp:136 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 305)
        (nil)))
(insn 308 307 309 19 (parallel [
            (set (reg:DI 166 [ D.6863 ])
                (ashift:DI (reg:DI 165 [ D.6863 ])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:136 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 165 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 309 308 310 19 (set (reg/f:DI 306)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:136 87 {*movdi_internal_rex64}
     (nil))
(insn 310 309 311 19 (parallel [
            (set (reg/f:DI 167 [ D.6870 ])
                (plus:DI (reg:DI 166 [ D.6863 ])
                    (reg/f:DI 306)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:136 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 306)
        (expr_list:REG_DEAD (reg:DI 166 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])
                        (reg:DI 166 [ D.6863 ]))
                    (nil))))))
(insn 311 310 312 19 (set (reg:SI 307)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:136 89 {*movsi_internal}
     (nil))
(insn 312 311 313 19 (set (reg:DI 168 [ D.6863 ])
        (sign_extend:DI (reg:SI 307))) sim2fitman_preproc.cpp:136 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 307)
        (nil)))
(insn 313 312 314 19 (parallel [
            (set (reg:DI 169 [ D.6863 ])
                (ashift:DI (reg:DI 168 [ D.6863 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:136 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 168 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 314 313 315 19 (set (reg/f:DI 308)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:136 87 {*movdi_internal_rex64}
     (nil))
(insn 315 314 316 19 (parallel [
            (set (reg/f:DI 170 [ D.6864 ])
                (plus:DI (reg:DI 169 [ D.6863 ])
                    (reg/f:DI 308)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:136 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 308)
        (expr_list:REG_DEAD (reg:DI 169 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                        (reg:DI 169 [ D.6863 ]))
                    (nil))))))
(insn 316 315 317 19 (set (reg/f:DI 171 [ D.6865 ])
        (mem/f:DI (reg/f:DI 170 [ D.6864 ]) [0 *_133+0 S8 A64])) sim2fitman_preproc.cpp:136 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 170 [ D.6864 ])
        (nil)))
(insn 317 316 318 19 (set (reg:DI 4 si)
        (reg/f:DI 167 [ D.6870 ])) sim2fitman_preproc.cpp:136 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 167 [ D.6870 ])
        (nil)))
(insn 318 317 319 19 (set (reg:DI 5 di)
        (reg/f:DI 171 [ D.6865 ])) sim2fitman_preproc.cpp:136 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 171 [ D.6865 ])
        (nil)))
(call_insn 319 318 320 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16baseline_correctPfP12Procpar_info") [flags 0x3]  <function_decl 0x7f917da79a00 baseline_correct>) [0 baseline_correct S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:136 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
;;  succ:       20 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18
;;              19 (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 172 173 174 175 309 310 311 312
(code_label 320 319 321 20 15 "" [1 uses])
(note 321 320 322 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 322 321 323 20 (set (reg:SI 309)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:145 89 {*movsi_internal}
     (nil))
(insn 323 322 324 20 (set (reg:DI 172 [ D.6863 ])
        (sign_extend:DI (reg:SI 309))) sim2fitman_preproc.cpp:145 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 309)
        (nil)))
(insn 324 323 325 20 (set (reg:DI 310)
        (reg:DI 172 [ D.6863 ])) sim2fitman_preproc.cpp:145 87 {*movdi_internal_rex64}
     (nil))
(insn 325 324 326 20 (parallel [
            (set (reg:DI 310)
                (ashift:DI (reg:DI 310)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:145 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 326 325 327 20 (parallel [
            (set (reg:DI 310)
                (plus:DI (reg:DI 310)
                    (reg:DI 172 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:145 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (mult:DI (reg:DI 172 [ D.6863 ])
                (const_int 9 [0x9]))
            (nil))))
(insn 327 326 328 20 (parallel [
            (set (reg:DI 310)
                (ashift:DI (reg:DI 310)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:145 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 328 327 329 20 (parallel [
            (set (reg:DI 310)
                (plus:DI (reg:DI 310)
                    (reg:DI 172 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:145 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 172 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 172 [ D.6863 ])
                    (const_int 19 [0x13]))
                (nil)))))
(insn 329 328 330 20 (parallel [
            (set (reg:DI 311)
                (ashift:DI (reg:DI 310)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:145 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 310)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 330 329 331 20 (set (reg:DI 310)
        (reg:DI 311)) sim2fitman_preproc.cpp:145 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 311)
        (nil)))
(insn 331 330 332 20 (set (reg:DI 173 [ D.6863 ])
        (reg:DI 310)) sim2fitman_preproc.cpp:145 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 310)
        (nil)))
(insn 332 331 333 20 (set (reg/f:DI 312)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:145 87 {*movdi_internal_rex64}
     (nil))
(insn 333 332 334 20 (parallel [
            (set (reg/f:DI 174 [ D.6869 ])
                (plus:DI (reg:DI 173 [ D.6863 ])
                    (reg/f:DI 312)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:145 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 312)
        (expr_list:REG_DEAD (reg:DI 173 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                        (reg:DI 173 [ D.6863 ]))
                    (nil))))))
(insn 334 333 335 20 (set (reg:SI 175 [ D.6862 ])
        (mem/j:SI (plus:DI (reg/f:DI 174 [ D.6869 ])
                (const_int 32 [0x20])) [0 _137->max_normalize+0 S4 A32])) sim2fitman_preproc.cpp:145 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 174 [ D.6869 ])
        (nil)))
(insn 335 334 336 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 175 [ D.6862 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:145 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 175 [ D.6862 ])
        (nil)))
(jump_insn 336 335 337 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 359)
            (pc))) sim2fitman_preproc.cpp:145 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 359)
;;  succ:       21 (FALLTHRU)
;;              22
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 176 177 178 179 180 181 182 183 184 185 186 313 314 315 316 317 318
(note 337 336 338 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 338 337 339 21 (set (reg:SI 313)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:146 89 {*movsi_internal}
     (nil))
(insn 339 338 340 21 (set (reg:DI 176 [ D.6863 ])
        (sign_extend:DI (reg:SI 313))) sim2fitman_preproc.cpp:146 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 313)
        (nil)))
(insn 340 339 341 21 (parallel [
            (set (reg:DI 177 [ D.6863 ])
                (ashift:DI (reg:DI 176 [ D.6863 ])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:146 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 176 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 341 340 342 21 (set (reg/f:DI 314)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (nil))
(insn 342 341 343 21 (parallel [
            (set (reg/f:DI 178 [ D.6870 ])
                (plus:DI (reg:DI 177 [ D.6863 ])
                    (reg/f:DI 314)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:146 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 314)
        (expr_list:REG_DEAD (reg:DI 177 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])
                        (reg:DI 177 [ D.6863 ]))
                    (nil))))))
(insn 343 342 344 21 (set (reg:SI 315)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:146 89 {*movsi_internal}
     (nil))
(insn 344 343 345 21 (set (reg:DI 179 [ D.6863 ])
        (sign_extend:DI (reg:SI 315))) sim2fitman_preproc.cpp:146 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 315)
        (nil)))
(insn 345 344 346 21 (parallel [
            (set (reg:DI 180 [ D.6863 ])
                (ashift:DI (reg:DI 179 [ D.6863 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:146 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 179 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 346 345 347 21 (set (reg/f:DI 316)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (nil))
(insn 347 346 348 21 (parallel [
            (set (reg/f:DI 181 [ D.6864 ])
                (plus:DI (reg:DI 180 [ D.6863 ])
                    (reg/f:DI 316)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:146 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 316)
        (expr_list:REG_DEAD (reg:DI 180 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])
                        (reg:DI 180 [ D.6863 ]))
                    (nil))))))
(insn 348 347 349 21 (set (reg/f:DI 182 [ D.6865 ])
        (mem/f:DI (reg/f:DI 181 [ D.6864 ]) [0 *_145+0 S8 A64])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 181 [ D.6864 ])
        (nil)))
(insn 349 348 350 21 (set (reg:SI 317)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:146 89 {*movsi_internal}
     (nil))
(insn 350 349 351 21 (set (reg:DI 183 [ D.6863 ])
        (sign_extend:DI (reg:SI 317))) sim2fitman_preproc.cpp:146 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 317)
        (nil)))
(insn 351 350 352 21 (parallel [
            (set (reg:DI 184 [ D.6863 ])
                (ashift:DI (reg:DI 183 [ D.6863 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:146 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 183 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 352 351 353 21 (set (reg/f:DI 318)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (nil))
(insn 353 352 354 21 (parallel [
            (set (reg/f:DI 185 [ D.6864 ])
                (plus:DI (reg:DI 184 [ D.6863 ])
                    (reg/f:DI 318)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:146 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 318)
        (expr_list:REG_DEAD (reg:DI 184 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                        (reg:DI 184 [ D.6863 ]))
                    (nil))))))
(insn 354 353 355 21 (set (reg/f:DI 186 [ D.6865 ])
        (mem/f:DI (reg/f:DI 185 [ D.6864 ]) [0 *_149+0 S8 A64])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 185 [ D.6864 ])
        (nil)))
(insn 355 354 356 21 (set (reg:DI 1 dx)
        (reg/f:DI 178 [ D.6870 ])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 178 [ D.6870 ])
        (nil)))
(insn 356 355 357 21 (set (reg:DI 4 si)
        (reg/f:DI 182 [ D.6865 ])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 182 [ D.6865 ])
        (nil)))
(insn 357 356 358 21 (set (reg:DI 5 di)
        (reg/f:DI 186 [ D.6865 ])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 186 [ D.6865 ])
        (nil)))
(call_insn 358 357 359 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z9normalizePfS_P12Procpar_info") [flags 0x3]  <function_decl 0x7f917da79400 normalize>) [0 normalize S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:146 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       22 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20
;;              21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 359 358 360 22 16 "" [1 uses])
(note 360 359 361 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 361 360 362 22 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:32 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       23 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 319
(code_label 362 361 363 23 2 "" [1 uses])
(note 363 362 364 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 364 363 365 23 (set (reg/f:DI 319)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 fid+0 S8 A64])) sim2fitman_preproc.cpp:32 87 {*movdi_internal_rex64}
     (nil))
(insn 365 364 367 23 (set (reg:SI 59 [ D.6862 ])
        (mem:SI (reg/f:DI 319) [0 *fid_10(D)+0 S4 A32])) sim2fitman_preproc.cpp:32 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 319)
        (nil)))
(insn 367 365 368 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 59 [ D.6862 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:32 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 59 [ D.6862 ])
        (nil)))
(jump_insn 368 367 369 23 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 366)
            (pc))) sim2fitman_preproc.cpp:32 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 366)
;;  succ:       3
;;              24 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 187 320
(note 369 368 370 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 370 369 371 24 (set (reg/f:DI 320)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:160 87 {*movdi_internal_rex64}
     (nil))
(insn 371 370 372 24 (set (reg:SI 187 [ D.6862 ])
        (mem/j:SI (plus:DI (reg/f:DI 320)
                (const_int 12 [0xc])) [0 preprocess_91(D)->pre_ecc+0 S4 A32])) sim2fitman_preproc.cpp:160 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 320)
        (nil)))
(insn 372 371 373 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 187 [ D.6862 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:160 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 187 [ D.6862 ])
        (nil)))
(jump_insn 373 372 374 24 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 387)
            (pc))) sim2fitman_preproc.cpp:160 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 387)
;;  succ:       25 (FALLTHRU)
;;              26
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 188 189 190 321 322 323 324
(note 374 373 375 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 375 374 376 25 (set (reg/f:DI 321)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 376 375 377 25 (parallel [
            (set (reg/f:DI 188 [ D.6864 ])
                (plus:DI (reg/f:DI 321)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:162 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 321)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (const_int 8 [0x8]))
                (nil)))))
(insn 377 376 378 25 (set (reg/f:DI 189 [ D.6865 ])
        (mem/f:DI (reg/f:DI 188 [ D.6864 ]) [0 *_153+0 S8 A64])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 188 [ D.6864 ])
        (nil)))
(insn 378 377 379 25 (set (reg/f:DI 322)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 379 378 380 25 (set (reg/f:DI 190 [ D.6865 ])
        (mem/f:DI (reg/f:DI 322) [0 *out_data_14(D)+0 S8 A64])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 322)
        (nil)))
(insn 380 379 381 25 (set (reg:DI 323)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 381 380 382 25 (set (reg:DI 324)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 382 381 383 25 (set (reg:DI 2 cx)
        (reg:DI 323)) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 323)
        (nil)))
(insn 383 382 384 25 (set (reg:DI 1 dx)
        (reg:DI 324)) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 324)
        (nil)))
(insn 384 383 385 25 (set (reg:DI 4 si)
        (reg/f:DI 189 [ D.6865 ])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 189 [ D.6865 ])
        (nil)))
(insn 385 384 386 25 (set (reg:DI 5 di)
        (reg/f:DI 190 [ D.6865 ])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 190 [ D.6865 ])
        (nil)))
(call_insn 386 385 387 25 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z14ecc_correctionPfS_P12Procpar_infoP10Preprocess") [flags 0x3]  <function_decl 0x7f917da79500 ecc_correction>) [0 ecc_correction S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:162 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       26 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24
;;              25 (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 191 325
(code_label 387 386 388 26 18 "" [1 uses])
(note 388 387 389 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 389 388 390 26 (set (reg/f:DI 325)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:166 87 {*movdi_internal_rex64}
     (nil))
(insn 390 389 391 26 (set (reg:SI 191 [ D.6862 ])
        (mem/j:SI (plus:DI (reg/f:DI 325)
                (const_int 36 [0x24])) [0 preprocess_91(D)->pre_quality+0 S4 A32])) sim2fitman_preproc.cpp:166 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 325)
        (nil)))
(insn 391 390 392 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 191 [ D.6862 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:166 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 191 [ D.6862 ])
        (nil)))
(jump_insn 392 391 393 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 410)
            (pc))) sim2fitman_preproc.cpp:166 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 410)
;;  succ:       27 (FALLTHRU)
;;              28
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 192 193 194 195 196 326 327 328 329 330
(note 393 392 394 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 394 393 395 27 (set (reg/f:DI 326)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (nil))
(insn 395 394 396 27 (parallel [
            (set (reg/f:DI 192 [ D.6864 ])
                (plus:DI (reg/f:DI 326)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:168 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 326)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])
                    (const_int 8 [0x8]))
                (nil)))))
(insn 396 395 397 27 (set (reg/f:DI 193 [ D.6865 ])
        (mem/f:DI (reg/f:DI 192 [ D.6864 ]) [0 *_157+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 192 [ D.6864 ])
        (nil)))
(insn 397 396 398 27 (set (reg/f:DI 327)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (nil))
(insn 398 397 399 27 (parallel [
            (set (reg/f:DI 194 [ D.6864 ])
                (plus:DI (reg/f:DI 327)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:168 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 327)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (const_int 8 [0x8]))
                (nil)))))
(insn 399 398 400 27 (set (reg/f:DI 195 [ D.6865 ])
        (mem/f:DI (reg/f:DI 194 [ D.6864 ]) [0 *_159+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 194 [ D.6864 ])
        (nil)))
(insn 400 399 401 27 (set (reg/f:DI 328)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (nil))
(insn 401 400 402 27 (set (reg/f:DI 196 [ D.6865 ])
        (mem/f:DI (reg/f:DI 328) [0 *out_data_14(D)+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 328)
        (nil)))
(insn 402 401 403 27 (set (reg:DI 329)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (nil))
(insn 403 402 404 27 (set (reg:DI 330)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (nil))
(insn 404 403 405 27 (set (reg:DI 37 r8)
        (reg:DI 329)) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 329)
        (nil)))
(insn 405 404 406 27 (set (reg:DI 2 cx)
        (reg:DI 330)) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 330)
        (nil)))
(insn 406 405 407 27 (set (reg:DI 1 dx)
        (reg/f:DI 193 [ D.6865 ])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 193 [ D.6865 ])
        (nil)))
(insn 407 406 408 27 (set (reg:DI 4 si)
        (reg/f:DI 195 [ D.6865 ])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 195 [ D.6865 ])
        (nil)))
(insn 408 407 409 27 (set (reg:DI 5 di)
        (reg/f:DI 196 [ D.6865 ])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 196 [ D.6865 ])
        (nil)))
(call_insn 409 408 410 27 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z7qualityPfS_S_P12Procpar_infoP10Preprocess") [flags 0x3]  <function_decl 0x7f917da79600 quality>) [0 quality S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:168 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_UNUSED (reg:SI 0 ax)
                            (expr_list:REG_EH_REGION (const_int 0 [0])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (nil)))))))
;;  succ:       28 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26
;;              27 (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 197 331
(code_label 410 409 411 28 19 "" [1 uses])
(note 411 410 412 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 412 411 413 28 (set (reg/f:DI 331)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:172 87 {*movdi_internal_rex64}
     (nil))
(insn 413 412 414 28 (set (reg:SI 197 [ D.6862 ])
        (mem/j:SI (plus:DI (reg/f:DI 331)
                (const_int 40 [0x28])) [0 preprocess_91(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:172 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 331)
        (nil)))
(insn 414 413 415 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 197 [ D.6862 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:172 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 197 [ D.6862 ])
        (nil)))
(jump_insn 415 414 416 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 433)
            (pc))) sim2fitman_preproc.cpp:172 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 433)
;;  succ:       29 (FALLTHRU)
;;              30
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 29, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 198 199 200 201 202 332 333 334 335 336
(note 416 415 417 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 417 416 418 29 (set (reg/f:DI 332)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (nil))
(insn 418 417 419 29 (parallel [
            (set (reg/f:DI 198 [ D.6864 ])
                (plus:DI (reg/f:DI 332)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:174 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 332)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])
                    (const_int 8 [0x8]))
                (nil)))))
(insn 419 418 420 29 (set (reg/f:DI 199 [ D.6865 ])
        (mem/f:DI (reg/f:DI 198 [ D.6864 ]) [0 *_163+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 198 [ D.6864 ])
        (nil)))
(insn 420 419 421 29 (set (reg/f:DI 333)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (nil))
(insn 421 420 422 29 (parallel [
            (set (reg/f:DI 200 [ D.6864 ])
                (plus:DI (reg/f:DI 333)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:174 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 333)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (const_int 8 [0x8]))
                (nil)))))
(insn 422 421 423 29 (set (reg/f:DI 201 [ D.6865 ])
        (mem/f:DI (reg/f:DI 200 [ D.6864 ]) [0 *_165+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 200 [ D.6864 ])
        (nil)))
(insn 423 422 424 29 (set (reg/f:DI 334)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (nil))
(insn 424 423 425 29 (set (reg/f:DI 202 [ D.6865 ])
        (mem/f:DI (reg/f:DI 334) [0 *out_data_14(D)+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 334)
        (nil)))
(insn 425 424 426 29 (set (reg:DI 335)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (nil))
(insn 426 425 427 29 (set (reg:DI 336)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (nil))
(insn 427 426 428 29 (set (reg:DI 37 r8)
        (reg:DI 335)) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 335)
        (nil)))
(insn 428 427 429 29 (set (reg:DI 2 cx)
        (reg:DI 336)) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 336)
        (nil)))
(insn 429 428 430 29 (set (reg:DI 1 dx)
        (reg/f:DI 199 [ D.6865 ])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 199 [ D.6865 ])
        (nil)))
(insn 430 429 431 29 (set (reg:DI 4 si)
        (reg/f:DI 201 [ D.6865 ])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 201 [ D.6865 ])
        (nil)))
(insn 431 430 432 29 (set (reg:DI 5 di)
        (reg/f:DI 202 [ D.6865 ])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 202 [ D.6865 ])
        (nil)))
(call_insn 432 431 433 29 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z5queccPfS_S_P12Procpar_infoP10Preprocess") [flags 0x3]  <function_decl 0x7f917da79700 quecc>) [0 quecc S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:174 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_UNUSED (reg:SI 0 ax)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (nil)))))))
;;  succ:       30 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 30, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28
;;              29 (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 433 432 434 30 20 "" [1 uses])
(note 434 433 435 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 435 434 604 30 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:185 89 {*movsi_internal}
     (nil))
(jump_insn 604 435 605 30 (set (pc)
        (label_ref 472)) sim2fitman_preproc.cpp:185 650 {jump}
     (nil)
 -> 472)
;;  succ:       34 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 605 604 476)
;; basic block 31, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 204 205 206 207 337 338 339 340
(code_label 476 605 438 31 23 "" [1 uses])
(note 438 476 439 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 439 438 440 31 (set (reg:SI 337)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:187 89 {*movsi_internal}
     (nil))
(insn 440 439 441 31 (set (reg:DI 204 [ D.6863 ])
        (sign_extend:DI (reg:SI 337))) sim2fitman_preproc.cpp:187 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 337)
        (nil)))
(insn 441 440 442 31 (set (reg:DI 338)
        (reg:DI 204 [ D.6863 ])) sim2fitman_preproc.cpp:187 87 {*movdi_internal_rex64}
     (nil))
(insn 442 441 443 31 (parallel [
            (set (reg:DI 338)
                (ashift:DI (reg:DI 338)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:187 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 443 442 444 31 (parallel [
            (set (reg:DI 338)
                (plus:DI (reg:DI 338)
                    (reg:DI 204 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:187 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (mult:DI (reg:DI 204 [ D.6863 ])
                (const_int 9 [0x9]))
            (nil))))
(insn 444 443 445 31 (parallel [
            (set (reg:DI 338)
                (ashift:DI (reg:DI 338)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:187 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 445 444 446 31 (parallel [
            (set (reg:DI 338)
                (plus:DI (reg:DI 338)
                    (reg:DI 204 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:187 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 204 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 204 [ D.6863 ])
                    (const_int 19 [0x13]))
                (nil)))))
(insn 446 445 447 31 (parallel [
            (set (reg:DI 339)
                (ashift:DI (reg:DI 338)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:187 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 338)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 447 446 448 31 (set (reg:DI 338)
        (reg:DI 339)) sim2fitman_preproc.cpp:187 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 339)
        (nil)))
(insn 448 447 449 31 (set (reg:DI 205 [ D.6863 ])
        (reg:DI 338)) sim2fitman_preproc.cpp:187 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 338)
        (nil)))
(insn 449 448 450 31 (set (reg/f:DI 340)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:187 87 {*movdi_internal_rex64}
     (nil))
(insn 450 449 451 31 (parallel [
            (set (reg/f:DI 206 [ D.6869 ])
                (plus:DI (reg:DI 205 [ D.6863 ])
                    (reg/f:DI 340)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:187 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 340)
        (expr_list:REG_DEAD (reg:DI 205 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                        (reg:DI 205 [ D.6863 ]))
                    (nil))))))
(insn 451 450 452 31 (set (reg:SI 207 [ D.6862 ])
        (mem/j:SI (plus:DI (reg/f:DI 206 [ D.6869 ])
                (const_int 68 [0x44])) [0 _172->tilt+0 S4 A32])) sim2fitman_preproc.cpp:187 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 206 [ D.6869 ])
        (nil)))
(insn 452 451 453 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 207 [ D.6862 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:187 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 207 [ D.6862 ])
        (nil)))
(jump_insn 453 452 454 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 469)
            (pc))) sim2fitman_preproc.cpp:187 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 469)
;;  succ:       32 (FALLTHRU)
;;              33
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 32, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 208 209 210 211 212 213 214 341 342 343 344
(note 454 453 455 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 455 454 456 32 (set (reg:SI 341)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:189 89 {*movsi_internal}
     (nil))
(insn 456 455 457 32 (set (reg:DI 208 [ D.6863 ])
        (sign_extend:DI (reg:SI 341))) sim2fitman_preproc.cpp:189 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 341)
        (nil)))
(insn 457 456 458 32 (parallel [
            (set (reg:DI 209 [ D.6863 ])
                (ashift:DI (reg:DI 208 [ D.6863 ])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:189 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 208 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 458 457 459 32 (set (reg/f:DI 342)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:189 87 {*movdi_internal_rex64}
     (nil))
(insn 459 458 460 32 (parallel [
            (set (reg/f:DI 210 [ D.6870 ])
                (plus:DI (reg:DI 209 [ D.6863 ])
                    (reg/f:DI 342)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:189 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 342)
        (expr_list:REG_DEAD (reg:DI 209 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])
                        (reg:DI 209 [ D.6863 ]))
                    (nil))))))
(insn 460 459 461 32 (set (reg:SI 343)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:189 89 {*movsi_internal}
     (nil))
(insn 461 460 462 32 (set (reg:DI 211 [ D.6863 ])
        (sign_extend:DI (reg:SI 343))) sim2fitman_preproc.cpp:189 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 343)
        (nil)))
(insn 462 461 463 32 (parallel [
            (set (reg:DI 212 [ D.6863 ])
                (ashift:DI (reg:DI 211 [ D.6863 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:189 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 211 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 463 462 464 32 (set (reg/f:DI 344)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:189 87 {*movdi_internal_rex64}
     (nil))
(insn 464 463 465 32 (parallel [
            (set (reg/f:DI 213 [ D.6864 ])
                (plus:DI (reg:DI 212 [ D.6863 ])
                    (reg/f:DI 344)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:189 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 344)
        (expr_list:REG_DEAD (reg:DI 212 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                        (reg:DI 212 [ D.6863 ]))
                    (nil))))))
(insn 465 464 466 32 (set (reg/f:DI 214 [ D.6865 ])
        (mem/f:DI (reg/f:DI 213 [ D.6864 ]) [0 *_179+0 S8 A64])) sim2fitman_preproc.cpp:189 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 213 [ D.6864 ])
        (nil)))
(insn 466 465 467 32 (set (reg:DI 4 si)
        (reg/f:DI 210 [ D.6870 ])) sim2fitman_preproc.cpp:189 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 210 [ D.6870 ])
        (nil)))
(insn 467 466 468 32 (set (reg:DI 5 di)
        (reg/f:DI 214 [ D.6865 ])) sim2fitman_preproc.cpp:189 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 214 [ D.6865 ])
        (nil)))
(call_insn 468 467 469 32 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16baseline_correctPfP12Procpar_info") [flags 0x3]  <function_decl 0x7f917da79a00 baseline_correct>) [0 baseline_correct S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:189 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
;;  succ:       33 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 33, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31
;;              32 (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 469 468 470 33 22 "" [1 uses])
(note 470 469 471 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 471 470 472 33 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:185 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       34 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 34, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33 (FALLTHRU,DFS_BACK)
;;              30 [100.0%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 203 345
(code_label 472 471 473 34 21 "" [1 uses])
(note 473 472 474 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 474 473 475 34 (set (reg/f:DI 345)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 fid+0 S8 A64])) sim2fitman_preproc.cpp:185 87 {*movdi_internal_rex64}
     (nil))
(insn 475 474 477 34 (set (reg:SI 203 [ D.6862 ])
        (mem:SI (reg/f:DI 345) [0 *fid_10(D)+0 S4 A32])) sim2fitman_preproc.cpp:185 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 345)
        (nil)))
(insn 477 475 478 34 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 203 [ D.6862 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:185 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 203 [ D.6862 ])
        (nil)))
(jump_insn 478 477 479 34 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 476)
            (pc))) sim2fitman_preproc.cpp:185 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 476)
;;  succ:       31
;;              35 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 35, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34 (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 215 346 347
(note 479 478 480 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 480 479 481 35 (set (reg/f:DI 346)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:196 87 {*movdi_internal_rex64}
     (nil))
(insn 481 480 482 35 (set (reg:SF 215 [ D.6866 ])
        (mem/j:SF (plus:DI (reg/f:DI 346)
                (const_int 28 [0x1c])) [0 preprocess_91(D)->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:196 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 346)
        (nil)))
(insn 482 481 483 35 (set (reg:SF 347)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:196 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 483 482 484 35 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 215 [ D.6866 ])
            (reg:SF 347))) sim2fitman_preproc.cpp:196 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 347)
        (nil)))
(jump_insn 484 483 586 35 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 509)
            (pc))) sim2fitman_preproc.cpp:196 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 509)
;;  succ:       41
;;              36 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 215

;; basic block 36, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 215
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 215
;; lr  def 	 17 [flags] 348
(note 586 484 485 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 485 586 486 36 (set (reg:SF 348)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:196 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 486 485 487 36 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 215 [ D.6866 ])
            (reg:SF 348))) sim2fitman_preproc.cpp:196 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 348)
        (expr_list:REG_DEAD (reg:SF 215 [ D.6866 ])
            (nil))))
(jump_insn 487 486 488 36 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 509)
            (pc))) sim2fitman_preproc.cpp:196 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 509)
;;  succ:       41
;;              37 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 37, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 216 217 349 350
(note 488 487 489 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 489 488 490 37 (set (reg/f:DI 349)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:196 87 {*movdi_internal_rex64}
     (nil))
(insn 490 489 491 37 (parallel [
            (set (reg/f:DI 216 [ D.6869 ])
                (plus:DI (reg/f:DI 349)
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:196 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 349)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                    (const_int 76 [0x4c]))
                (nil)))))
(insn 491 490 492 37 (set (reg:SF 217 [ D.6866 ])
        (mem/j:SF (plus:DI (reg/f:DI 216 [ D.6869 ])
                (const_int 28 [0x1c])) [0 _183->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:196 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 216 [ D.6869 ])
        (nil)))
(insn 492 491 493 37 (set (reg:SF 350)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:196 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 493 492 494 37 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 217 [ D.6866 ])
            (reg:SF 350))) sim2fitman_preproc.cpp:196 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 350)
        (nil)))
(jump_insn 494 493 587 37 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 509)
            (pc))) sim2fitman_preproc.cpp:196 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 509)
;;  succ:       41
;;              38 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 217

;; basic block 38, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37 (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 217
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 217
;; lr  def 	 17 [flags] 351
(note 587 494 495 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 495 587 496 38 (set (reg:SF 351)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:196 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 496 495 497 38 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 217 [ D.6866 ])
            (reg:SF 351))) sim2fitman_preproc.cpp:196 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 351)
        (expr_list:REG_DEAD (reg:SF 217 [ D.6866 ])
            (nil))))
(jump_insn 497 496 498 38 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 509)
            (pc))) sim2fitman_preproc.cpp:196 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 509)
;;  succ:       41
;;              39 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 39, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 218 352
(note 498 497 499 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 499 498 500 39 (set (reg/f:DI 352)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:197 87 {*movdi_internal_rex64}
     (nil))
(insn 500 499 501 39 (set (reg:SI 218 [ D.6862 ])
        (mem/j:SI (plus:DI (reg/f:DI 352)
                (const_int 52 [0x34])) [0 preprocess_91(D)->pre_quecc_if+0 S4 A32])) sim2fitman_preproc.cpp:197 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 352)
        (nil)))
(insn 501 500 502 39 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 218 [ D.6862 ])
            (const_int 1 [0x1]))) sim2fitman_preproc.cpp:196 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 218 [ D.6862 ])
        (nil)))
(jump_insn 502 501 503 39 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 509)
            (pc))) sim2fitman_preproc.cpp:196 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 509)
;;  succ:       41
;;              40 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 40, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 219 220 353
(note 503 502 504 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 504 503 505 40 (set (reg/f:DI 353)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:197 87 {*movdi_internal_rex64}
     (nil))
(insn 505 504 506 40 (parallel [
            (set (reg/f:DI 219 [ D.6869 ])
                (plus:DI (reg/f:DI 353)
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:197 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 353)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                    (const_int 76 [0x4c]))
                (nil)))))
(insn 506 505 507 40 (set (reg:SI 220 [ D.6862 ])
        (mem/j:SI (plus:DI (reg/f:DI 219 [ D.6869 ])
                (const_int 52 [0x34])) [0 _186->pre_quecc_if+0 S4 A32])) sim2fitman_preproc.cpp:197 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 219 [ D.6869 ])
        (nil)))
(insn 507 506 508 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 220 [ D.6862 ])
            (const_int 1 [0x1]))) sim2fitman_preproc.cpp:197 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 220 [ D.6862 ])
        (nil)))
(jump_insn 508 507 509 40 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 523)
            (pc))) sim2fitman_preproc.cpp:197 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 523)
;;  succ:       41 (FALLTHRU)
;;              42
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 41, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36
;;              38
;;              39
;;              40 (FALLTHRU)
;;              35
;;              37
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 221 222 223 354 355 356 357
(code_label 509 508 510 41 24 "" [5 uses])
(note 510 509 511 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 511 510 512 41 (set (reg/f:DI 354)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (nil))
(insn 512 511 513 41 (parallel [
            (set (reg/f:DI 221 [ D.6864 ])
                (plus:DI (reg/f:DI 354)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:199 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 354)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (const_int 8 [0x8]))
                (nil)))))
(insn 513 512 514 41 (set (reg/f:DI 222 [ D.6865 ])
        (mem/f:DI (reg/f:DI 221 [ D.6864 ]) [0 *_188+0 S8 A64])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 221 [ D.6864 ])
        (nil)))
(insn 514 513 515 41 (set (reg/f:DI 355)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (nil))
(insn 515 514 516 41 (set (reg/f:DI 223 [ D.6865 ])
        (mem/f:DI (reg/f:DI 355) [0 *out_data_14(D)+0 S8 A64])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 355)
        (nil)))
(insn 516 515 517 41 (set (reg:DI 356)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (nil))
(insn 517 516 518 41 (set (reg:DI 357)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (nil))
(insn 518 517 519 41 (set (reg:DI 2 cx)
        (reg:DI 356)) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 356)
        (nil)))
(insn 519 518 520 41 (set (reg:DI 1 dx)
        (reg:DI 357)) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 357)
        (nil)))
(insn 520 519 521 41 (set (reg:DI 4 si)
        (reg/f:DI 222 [ D.6865 ])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 222 [ D.6865 ])
        (nil)))
(insn 521 520 522 41 (set (reg:DI 5 di)
        (reg/f:DI 223 [ D.6865 ])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 223 [ D.6865 ])
        (nil)))
(call_insn 522 521 523 41 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z6filterPfS_P12Procpar_infoP10Preprocess") [flags 0x3]  <function_decl 0x7f917da79900 filter>) [0 filter S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:199 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       42 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 42, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40
;;              41 (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 523 522 524 42 25 "" [1 uses])
(note 524 523 525 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 525 524 606 42 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:209 89 {*movsi_internal}
     (nil))
(jump_insn 606 525 607 42 (set (pc)
        (label_ref 560)) sim2fitman_preproc.cpp:209 650 {jump}
     (nil)
 -> 560)
;;  succ:       46 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 607 606 564)
;; basic block 43, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 225 226 227 228 358 359 360 361
(code_label 564 607 528 43 28 "" [1 uses])
(note 528 564 529 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 529 528 530 43 (set (reg:SI 358)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:210 89 {*movsi_internal}
     (nil))
(insn 530 529 531 43 (set (reg:DI 225 [ D.6863 ])
        (sign_extend:DI (reg:SI 358))) sim2fitman_preproc.cpp:210 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 358)
        (nil)))
(insn 531 530 532 43 (set (reg:DI 359)
        (reg:DI 225 [ D.6863 ])) sim2fitman_preproc.cpp:210 87 {*movdi_internal_rex64}
     (nil))
(insn 532 531 533 43 (parallel [
            (set (reg:DI 359)
                (ashift:DI (reg:DI 359)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:210 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 533 532 534 43 (parallel [
            (set (reg:DI 359)
                (plus:DI (reg:DI 359)
                    (reg:DI 225 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:210 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (mult:DI (reg:DI 225 [ D.6863 ])
                (const_int 9 [0x9]))
            (nil))))
(insn 534 533 535 43 (parallel [
            (set (reg:DI 359)
                (ashift:DI (reg:DI 359)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:210 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 535 534 536 43 (parallel [
            (set (reg:DI 359)
                (plus:DI (reg:DI 359)
                    (reg:DI 225 [ D.6863 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:210 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 225 [ D.6863 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 225 [ D.6863 ])
                    (const_int 19 [0x13]))
                (nil)))))
(insn 536 535 537 43 (parallel [
            (set (reg:DI 360)
                (ashift:DI (reg:DI 359)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:210 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 359)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 537 536 538 43 (set (reg:DI 359)
        (reg:DI 360)) sim2fitman_preproc.cpp:210 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 360)
        (nil)))
(insn 538 537 539 43 (set (reg:DI 226 [ D.6863 ])
        (reg:DI 359)) sim2fitman_preproc.cpp:210 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 359)
        (nil)))
(insn 539 538 540 43 (set (reg/f:DI 361)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:210 87 {*movdi_internal_rex64}
     (nil))
(insn 540 539 541 43 (parallel [
            (set (reg/f:DI 227 [ D.6869 ])
                (plus:DI (reg:DI 226 [ D.6863 ])
                    (reg/f:DI 361)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:210 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 361)
        (expr_list:REG_DEAD (reg:DI 226 [ D.6863 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                        (reg:DI 226 [ D.6863 ]))
                    (nil))))))
(insn 541 540 542 43 (set (reg:SI 228 [ D.6862 ])
        (mem/j:SI (plus:DI (reg/f:DI 227 [ D.6869 ])
                (const_int 24 [0x18])) [0 _195->data_zero_fill+0 S4 A32])) sim2fitman_preproc.cpp:210 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 227 [ D.6869 ])
        (nil)))
(insn 542 541 543 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 228 [ D.6862 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:210 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 228 [ D.6862 ])
        (nil)))
(jump_insn 543 542 544 43 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 557)
            (pc))) sim2fitman_preproc.cpp:210 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 557)
;;  succ:       44 (FALLTHRU)
;;              45
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 44, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       43 (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 229 230 231 362 363 364 365
(note 544 543 545 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 545 544 546 44 (set (reg/f:DI 362)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (nil))
(insn 546 545 547 44 (parallel [
            (set (reg/f:DI 229 [ D.6864 ])
                (plus:DI (reg/f:DI 362)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:211 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 362)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (const_int 8 [0x8]))
                (nil)))))
(insn 547 546 548 44 (set (reg/f:DI 230 [ D.6865 ])
        (mem/f:DI (reg/f:DI 229 [ D.6864 ]) [0 *_197+0 S8 A64])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 229 [ D.6864 ])
        (nil)))
(insn 548 547 549 44 (set (reg/f:DI 363)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (nil))
(insn 549 548 550 44 (set (reg/f:DI 231 [ D.6865 ])
        (mem/f:DI (reg/f:DI 363) [0 *out_data_14(D)+0 S8 A64])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 363)
        (nil)))
(insn 550 549 551 44 (set (reg:DI 364)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (nil))
(insn 551 550 552 44 (set (reg:DI 365)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (nil))
(insn 552 551 553 44 (set (reg:DI 2 cx)
        (reg:DI 364)) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 364)
        (nil)))
(insn 553 552 554 44 (set (reg:DI 1 dx)
        (reg:DI 365)) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 365)
        (nil)))
(insn 554 553 555 44 (set (reg:DI 4 si)
        (reg/f:DI 230 [ D.6865 ])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 230 [ D.6865 ])
        (nil)))
(insn 555 554 556 44 (set (reg:DI 5 di)
        (reg/f:DI 231 [ D.6865 ])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 231 [ D.6865 ])
        (nil)))
(call_insn 556 555 557 44 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z9zero_fillPfS_P12Procpar_infoP10Preprocess") [flags 0x3]  <function_decl 0x7f917da79800 zero_fill>) [0 zero_fill S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:211 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       45 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 45, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       43
;;              44 (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 557 556 558 45 27 "" [1 uses])
(note 558 557 559 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 559 558 560 45 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:209 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       46 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 46, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       45 (FALLTHRU,DFS_BACK)
;;              42 [100.0%] 
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 224 366
(code_label 560 559 561 46 26 "" [1 uses])
(note 561 560 562 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 562 561 563 46 (set (reg/f:DI 366)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 fid+0 S8 A64])) sim2fitman_preproc.cpp:209 87 {*movdi_internal_rex64}
     (nil))
(insn 563 562 565 46 (set (reg:SI 224 [ D.6862 ])
        (mem:SI (reg/f:DI 366) [0 *fid_10(D)+0 S4 A32])) sim2fitman_preproc.cpp:209 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 366)
        (nil)))
(insn 565 563 566 46 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 224 [ D.6862 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:209 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 224 [ D.6862 ])
        (nil)))
(jump_insn 566 565 567 46 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 564)
            (pc))) sim2fitman_preproc.cpp:209 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 564)
;;  succ:       43
;;              47 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 47, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 46, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46 (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 232 233
(note 567 566 568 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 568 567 571 47 (set (reg:SI 232 [ D.6862 ])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:218 89 {*movsi_internal}
     (nil))
(insn 571 568 575 47 (set (reg:SI 233 [ <retval> ])
        (reg:SI 232 [ D.6862 ])) sim2fitman_preproc.cpp:218 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 232 [ D.6862 ])
        (nil)))
(insn 575 571 578 47 (set (reg/i:SI 0 ax)
        (reg:SI 233 [ <retval> ])) sim2fitman_preproc.cpp:219 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 233 [ <retval> ])
        (nil)))
(insn 578 575 0 47 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:219 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int scale(float*, Procpar_info*, Preprocess*) (_Z5scalePfP12Procpar_infoP10Preprocess, funcdef_no=3, decl_uid=5325, cgraph_uid=3)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 34 count 22 (    1)
Building IRA IR
verify found no changes in insn with uid = 152.
verify found no changes in insn with uid = 290.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r290: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r290,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r289: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a7 (r289,l0) best SSE_REGS, allocno SSE_REGS
    r288: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r288,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r287: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r287,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r286: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r286,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r285: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a20 (r285,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r284: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a25 (r284,l0) best SSE_REGS, allocno SSE_REGS
    r283: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a30 (r283,l0) best SSE_REGS, allocno SSE_REGS
    r282: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a34 (r282,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r281: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a39 (r281,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r280: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a41 (r280,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r279: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a46 (r279,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r278: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a47 (r278,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r277: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a51 (r277,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r276: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a55 (r276,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r275: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a56 (r275,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r274: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a60 (r274,l0) best SSE_REGS, allocno SSE_REGS
    r273: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a64 (r273,l0) best SSE_REGS, allocno SSE_REGS
    r272: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a67 (r272,l0) best SSE_REGS, allocno SSE_REGS
    r271: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a69 (r271,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r270: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a74 (r270,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r269: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a75 (r269,l0) best SSE_REGS, allocno SSE_REGS
    r268: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a78 (r268,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r267: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a80 (r267,l0) best SSE_REGS, allocno SSE_REGS
    r266: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a82 (r266,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r265: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a86 (r265,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r264: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a87 (r264,l0) best SSE_REGS, allocno SSE_REGS
    r263: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a89 (r263,l0) best SSE_REGS, allocno SSE_REGS
    r262: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a91 (r262,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r261: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a95 (r261,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r260: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a97 (r260,l0) best SSE_REGS, allocno SSE_REGS
    r259: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a100 (r259,l0) best SSE_REGS, allocno SSE_REGS
    r258: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a102 (r258,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r257: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a106 (r257,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r256: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a109 (r256,l0) best SSE_REGS, allocno SSE_REGS
    r255: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a112 (r255,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r254: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a116 (r254,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r253: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a117 (r253,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r252: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a120 (r252,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r251: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a125 (r251,l0) best SSE_REGS, allocno SSE_REGS
    r250: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a130 (r250,l0) best SSE_REGS, allocno SSE_REGS
    r249: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a134 (r249,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r248: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a138 (r248,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r247: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a140 (r247,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r246: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a144 (r246,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a145 (r245,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r244: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a148 (r244,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r243: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a152 (r243,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r242: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a153 (r242,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r241: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a157 (r241,l0) best SSE_REGS, allocno SSE_REGS
    r240: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a161 (r240,l0) best SSE_REGS, allocno SSE_REGS
    r239: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a164 (r239,l0) best SSE_REGS, allocno SSE_REGS
    r238: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a166 (r238,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r237: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a170 (r237,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r236: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a171 (r236,l0) best SSE_REGS, allocno SSE_REGS
    r235: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a174 (r235,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a176 (r234,l0) best SSE_REGS, allocno SSE_REGS
    r233: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a178 (r233,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r232: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a182 (r232,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r231: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a183 (r231,l0) best SSE_REGS, allocno SSE_REGS
    r230: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a185 (r230,l0) best SSE_REGS, allocno SSE_REGS
    r229: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a187 (r229,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r228: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a190 (r228,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r227: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a192 (r227,l0) best SSE_REGS, allocno SSE_REGS
    r226: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a195 (r226,l0) best SSE_REGS, allocno SSE_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a197 (r225,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r224: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a200 (r224,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r223: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a205 (r223,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a207 (r222,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r221: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a211 (r221,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a212 (r220,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a216 (r219,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a221 (r218,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a223 (r217,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a226 (r216,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r215: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a227 (r215,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a230 (r214,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r213: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a231 (r213,l0) best SSE_REGS, allocno INT_SSE_REGS
    r212: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r212,l0) best AREG, allocno GENERAL_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r211,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r210: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a6 (r210,l0) best SSE_REGS, allocno SSE_REGS
    r209: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a8 (r209,l0) best SSE_REGS, allocno SSE_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r208,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r207,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r206,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r205: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r205,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r204,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r203,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r202,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r201,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r200,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a22 (r199,l0) best SSE_REGS, allocno SSE_REGS
    r198: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a23 (r198,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r197: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a24 (r197,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r196: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a26 (r196,l0) best SSE_REGS, allocno SSE_REGS
    r195: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a27 (r195,l0) best SSE_REGS, allocno SSE_REGS
    r194: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a28 (r194,l0) best SSE_REGS, allocno SSE_REGS
    r193: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a29 (r193,l0) best SSE_REGS, allocno SSE_REGS
    r192: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a31 (r192,l0) best SSE_REGS, allocno SSE_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a33 (r191,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a35 (r190,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a36 (r189,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a37 (r188,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a38 (r187,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a32 (r186,l0) best SSE_REGS, allocno SSE_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a40 (r185,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a42 (r184,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a43 (r183,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a44 (r182,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a45 (r181,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a21 (r180,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a48 (r179,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a49 (r178,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a50 (r177,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a52 (r176,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a54 (r175,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a53 (r174,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a57 (r173,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a58 (r172,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a59 (r171,l0) best SSE_REGS, allocno SSE_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a61 (r170,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a62 (r169,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a63 (r168,l0) best SSE_REGS, allocno SSE_REGS
    r167: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a65 (r167,l0) best SSE_REGS, allocno SSE_REGS
    r166: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a66 (r166,l0) best SSE_REGS, allocno SSE_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a68 (r165,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a70 (r164,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a71 (r163,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a72 (r162,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a73 (r161,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a76 (r160,l0) best SSE_REGS, allocno SSE_REGS
    r159: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a77 (r159,l0) best SSE_REGS, allocno SSE_REGS
    r158: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a79 (r158,l0) best SSE_REGS, allocno SSE_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a81 (r157,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a83 (r156,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a84 (r155,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a85 (r154,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a88 (r153,l0) best SSE_REGS, allocno SSE_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a90 (r152,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a92 (r151,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a93 (r150,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a94 (r149,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a96 (r148,l0) best SSE_REGS, allocno SSE_REGS
    r147: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a98 (r147,l0) best SSE_REGS, allocno SSE_REGS
    r146: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a99 (r146,l0) best SSE_REGS, allocno SSE_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a101 (r145,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a103 (r144,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a104 (r143,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a105 (r142,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a108 (r141,l0) best SSE_REGS, allocno SSE_REGS
    r140: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a110 (r140,l0) best SSE_REGS, allocno SSE_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a111 (r139,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a113 (r138,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a114 (r137,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a115 (r136,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a107 (r135,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a118 (r134,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a119 (r133,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a122 (r132,l0) best SSE_REGS, allocno SSE_REGS
    r131: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a123 (r131,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r130: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a124 (r130,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r129: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a126 (r129,l0) best SSE_REGS, allocno SSE_REGS
    r128: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a127 (r128,l0) best SSE_REGS, allocno SSE_REGS
    r127: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a128 (r127,l0) best SSE_REGS, allocno SSE_REGS
    r126: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a129 (r126,l0) best SSE_REGS, allocno SSE_REGS
    r125: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a131 (r125,l0) best SSE_REGS, allocno SSE_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a133 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a135 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a136 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a137 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a132 (r120,l0) best SSE_REGS, allocno SSE_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a139 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a141 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a142 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a143 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a121 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a146 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a147 (r113,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a149 (r112,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r111: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a151 (r111,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r110: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a150 (r110,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r109: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a154 (r109,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r108: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a155 (r108,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r107: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a156 (r107,l0) best SSE_REGS, allocno SSE_REGS
    r106: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a158 (r106,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r105: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a159 (r105,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r104: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a160 (r104,l0) best SSE_REGS, allocno SSE_REGS
    r103: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a162 (r103,l0) best SSE_REGS, allocno SSE_REGS
    r102: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a163 (r102,l0) best SSE_REGS, allocno SSE_REGS
    r101: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a165 (r101,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r100: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a167 (r100,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r99: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a168 (r99,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a169 (r98,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r97: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a172 (r97,l0) best SSE_REGS, allocno SSE_REGS
    r96: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a173 (r96,l0) best SSE_REGS, allocno SSE_REGS
    r95: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a175 (r95,l0) best SSE_REGS, allocno SSE_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a177 (r94,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a179 (r93,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r92: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a180 (r92,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a181 (r91,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r90: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a184 (r90,l0) best SSE_REGS, allocno SSE_REGS
    r89: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a186 (r89,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r88: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a188 (r88,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a189 (r87,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r86: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a191 (r86,l0) best SSE_REGS, allocno SSE_REGS
    r85: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a193 (r85,l0) best SSE_REGS, allocno SSE_REGS
    r84: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a194 (r84,l0) best SSE_REGS, allocno SSE_REGS
    r83: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a196 (r83,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r82: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a198 (r82,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a199 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a202 (r80,l0) best SSE_REGS, allocno SSE_REGS
    r79: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a203 (r79,l0) best SSE_REGS, allocno SSE_REGS
    r78: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a204 (r78,l0) best SSE_REGS, allocno SSE_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a206 (r77,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a208 (r76,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a209 (r75,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a210 (r74,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a201 (r73,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a213 (r72,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a214 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a215 (r70,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r69: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a218 (r69,l0) best SSE_REGS, allocno SSE_REGS
    r68: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a219 (r68,l0) best SSE_REGS, allocno SSE_REGS
    r67: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a220 (r67,l0) best SSE_REGS, allocno SSE_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a222 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a224 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a225 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a217 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a228 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a229 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r212,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a1(r211,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a2(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a3(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a4(r290,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a5(r203,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a6(r210,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a7(r289,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a8(r209,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a9(r208,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a10(r288,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a11(r207,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a12(r206,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a13(r205,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a14(r204,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a15(r287,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a16(r286,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a17(r202,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a18(r201,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a19(r200,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a20(r285,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a21(r180,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a22(r199,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a23(r198,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a24(r197,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a25(r284,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a26(r196,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a27(r195,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a28(r194,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a29(r193,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a30(r283,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a31(r192,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a32(r186,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a33(r191,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a34(r282,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a35(r190,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a36(r189,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a37(r188,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a38(r187,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a39(r281,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a40(r185,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a41(r280,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a42(r184,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a43(r183,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a44(r182,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a45(r181,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a46(r279,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a47(r278,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a48(r179,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a49(r178,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a50(r177,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a51(r277,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a52(r176,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a53(r174,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a54(r175,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a55(r276,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a56(r275,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a57(r173,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a58(r172,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a59(r171,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a60(r274,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a61(r170,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a62(r169,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a63(r168,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a64(r273,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a65(r167,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a66(r166,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a67(r272,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a68(r165,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a69(r271,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a70(r164,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a71(r163,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a72(r162,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a73(r161,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a74(r270,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a75(r269,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a76(r160,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a77(r159,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a78(r268,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a79(r158,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a80(r267,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a81(r157,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a82(r266,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a83(r156,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a84(r155,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a85(r154,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a86(r265,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a87(r264,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a88(r153,l0) costs: AREG:28 DREG:28 CREG:28 BREG:28 SIREG:28 DIREG:28 AD_REGS:28 Q_REGS:28 NON_Q_REGS:28 INDEX_REGS:28 GENERAL_REGS:28 LEGACY_REGS:28 CLOBBERED_REGS:28 FP_TOP_REG:61 FP_SECOND_REG:61 FLOAT_REGS:61 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:49 FP_TOP_SSE_REGS:61 FP_SECOND_SSE_REGS:61 FLOAT_SSE_REGS:61 FLOAT_INT_REGS:61 INT_SSE_REGS:39 FLOAT_INT_SSE_REGS:61 ALL_REGS:61 MEM:22
  a89(r263,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a90(r152,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a91(r262,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a92(r151,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a93(r150,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a94(r149,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a95(r261,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a96(r148,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a97(r260,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a98(r147,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a99(r146,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a100(r259,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a101(r145,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a102(r258,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a103(r144,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a104(r143,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a105(r142,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a106(r257,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a107(r135,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a108(r141,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a109(r256,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a110(r140,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a111(r139,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a112(r255,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a113(r138,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a114(r137,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a115(r136,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a116(r254,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a117(r253,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a118(r134,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a119(r133,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a120(r252,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a121(r115,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a122(r132,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a123(r131,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a124(r130,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a125(r251,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a126(r129,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a127(r128,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a128(r127,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a129(r126,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a130(r250,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a131(r125,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a132(r120,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a133(r124,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a134(r249,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a135(r123,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a136(r122,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a137(r121,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a138(r248,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a139(r119,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a140(r247,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a141(r118,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a142(r117,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a143(r116,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a144(r246,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a145(r245,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a146(r114,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a147(r113,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a148(r244,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a149(r112,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a150(r110,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a151(r111,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a152(r243,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a153(r242,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a154(r109,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a155(r108,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a156(r107,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a157(r241,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a158(r106,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a159(r105,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a160(r104,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a161(r240,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a162(r103,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a163(r102,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a164(r239,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a165(r101,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a166(r238,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a167(r100,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a168(r99,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a169(r98,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a170(r237,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a171(r236,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a172(r97,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a173(r96,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a174(r235,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a175(r95,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a176(r234,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a177(r94,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a178(r233,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a179(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a180(r92,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a181(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a182(r232,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a183(r231,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a184(r90,l0) costs: AREG:28 DREG:28 CREG:28 BREG:28 SIREG:28 DIREG:28 AD_REGS:28 Q_REGS:28 NON_Q_REGS:28 INDEX_REGS:28 GENERAL_REGS:28 LEGACY_REGS:28 CLOBBERED_REGS:28 FP_TOP_REG:61 FP_SECOND_REG:61 FLOAT_REGS:61 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:49 FP_TOP_SSE_REGS:61 FP_SECOND_SSE_REGS:61 FLOAT_SSE_REGS:61 FLOAT_INT_REGS:61 INT_SSE_REGS:39 FLOAT_INT_SSE_REGS:61 ALL_REGS:61 MEM:22
  a185(r230,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a186(r89,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a187(r229,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a188(r88,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a189(r87,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a190(r228,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a191(r86,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a192(r227,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a193(r85,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a194(r84,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a195(r226,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a196(r83,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a197(r225,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a198(r82,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a199(r81,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a200(r224,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a201(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a202(r80,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a203(r79,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a204(r78,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a205(r223,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a206(r77,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a207(r222,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a208(r76,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a209(r75,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a210(r74,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a211(r221,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a212(r220,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a213(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a214(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a215(r70,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a216(r219,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a217(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a218(r69,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a219(r68,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a220(r67,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a221(r218,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a222(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a223(r217,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a224(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a225(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a226(r216,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a227(r215,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a228(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a229(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a230(r214,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a231(r213,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:30 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:38 MEM:12

   Insn 339(l0): point = 0
   Insn 336(l0): point = 2
   Insn 332(l0): point = 4
   Insn 329(l0): point = 6
   Insn 58(l0): point = 9
   Insn 57(l0): point = 11
   Insn 56(l0): point = 13
   Insn 55(l0): point = 15
   Insn 54(l0): point = 17
   Insn 53(l0): point = 19
   Insn 52(l0): point = 21
   Insn 51(l0): point = 23
   Insn 50(l0): point = 25
   Insn 49(l0): point = 27
   Insn 48(l0): point = 29
   Insn 47(l0): point = 31
   Insn 46(l0): point = 33
   Insn 45(l0): point = 35
   Insn 44(l0): point = 37
   Insn 43(l0): point = 39
   Insn 42(l0): point = 41
   Insn 41(l0): point = 43
   Insn 40(l0): point = 45
   Insn 39(l0): point = 47
   Insn 38(l0): point = 49
   Insn 37(l0): point = 51
   Insn 36(l0): point = 53
   Insn 35(l0): point = 55
   Insn 34(l0): point = 57
   Insn 33(l0): point = 59
   Insn 32(l0): point = 61
   Insn 31(l0): point = 63
   Insn 30(l0): point = 65
   Insn 29(l0): point = 67
   Insn 28(l0): point = 69
   Insn 27(l0): point = 71
   Insn 26(l0): point = 73
   Insn 25(l0): point = 75
   Insn 24(l0): point = 77
   Insn 23(l0): point = 79
   Insn 22(l0): point = 81
   Insn 21(l0): point = 83
   Insn 20(l0): point = 85
   Insn 19(l0): point = 87
   Insn 18(l0): point = 89
   Insn 17(l0): point = 91
   Insn 16(l0): point = 93
   Insn 15(l0): point = 95
   Insn 327(l0): point = 98
   Insn 326(l0): point = 100
   Insn 324(l0): point = 102
   Insn 323(l0): point = 104
   Insn 322(l0): point = 106
   Insn 319(l0): point = 109
   Insn 314(l0): point = 112
   Insn 313(l0): point = 114
   Insn 312(l0): point = 116
   Insn 311(l0): point = 118
   Insn 310(l0): point = 120
   Insn 309(l0): point = 122
   Insn 308(l0): point = 124
   Insn 307(l0): point = 126
   Insn 306(l0): point = 128
   Insn 305(l0): point = 130
   Insn 304(l0): point = 132
   Insn 303(l0): point = 134
   Insn 302(l0): point = 136
   Insn 301(l0): point = 138
   Insn 300(l0): point = 140
   Insn 299(l0): point = 142
   Insn 298(l0): point = 144
   Insn 191(l0): point = 147
   Insn 190(l0): point = 149
   Insn 189(l0): point = 151
   Insn 188(l0): point = 153
   Insn 187(l0): point = 155
   Insn 186(l0): point = 157
   Insn 185(l0): point = 159
   Insn 184(l0): point = 161
   Insn 183(l0): point = 163
   Insn 182(l0): point = 165
   Insn 181(l0): point = 167
   Insn 180(l0): point = 169
   Insn 179(l0): point = 171
   Insn 174(l0): point = 174
   Insn 173(l0): point = 176
   Insn 172(l0): point = 178
   Insn 171(l0): point = 180
   Insn 170(l0): point = 182
   Insn 169(l0): point = 184
   Insn 168(l0): point = 186
   Insn 167(l0): point = 188
   Insn 166(l0): point = 190
   Insn 165(l0): point = 192
   Insn 164(l0): point = 194
   Insn 163(l0): point = 196
   Insn 162(l0): point = 198
   Insn 161(l0): point = 200
   Insn 160(l0): point = 202
   Insn 74(l0): point = 205
   Insn 73(l0): point = 207
   Insn 72(l0): point = 209
   Insn 358(l0): point = 212
   Insn 155(l0): point = 214
   Insn 154(l0): point = 216
   Insn 153(l0): point = 218
   Insn 152(l0): point = 220
   Insn 151(l0): point = 222
   Insn 150(l0): point = 224
   Insn 149(l0): point = 226
   Insn 148(l0): point = 228
   Insn 147(l0): point = 230
   Insn 146(l0): point = 232
   Insn 145(l0): point = 234
   Insn 144(l0): point = 236
   Insn 143(l0): point = 238
   Insn 142(l0): point = 240
   Insn 141(l0): point = 242
   Insn 140(l0): point = 244
   Insn 139(l0): point = 246
   Insn 138(l0): point = 248
   Insn 137(l0): point = 250
   Insn 136(l0): point = 252
   Insn 135(l0): point = 254
   Insn 134(l0): point = 256
   Insn 133(l0): point = 258
   Insn 132(l0): point = 260
   Insn 131(l0): point = 262
   Insn 130(l0): point = 264
   Insn 129(l0): point = 266
   Insn 128(l0): point = 268
   Insn 127(l0): point = 270
   Insn 126(l0): point = 272
   Insn 125(l0): point = 274
   Insn 123(l0): point = 277
   Insn 122(l0): point = 279
   Insn 121(l0): point = 281
   Insn 120(l0): point = 283
   Insn 119(l0): point = 285
   Insn 118(l0): point = 287
   Insn 117(l0): point = 289
   Insn 115(l0): point = 292
   Insn 114(l0): point = 294
   Insn 113(l0): point = 296
   Insn 112(l0): point = 298
   Insn 111(l0): point = 300
   Insn 110(l0): point = 302
   Insn 109(l0): point = 304
   Insn 107(l0): point = 307
   Insn 106(l0): point = 309
   Insn 105(l0): point = 311
   Insn 104(l0): point = 313
   Insn 103(l0): point = 315
   Insn 102(l0): point = 317
   Insn 101(l0): point = 319
   Insn 100(l0): point = 321
   Insn 99(l0): point = 323
   Insn 98(l0): point = 325
   Insn 97(l0): point = 327
   Insn 96(l0): point = 329
   Insn 95(l0): point = 331
   Insn 94(l0): point = 333
   Insn 93(l0): point = 335
   Insn 92(l0): point = 337
   Insn 91(l0): point = 339
   Insn 90(l0): point = 341
   Insn 89(l0): point = 343
   Insn 88(l0): point = 345
   Insn 87(l0): point = 347
   Insn 86(l0): point = 349
   Insn 85(l0): point = 351
   Insn 84(l0): point = 353
   Insn 83(l0): point = 355
   Insn 82(l0): point = 357
   Insn 81(l0): point = 359
   Insn 80(l0): point = 361
   Insn 79(l0): point = 363
   Insn 71(l0): point = 366
   Insn 70(l0): point = 368
   Insn 69(l0): point = 370
   Insn 68(l0): point = 372
   Insn 67(l0): point = 374
   Insn 66(l0): point = 376
   Insn 65(l0): point = 378
   Insn 64(l0): point = 380
   Insn 63(l0): point = 382
   Insn 208(l0): point = 385
   Insn 207(l0): point = 387
   Insn 206(l0): point = 389
   Insn 360(l0): point = 392
   Insn 293(l0): point = 394
   Insn 292(l0): point = 396
   Insn 291(l0): point = 398
   Insn 290(l0): point = 400
   Insn 289(l0): point = 402
   Insn 288(l0): point = 404
   Insn 287(l0): point = 406
   Insn 286(l0): point = 408
   Insn 285(l0): point = 410
   Insn 284(l0): point = 412
   Insn 283(l0): point = 414
   Insn 282(l0): point = 416
   Insn 281(l0): point = 418
   Insn 280(l0): point = 420
   Insn 279(l0): point = 422
   Insn 278(l0): point = 424
   Insn 277(l0): point = 426
   Insn 276(l0): point = 428
   Insn 275(l0): point = 430
   Insn 274(l0): point = 432
   Insn 273(l0): point = 434
   Insn 272(l0): point = 436
   Insn 271(l0): point = 438
   Insn 270(l0): point = 440
   Insn 269(l0): point = 442
   Insn 268(l0): point = 444
   Insn 267(l0): point = 446
   Insn 266(l0): point = 448
   Insn 265(l0): point = 450
   Insn 264(l0): point = 452
   Insn 263(l0): point = 454
   Insn 262(l0): point = 456
   Insn 261(l0): point = 458
   Insn 260(l0): point = 460
   Insn 258(l0): point = 463
   Insn 257(l0): point = 465
   Insn 256(l0): point = 467
   Insn 255(l0): point = 469
   Insn 254(l0): point = 471
   Insn 253(l0): point = 473
   Insn 252(l0): point = 475
   Insn 250(l0): point = 478
   Insn 249(l0): point = 480
   Insn 248(l0): point = 482
   Insn 247(l0): point = 484
   Insn 246(l0): point = 486
   Insn 245(l0): point = 488
   Insn 244(l0): point = 490
   Insn 242(l0): point = 493
   Insn 241(l0): point = 495
   Insn 240(l0): point = 497
   Insn 239(l0): point = 499
   Insn 238(l0): point = 501
   Insn 237(l0): point = 503
   Insn 236(l0): point = 505
   Insn 235(l0): point = 507
   Insn 234(l0): point = 509
   Insn 233(l0): point = 511
   Insn 232(l0): point = 513
   Insn 231(l0): point = 515
   Insn 230(l0): point = 517
   Insn 229(l0): point = 519
   Insn 228(l0): point = 521
   Insn 227(l0): point = 523
   Insn 226(l0): point = 525
   Insn 225(l0): point = 527
   Insn 224(l0): point = 529
   Insn 223(l0): point = 531
   Insn 222(l0): point = 533
   Insn 221(l0): point = 535
   Insn 220(l0): point = 537
   Insn 219(l0): point = 539
   Insn 218(l0): point = 541
   Insn 217(l0): point = 543
   Insn 216(l0): point = 545
   Insn 215(l0): point = 547
   Insn 214(l0): point = 549
   Insn 213(l0): point = 551
   Insn 205(l0): point = 554
   Insn 204(l0): point = 556
   Insn 203(l0): point = 558
   Insn 202(l0): point = 560
   Insn 201(l0): point = 562
   Insn 200(l0): point = 564
   Insn 199(l0): point = 566
   Insn 198(l0): point = 568
   Insn 197(l0): point = 570
   Insn 196(l0): point = 572
   Insn 356(l0): point = 575
   Insn 11(l0): point = 577
   Insn 10(l0): point = 579
   Insn 9(l0): point = 581
   Insn 8(l0): point = 583
   Insn 4(l0): point = 585
   Insn 3(l0): point = 587
   Insn 2(l0): point = 589
 a0(r212): [3..4]
 a1(r211): [5..6]
 a2(r60): [101..102]
 a3(r59): [103..104]
 a4(r290): [105..106]
 a5(r203): [113..134]
 a6(r210): [113..114]
 a7(r289): [115..116]
 a8(r209): [115..118]
 a9(r208): [119..120]
 a10(r288): [121..122]
 a11(r207): [121..124]
 a12(r206): [125..126]
 a13(r205): [127..128]
 a14(r204): [129..130]
 a15(r287): [131..132]
 a16(r286): [135..136]
 a17(r202): [135..138]
 a18(r201): [139..140]
 a19(r200): [141..142]
 a20(r285): [143..144]
 a21(r180): [395..450]
 a22(r199): [395..396]
 a23(r198): [397..398]
 a24(r197): [403..404]
 a25(r284): [405..406]
 a26(r196): [405..408]
 a27(r195): [409..410]
 a28(r194): [411..412]
 a29(r193): [411..416]
 a30(r283): [413..414]
 a31(r192): [417..418]
 a32(r186): [417..434]
 a33(r191): [419..420]
 a34(r282): [421..422]
 a35(r190): [421..424]
 a36(r189): [425..426]
 a37(r188): [427..428]
 a38(r187): [429..430]
 a39(r281): [431..432]
 a40(r185): [435..436]
 a41(r280): [437..438]
 a42(r184): [437..440]
 a43(r183): [441..442]
 a44(r182): [443..444]
 a45(r181): [445..446]
 a46(r279): [447..448]
 a47(r278): [451..452]
 a48(r179): [451..454]
 a49(r178): [455..456]
 a50(r177): [457..458]
 a51(r277): [459..460]
 a52(r176): [466..467]
 a53(r174): [466..473]
 a54(r175): [468..469]
 a55(r276): [470..471]
 a56(r275): [474..475]
 a57(r173): [481..482]
 a58(r172): [483..484]
 a59(r171): [487..490]
 a60(r274): [487..488]
 a61(r170): [496..497]
 a62(r169): [498..499]
 a63(r168): [502..505]
 a64(r273): [502..503]
 a65(r167): [506..507]
 a66(r166): [508..511]
 a67(r272): [508..509]
 a68(r165): [512..513]
 a69(r271): [514..515]
 a70(r164): [514..517]
 a71(r163): [518..519]
 a72(r162): [520..521]
 a73(r161): [522..523]
 a74(r270): [524..525]
 a75(r269): [528..529]
 a76(r160): [530..531]
 a77(r159): [530..535]
 a78(r268): [532..533]
 a79(r158): [536..539]
 a80(r267): [536..537]
 a81(r157): [540..541]
 a82(r266): [542..543]
 a83(r156): [542..545]
 a84(r155): [546..547]
 a85(r154): [548..549]
 a86(r265): [550..551]
 a87(r264): [388..389]
 a88(r153): [554..560] [388..391]
 a89(r263): [557..558]
 a90(r152): [561..562]
 a91(r262): [563..564]
 a92(r151): [563..566]
 a93(r150): [567..568]
 a94(r149): [569..570]
 a95(r261): [571..572]
 a96(r148): [150..153]
 a97(r260): [150..151]
 a98(r147): [154..155]
 a99(r146): [156..159]
 a100(r259): [156..157]
 a101(r145): [160..161]
 a102(r258): [162..163]
 a103(r144): [162..165]
 a104(r143): [166..167]
 a105(r142): [168..169]
 a106(r257): [170..171]
 a107(r135): [175..194]
 a108(r141): [175..176]
 a109(r256): [177..178]
 a110(r140): [177..180]
 a111(r139): [181..182]
 a112(r255): [183..184]
 a113(r138): [183..186]
 a114(r137): [187..188]
 a115(r136): [189..190]
 a116(r254): [191..192]
 a117(r253): [195..196]
 a118(r134): [195..198]
 a119(r133): [199..200]
 a120(r252): [201..202]
 a121(r115): [215..266]
 a122(r132): [215..216]
 a123(r131): [217..218]
 a124(r130): [223..224]
 a125(r251): [225..226]
 a126(r129): [225..228]
 a127(r128): [229..230]
 a128(r127): [231..232]
 a129(r126): [231..236]
 a130(r250): [233..234]
 a131(r125): [237..238]
 a132(r120): [237..252]
 a133(r124): [239..240]
 a134(r249): [241..242]
 a135(r123): [241..244]
 a136(r122): [245..246]
 a137(r121): [247..248]
 a138(r248): [249..250]
 a139(r119): [253..254]
 a140(r247): [255..256]
 a141(r118): [255..258]
 a142(r117): [259..260]
 a143(r116): [261..262]
 a144(r246): [263..264]
 a145(r245): [267..268]
 a146(r114): [267..270]
 a147(r113): [271..272]
 a148(r244): [273..274]
 a149(r112): [280..281]
 a150(r110): [280..287]
 a151(r111): [282..283]
 a152(r243): [284..285]
 a153(r242): [288..289]
 a154(r109): [295..296]
 a155(r108): [297..298]
 a156(r107): [301..304]
 a157(r241): [301..302]
 a158(r106): [310..311]
 a159(r105): [312..313]
 a160(r104): [316..319]
 a161(r240): [316..317]
 a162(r103): [320..321]
 a163(r102): [322..325]
 a164(r239): [322..323]
 a165(r101): [326..327]
 a166(r238): [328..329]
 a167(r100): [328..331]
 a168(r99): [332..333]
 a169(r98): [334..335]
 a170(r237): [336..337]
 a171(r236): [340..341]
 a172(r97): [342..343]
 a173(r96): [342..347]
 a174(r235): [344..345]
 a175(r95): [348..351]
 a176(r234): [348..349]
 a177(r94): [352..353]
 a178(r233): [354..355]
 a179(r93): [354..357]
 a180(r92): [358..359]
 a181(r91): [360..361]
 a182(r232): [362..363]
 a183(r231): [208..209]
 a184(r90): [366..372] [208..211]
 a185(r230): [369..370]
 a186(r89): [373..374]
 a187(r229): [375..376]
 a188(r88): [375..378]
 a189(r87): [379..380]
 a190(r228): [381..382]
 a191(r86): [12..15]
 a192(r227): [12..13]
 a193(r85): [16..17]
 a194(r84): [18..21]
 a195(r226): [18..19]
 a196(r83): [22..23]
 a197(r225): [24..25]
 a198(r82): [24..27]
 a199(r81): [28..29]
 a200(r224): [30..31]
 a201(r73): [34..55]
 a202(r80): [34..35]
 a203(r79): [36..37]
 a204(r78): [36..41]
 a205(r223): [38..39]
 a206(r77): [42..43]
 a207(r222): [44..45]
 a208(r76): [44..47]
 a209(r75): [48..49]
 a210(r74): [50..51]
 a211(r221): [52..53]
 a212(r220): [56..57]
 a213(r72): [56..59]
 a214(r71): [60..61]
 a215(r70): [62..63]
 a216(r219): [64..65]
 a217(r63): [68..87]
 a218(r69): [68..69]
 a219(r68): [70..71]
 a220(r67): [70..75]
 a221(r218): [72..73]
 a222(r66): [76..77]
 a223(r217): [78..79]
 a224(r65): [78..81]
 a225(r64): [82..83]
 a226(r216): [84..85]
 a227(r215): [88..89]
 a228(r62): [88..91]
 a229(r61): [92..93]
 a230(r214): [94..95]
 a231(r213): [580..581]
Compressing live ranges: from 592 to 352 - 59%
Ranges after the compression:
 a0(r212): [0..1]
 a1(r211): [2..3]
 a2(r60): [62..63]
 a3(r59): [64..65]
 a4(r290): [66..67]
 a5(r203): [68..83]
 a6(r210): [68..69]
 a7(r289): [70..71]
 a8(r209): [70..71]
 a9(r208): [72..73]
 a10(r288): [74..75]
 a11(r207): [74..75]
 a12(r206): [76..77]
 a13(r205): [78..79]
 a14(r204): [80..81]
 a15(r287): [82..83]
 a16(r286): [84..85]
 a17(r202): [84..85]
 a18(r201): [86..87]
 a19(r200): [88..89]
 a20(r285): [90..91]
 a21(r180): [236..275]
 a22(r199): [236..237]
 a23(r198): [238..239]
 a24(r197): [240..241]
 a25(r284): [242..243]
 a26(r196): [242..243]
 a27(r195): [244..245]
 a28(r194): [246..247]
 a29(r193): [246..249]
 a30(r283): [248..249]
 a31(r192): [250..251]
 a32(r186): [250..263]
 a33(r191): [252..253]
 a34(r282): [254..255]
 a35(r190): [254..255]
 a36(r189): [256..257]
 a37(r188): [258..259]
 a38(r187): [260..261]
 a39(r281): [262..263]
 a40(r185): [264..265]
 a41(r280): [266..267]
 a42(r184): [266..267]
 a43(r183): [268..269]
 a44(r182): [270..271]
 a45(r181): [272..273]
 a46(r279): [274..275]
 a47(r278): [276..277]
 a48(r179): [276..277]
 a49(r178): [278..279]
 a50(r177): [280..281]
 a51(r277): [282..283]
 a52(r176): [284..285]
 a53(r174): [284..289]
 a54(r175): [286..287]
 a55(r276): [288..289]
 a56(r275): [290..291]
 a57(r173): [292..293]
 a58(r172): [294..295]
 a59(r171): [296..297]
 a60(r274): [296..297]
 a61(r170): [298..299]
 a62(r169): [300..301]
 a63(r168): [302..303]
 a64(r273): [302..303]
 a65(r167): [304..305]
 a66(r166): [306..307]
 a67(r272): [306..307]
 a68(r165): [308..309]
 a69(r271): [310..311]
 a70(r164): [310..311]
 a71(r163): [312..313]
 a72(r162): [314..315]
 a73(r161): [316..317]
 a74(r270): [318..319]
 a75(r269): [320..321]
 a76(r160): [322..323]
 a77(r159): [322..325]
 a78(r268): [324..325]
 a79(r158): [326..327]
 a80(r267): [326..327]
 a81(r157): [328..329]
 a82(r266): [330..331]
 a83(r156): [330..331]
 a84(r155): [332..333]
 a85(r154): [334..335]
 a86(r265): [336..337]
 a87(r264): [234..235]
 a88(r153): [338..339] [234..235]
 a89(r263): [338..339]
 a90(r152): [340..341]
 a91(r262): [342..343]
 a92(r151): [342..343]
 a93(r150): [344..345]
 a94(r149): [346..347]
 a95(r261): [348..349]
 a96(r148): [92..93]
 a97(r260): [92..93]
 a98(r147): [94..95]
 a99(r146): [96..97]
 a100(r259): [96..97]
 a101(r145): [98..99]
 a102(r258): [100..101]
 a103(r144): [100..101]
 a104(r143): [102..103]
 a105(r142): [104..105]
 a106(r257): [106..107]
 a107(r135): [108..121]
 a108(r141): [108..109]
 a109(r256): [110..111]
 a110(r140): [110..111]
 a111(r139): [112..113]
 a112(r255): [114..115]
 a113(r138): [114..115]
 a114(r137): [116..117]
 a115(r136): [118..119]
 a116(r254): [120..121]
 a117(r253): [122..123]
 a118(r134): [122..123]
 a119(r133): [124..125]
 a120(r252): [126..127]
 a121(r115): [130..165]
 a122(r132): [130..131]
 a123(r131): [132..133]
 a124(r130): [134..135]
 a125(r251): [136..137]
 a126(r129): [136..137]
 a127(r128): [138..139]
 a128(r127): [140..141]
 a129(r126): [140..143]
 a130(r250): [142..143]
 a131(r125): [144..145]
 a132(r120): [144..155]
 a133(r124): [146..147]
 a134(r249): [148..149]
 a135(r123): [148..149]
 a136(r122): [150..151]
 a137(r121): [152..153]
 a138(r248): [154..155]
 a139(r119): [156..157]
 a140(r247): [158..159]
 a141(r118): [158..159]
 a142(r117): [160..161]
 a143(r116): [162..163]
 a144(r246): [164..165]
 a145(r245): [166..167]
 a146(r114): [166..167]
 a147(r113): [168..169]
 a148(r244): [170..171]
 a149(r112): [172..173]
 a150(r110): [172..177]
 a151(r111): [174..175]
 a152(r243): [176..177]
 a153(r242): [178..179]
 a154(r109): [180..181]
 a155(r108): [182..183]
 a156(r107): [184..185]
 a157(r241): [184..185]
 a158(r106): [186..187]
 a159(r105): [188..189]
 a160(r104): [190..191]
 a161(r240): [190..191]
 a162(r103): [192..193]
 a163(r102): [194..195]
 a164(r239): [194..195]
 a165(r101): [196..197]
 a166(r238): [198..199]
 a167(r100): [198..199]
 a168(r99): [200..201]
 a169(r98): [202..203]
 a170(r237): [204..205]
 a171(r236): [206..207]
 a172(r97): [208..209]
 a173(r96): [208..211]
 a174(r235): [210..211]
 a175(r95): [212..213]
 a176(r234): [212..213]
 a177(r94): [214..215]
 a178(r233): [216..217]
 a179(r93): [216..217]
 a180(r92): [218..219]
 a181(r91): [220..221]
 a182(r232): [222..223]
 a183(r231): [128..129]
 a184(r90): [224..225] [128..129]
 a185(r230): [224..225]
 a186(r89): [226..227]
 a187(r229): [228..229]
 a188(r88): [228..229]
 a189(r87): [230..231]
 a190(r228): [232..233]
 a191(r86): [4..5]
 a192(r227): [4..5]
 a193(r85): [6..7]
 a194(r84): [8..9]
 a195(r226): [8..9]
 a196(r83): [10..11]
 a197(r225): [12..13]
 a198(r82): [12..13]
 a199(r81): [14..15]
 a200(r224): [16..17]
 a201(r73): [18..33]
 a202(r80): [18..19]
 a203(r79): [20..21]
 a204(r78): [20..23]
 a205(r223): [22..23]
 a206(r77): [24..25]
 a207(r222): [26..27]
 a208(r76): [26..27]
 a209(r75): [28..29]
 a210(r74): [30..31]
 a211(r221): [32..33]
 a212(r220): [34..35]
 a213(r72): [34..35]
 a214(r71): [36..37]
 a215(r70): [38..39]
 a216(r219): [40..41]
 a217(r63): [42..55]
 a218(r69): [42..43]
 a219(r68): [44..45]
 a220(r67): [44..47]
 a221(r218): [46..47]
 a222(r66): [48..49]
 a223(r217): [50..51]
 a224(r65): [50..51]
 a225(r64): [52..53]
 a226(r216): [54..55]
 a227(r215): [56..57]
 a228(r62): [56..57]
 a229(r61): [58..59]
 a230(r214): [60..61]
 a231(r213): [350..351]
  regions=1, blocks=22, points=352
    allocnos=232 (big 0), copies=0, conflicts=0, ranges=234
Disposition:
    3:r59  l0     0    2:r60  l0     0  229:r61  l0     0  228:r62  l0     1
  217:r63  l0     1  225:r64  l0     0  224:r65  l0     2  222:r66  l0     0
  220:r67  l0    22  219:r68  l0    21  218:r69  l0    21  215:r70  l0     0
  214:r71  l0     0  213:r72  l0     1  201:r73  l0     1  210:r74  l0     0
  209:r75  l0     0  208:r76  l0     2  206:r77  l0     0  204:r78  l0    22
  203:r79  l0    21  202:r80  l0    21  199:r81  l0     0  198:r82  l0     1
  196:r83  l0     0  194:r84  l0    22  193:r85  l0    21  191:r86  l0    21
  189:r87  l0     0  188:r88  l0     1  186:r89  l0     0  184:r90  l0    21
  181:r91  l0     0  180:r92  l0     0  179:r93  l0     1  177:r94  l0     0
  175:r95  l0    22  173:r96  l0    21  172:r97  l0    22  169:r98  l0     0
  168:r99  l0     0  167:r100 l0     1  165:r101 l0     0  163:r102 l0    22
  162:r103 l0    21  160:r104 l0    21  159:r105 l0     0  158:r106 l0     0
  156:r107 l0    21  155:r108 l0     0  154:r109 l0     0  150:r110 l0     1
  151:r111 l0     0  149:r112 l0     0  147:r113 l0     0  146:r114 l0     1
  121:r115 l0     3  143:r116 l0     0  142:r117 l0     0  141:r118 l0     1
  139:r119 l0     0  132:r120 l0    22  137:r121 l0     0  136:r122 l0     0
  135:r123 l0     1  133:r124 l0     0  131:r125 l0    21  129:r126 l0    22
  128:r127 l0    21  127:r128 l0    21  126:r129 l0    21  124:r130 l0    21
  123:r131 l0    21  122:r132 l0    21  119:r133 l0     0  118:r134 l0     1
  107:r135 l0     0  115:r136 l0     1  114:r137 l0     1  113:r138 l0     2
  111:r139 l0     1  110:r140 l0    22  108:r141 l0    21  105:r142 l0     0
  104:r143 l0     0  103:r144 l0     1  101:r145 l0     0   99:r146 l0    22
   98:r147 l0    21   96:r148 l0    21   94:r149 l0     0   93:r150 l0     0
   92:r151 l0     1   90:r152 l0     0   88:r153 l0    21   85:r154 l0     0
   84:r155 l0     0   83:r156 l0     1   81:r157 l0     0   79:r158 l0    22
   77:r159 l0    21   76:r160 l0    22   73:r161 l0     0   72:r162 l0     0
   71:r163 l0     0   70:r164 l0     1   68:r165 l0     0   66:r166 l0    22
   65:r167 l0    21   63:r168 l0    21   62:r169 l0     0   61:r170 l0     0
   59:r171 l0    21   58:r172 l0     0   57:r173 l0     0   53:r174 l0     1
   54:r175 l0     0   52:r176 l0     0   50:r177 l0     0   49:r178 l0     0
   48:r179 l0     1   21:r180 l0     3   45:r181 l0     0   44:r182 l0     0
   43:r183 l0     0   42:r184 l0     1   40:r185 l0     0   32:r186 l0    22
   38:r187 l0     0   37:r188 l0     0   36:r189 l0     0   35:r190 l0     1
   33:r191 l0     0   31:r192 l0    21   29:r193 l0    22   28:r194 l0    21
   27:r195 l0    21   26:r196 l0    21   24:r197 l0    21   23:r198 l0    21
   22:r199 l0    21   19:r200 l0     0   18:r201 l0     0   17:r202 l0     1
    5:r203 l0     0   14:r204 l0     1   13:r205 l0     1   12:r206 l0     1
   11:r207 l0     2    9:r208 l0     1    8:r209 l0    22    6:r210 l0    21
    1:r211 l0     0    0:r212 l0     0  231:r213 l0     0  230:r214 l0     0
  227:r215 l0     0  226:r216 l0     0  223:r217 l0     0  221:r218 l0     0
  216:r219 l0     0  212:r220 l0     0  211:r221 l0     0  207:r222 l0     0
  205:r223 l0     0  200:r224 l0     0  197:r225 l0     0  195:r226 l0    21
  192:r227 l0    22  190:r228 l0     0  187:r229 l0     0  185:r230 l0    22
  183:r231 l0    22  182:r232 l0     0  178:r233 l0     0  176:r234 l0    21
  174:r235 l0     0  171:r236 l0    21  170:r237 l0     0  166:r238 l0     0
  164:r239 l0    21  161:r240 l0    22  157:r241 l0    22  153:r242 l0     0
  152:r243 l0     0  148:r244 l0     0  145:r245 l0     0  144:r246 l0     0
  140:r247 l0     0  138:r248 l0     0  134:r249 l0     0  130:r250 l0    21
  125:r251 l0    22  120:r252 l0     0  117:r253 l0     0  116:r254 l0     1
  112:r255 l0     1  109:r256 l0    21  106:r257 l0     0  102:r258 l0     0
  100:r259 l0    21   97:r260 l0    22   95:r261 l0     0   91:r262 l0     0
   89:r263 l0    22   87:r264 l0    22   86:r265 l0     0   82:r266 l0     0
   80:r267 l0    21   78:r268 l0     0   75:r269 l0    21   74:r270 l0     0
   69:r271 l0     0   67:r272 l0    21   64:r273 l0    22   60:r274 l0    22
   56:r275 l0     0   55:r276 l0     0   51:r277 l0     0   47:r278 l0     0
   46:r279 l0     0   41:r280 l0     0   39:r281 l0     0   34:r282 l0     0
   30:r283 l0    21   25:r284 l0    22   20:r285 l0     0   16:r286 l0     0
   15:r287 l0     1   10:r288 l0     1    7:r289 l0    21    4:r290 l0     0
+++Costs: overall -5, reg -5, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


int scale(float*, Procpar_info*, Preprocess*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={4d,2u} r1={3d,1u} r2={3d} r4={3d,1u} r5={3d,1u} r6={1d,21u} r7={1d,23u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,20u} r17={99d,17u} r18={2d} r19={2d} r20={1d,91u,24e} r21={5d,4u} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u,1e} r63={1d,1u} r64={1d,1u} r65={1d,1u,1e} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u,1e} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u,1e} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u,1e} r83={1d,1u} r84={1d,1u,1e} r85={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u,1e} r89={1d,1u} r90={1d,2u} r91={1d,1u} r92={1d,1u} r93={1d,1u,1e} r94={1d,1u} r95={1d,1u,1e} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u,1e} r101={1d,1u} r102={1d,1u,1e} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u,1e} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u,1e} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u,1e} r145={1d,1u} r146={1d,1u,1e} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u,1e} r152={1d,1u} r153={1d,2u} r154={1d,1u} r155={1d,1u} r156={1d,1u,1e} r157={1d,1u} r158={1d,1u,1e} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u,1e} r165={1d,1u} r166={1d,1u,1e} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u,1e} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u,1e} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u,1e} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u,1e} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u,1e} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,1u} 
;;    total ref usage 906{439d,415u,52e} in 286{284 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 213
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
        (reg:DI 5 di [ data ])) sim2fitman_preproc.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])
        (reg:DI 4 si [ procpar_info ])) sim2fitman_preproc.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ procpar_info ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 preprocess+0 S8 A64])
        (reg:DI 1 dx [ preprocess ])) sim2fitman_preproc.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ preprocess ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:226 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:SF 213)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:227 135 {*movsf_internal}
     (nil))
(insn 10 9 11 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 half+0 S4 A32])
        (reg:SF 213)) sim2fitman_preproc.cpp:227 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 213)
        (nil)))
(insn 11 10 356 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:229 89 {*movsi_internal}
     (nil))
(jump_insn 356 11 357 2 (set (pc)
        (label_ref 320)) sim2fitman_preproc.cpp:229 650 {jump}
     (nil)
 -> 320)
;;  succ:       20 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 357 356 325)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 214 215 216 217 218 219 220 221 222 223 224 225 226 227
(code_label 325 357 14 3 46 "" [1 uses])
(note 14 325 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (set (reg:SI 214)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:231 89 {*movsi_internal}
     (nil))
(insn 16 15 17 3 (set (reg:DI 61 [ D.6874 ])
        (sign_extend:DI (reg:SI 214))) sim2fitman_preproc.cpp:231 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 214)
        (nil)))
(insn 17 16 18 3 (parallel [
            (set (reg:DI 62 [ D.6874 ])
                (ashift:DI (reg:DI 61 [ D.6874 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:231 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 61 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 18 17 19 3 (set (reg/f:DI 215)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:231 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 3 (parallel [
            (set (reg/f:DI 63 [ D.6875 ])
                (plus:DI (reg:DI 62 [ D.6874 ])
                    (reg/f:DI 215)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:231 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 215)
        (expr_list:REG_DEAD (reg:DI 62 [ D.6874 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 62 [ D.6874 ]))
                    (nil))))))
(insn 20 19 21 3 (set (reg:SI 216)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:231 89 {*movsi_internal}
     (nil))
(insn 21 20 22 3 (set (reg:DI 64 [ D.6874 ])
        (sign_extend:DI (reg:SI 216))) sim2fitman_preproc.cpp:231 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 216)
        (nil)))
(insn 22 21 23 3 (parallel [
            (set (reg:DI 65 [ D.6874 ])
                (ashift:DI (reg:DI 64 [ D.6874 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:231 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 64 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 23 22 24 3 (set (reg/f:DI 217)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:231 87 {*movdi_internal_rex64}
     (nil))
(insn 24 23 25 3 (parallel [
            (set (reg/f:DI 66 [ D.6875 ])
                (plus:DI (reg:DI 65 [ D.6874 ])
                    (reg/f:DI 217)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:231 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 217)
        (expr_list:REG_DEAD (reg:DI 65 [ D.6874 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 65 [ D.6874 ]))
                    (nil))))))
(insn 25 24 26 3 (set (reg:SF 67 [ D.6876 ])
        (mem:SF (reg/f:DI 66 [ D.6875 ]) [0 *_14+0 S4 A32])) sim2fitman_preproc.cpp:231 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 66 [ D.6875 ])
        (nil)))
(insn 26 25 27 3 (set (reg/f:DI 218)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:231 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 3 (set (reg:SF 68 [ D.6876 ])
        (mem/j:SF (plus:DI (reg/f:DI 218)
                (const_int 4 [0x4])) [0 preprocess_16(D)->scale_factor+0 S4 A32])) sim2fitman_preproc.cpp:231 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 218)
        (nil)))
(insn 28 27 29 3 (set (reg:SF 69 [ D.6876 ])
        (mult:SF (reg:SF 67 [ D.6876 ])
            (reg:SF 68 [ D.6876 ]))) sim2fitman_preproc.cpp:231 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 68 [ D.6876 ])
        (expr_list:REG_DEAD (reg:SF 67 [ D.6876 ])
            (nil))))
(insn 29 28 30 3 (set (mem:SF (reg/f:DI 63 [ D.6875 ]) [0 *_11+0 S4 A32])
        (reg:SF 69 [ D.6876 ])) sim2fitman_preproc.cpp:231 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 69 [ D.6876 ])
        (expr_list:REG_DEAD (reg/f:DI 63 [ D.6875 ])
            (nil))))
(insn 30 29 31 3 (set (reg:SI 219)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:232 89 {*movsi_internal}
     (nil))
(insn 31 30 32 3 (set (reg:DI 70 [ D.6877 ])
        (sign_extend:DI (reg:SI 219))) sim2fitman_preproc.cpp:232 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))
(insn 32 31 33 3 (parallel [
            (set (reg:DI 71 [ D.6877 ])
                (plus:DI (reg:DI 70 [ D.6877 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 70 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 33 32 34 3 (parallel [
            (set (reg:DI 72 [ D.6877 ])
                (ashift:DI (reg:DI 71 [ D.6877 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:232 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 71 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 34 33 35 3 (set (reg/f:DI 220)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:232 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 3 (parallel [
            (set (reg/f:DI 73 [ D.6875 ])
                (plus:DI (reg:DI 72 [ D.6877 ])
                    (reg/f:DI 220)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 220)
        (expr_list:REG_DEAD (reg:DI 72 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 72 [ D.6877 ]))
                    (nil))))))
(insn 36 35 37 3 (set (reg:SI 221)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:232 89 {*movsi_internal}
     (nil))
(insn 37 36 38 3 (set (reg:DI 74 [ D.6877 ])
        (sign_extend:DI (reg:SI 221))) sim2fitman_preproc.cpp:232 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 221)
        (nil)))
(insn 38 37 39 3 (parallel [
            (set (reg:DI 75 [ D.6877 ])
                (plus:DI (reg:DI 74 [ D.6877 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 74 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 39 38 40 3 (parallel [
            (set (reg:DI 76 [ D.6877 ])
                (ashift:DI (reg:DI 75 [ D.6877 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:232 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 75 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 40 39 41 3 (set (reg/f:DI 222)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:232 87 {*movdi_internal_rex64}
     (nil))
(insn 41 40 42 3 (parallel [
            (set (reg/f:DI 77 [ D.6875 ])
                (plus:DI (reg:DI 76 [ D.6877 ])
                    (reg/f:DI 222)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 222)
        (expr_list:REG_DEAD (reg:DI 76 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 76 [ D.6877 ]))
                    (nil))))))
(insn 42 41 43 3 (set (reg:SF 78 [ D.6876 ])
        (mem:SF (reg/f:DI 77 [ D.6875 ]) [0 *_26+0 S4 A32])) sim2fitman_preproc.cpp:232 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 77 [ D.6875 ])
        (nil)))
(insn 43 42 44 3 (set (reg/f:DI 223)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:232 87 {*movdi_internal_rex64}
     (nil))
(insn 44 43 45 3 (set (reg:SF 79 [ D.6876 ])
        (mem/j:SF (plus:DI (reg/f:DI 223)
                (const_int 4 [0x4])) [0 preprocess_16(D)->scale_factor+0 S4 A32])) sim2fitman_preproc.cpp:232 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 223)
        (nil)))
(insn 45 44 46 3 (set (reg:SF 80 [ D.6876 ])
        (mult:SF (reg:SF 78 [ D.6876 ])
            (reg:SF 79 [ D.6876 ]))) sim2fitman_preproc.cpp:232 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 79 [ D.6876 ])
        (expr_list:REG_DEAD (reg:SF 78 [ D.6876 ])
            (nil))))
(insn 46 45 47 3 (set (mem:SF (reg/f:DI 73 [ D.6875 ]) [0 *_22+0 S4 A32])
        (reg:SF 80 [ D.6876 ])) sim2fitman_preproc.cpp:232 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 80 [ D.6876 ])
        (expr_list:REG_DEAD (reg/f:DI 73 [ D.6875 ])
            (nil))))
(insn 47 46 48 3 (set (reg:SI 224)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:234 89 {*movsi_internal}
     (nil))
(insn 48 47 49 3 (set (reg:DI 81 [ D.6874 ])
        (sign_extend:DI (reg:SI 224))) sim2fitman_preproc.cpp:234 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 224)
        (nil)))
(insn 49 48 50 3 (parallel [
            (set (reg:DI 82 [ D.6874 ])
                (ashift:DI (reg:DI 81 [ D.6874 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:234 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 81 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 50 49 51 3 (set (reg/f:DI 225)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:234 87 {*movdi_internal_rex64}
     (nil))
(insn 51 50 52 3 (parallel [
            (set (reg/f:DI 83 [ D.6875 ])
                (plus:DI (reg:DI 82 [ D.6874 ])
                    (reg/f:DI 225)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:234 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 225)
        (expr_list:REG_DEAD (reg:DI 82 [ D.6874 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 82 [ D.6874 ]))
                    (nil))))))
(insn 52 51 53 3 (set (reg:SF 84 [ D.6876 ])
        (mem:SF (reg/f:DI 83 [ D.6875 ]) [0 *_32+0 S4 A32])) sim2fitman_preproc.cpp:234 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 83 [ D.6875 ])
        (nil)))
(insn 53 52 54 3 (set (reg:V4SF 226)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:234 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 54 53 55 3 (parallel [
            (set (reg:SF 85 [ D.6876 ])
                (abs:SF (reg:SF 84 [ D.6876 ])))
            (use (reg:V4SF 226))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:234 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 226)
        (expr_list:REG_DEAD (reg:SF 84 [ D.6876 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:SF (reg:SF 84 [ D.6876 ]))
                    (nil))))))
(insn 55 54 56 3 (set (reg:DF 86 [ D.6878 ])
        (float_extend:DF (reg:SF 85 [ D.6876 ]))) sim2fitman_preproc.cpp:234 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 85 [ D.6876 ])
        (nil)))
(insn 56 55 57 3 (set (reg:DF 227)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:234 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0000000000000000622815914577798564188970686927859788e-9 [0x0.89705f4136b4a8p-29])
        (nil)))
(insn 57 56 58 3 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 227)
            (reg:DF 86 [ D.6878 ]))) sim2fitman_preproc.cpp:234 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 227)
        (expr_list:REG_DEAD (reg:DF 86 [ D.6878 ])
            (nil))))
(jump_insn 58 57 62 3 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 177)
            (pc))) sim2fitman_preproc.cpp:234 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 177)
;;  succ:       4 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 88 89 90 228 229 230
(note 62 58 63 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 4 (set (reg:SI 228)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:234 89 {*movsi_internal}
     (nil))
(insn 64 63 65 4 (set (reg:DI 87 [ D.6874 ])
        (sign_extend:DI (reg:SI 228))) sim2fitman_preproc.cpp:234 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 228)
        (nil)))
(insn 65 64 66 4 (parallel [
            (set (reg:DI 88 [ D.6874 ])
                (ashift:DI (reg:DI 87 [ D.6874 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:234 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 87 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 66 65 67 4 (set (reg/f:DI 229)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:234 87 {*movdi_internal_rex64}
     (nil))
(insn 67 66 68 4 (parallel [
            (set (reg/f:DI 89 [ D.6875 ])
                (plus:DI (reg:DI 88 [ D.6874 ])
                    (reg/f:DI 229)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:234 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 229)
        (expr_list:REG_DEAD (reg:DI 88 [ D.6874 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 88 [ D.6874 ]))
                    (nil))))))
(insn 68 67 69 4 (set (reg:SF 90 [ D.6876 ])
        (mem:SF (reg/f:DI 89 [ D.6875 ]) [0 *_38+0 S4 A32])) sim2fitman_preproc.cpp:234 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.6875 ])
        (nil)))
(insn 69 68 70 4 (set (reg:SF 230)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:234 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 70 69 71 4 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 90 [ D.6876 ])
            (reg:SF 230))) sim2fitman_preproc.cpp:234 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 230)
        (nil)))
(jump_insn 71 70 343 4 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 353)
            (pc))) sim2fitman_preproc.cpp:234 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 353)
;;  succ:       6
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags] 231
(note 343 71 72 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 72 343 73 5 (set (reg:SF 231)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:234 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 73 72 74 5 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 90 [ D.6876 ])
            (reg:SF 231))) sim2fitman_preproc.cpp:234 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 231)
        (expr_list:REG_DEAD (reg:SF 90 [ D.6876 ])
            (nil))))
(jump_insn 74 73 353 5 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 177)
            (pc))) sim2fitman_preproc.cpp:234 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 177)
;;  succ:       6 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;;              4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 232 233 234 235 236 237 238 239 240
(code_label 353 74 78 6 49 "" [1 uses])
(note 78 353 79 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 6 (set (reg:SI 232)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:235 89 {*movsi_internal}
     (nil))
(insn 80 79 81 6 (set (reg:DI 91 [ D.6877 ])
        (sign_extend:DI (reg:SI 232))) sim2fitman_preproc.cpp:235 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 232)
        (nil)))
(insn 81 80 82 6 (parallel [
            (set (reg:DI 92 [ D.6877 ])
                (plus:DI (reg:DI 91 [ D.6877 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:235 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 91 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 82 81 83 6 (parallel [
            (set (reg:DI 93 [ D.6877 ])
                (ashift:DI (reg:DI 92 [ D.6877 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:235 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 92 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 83 82 84 6 (set (reg/f:DI 233)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:235 87 {*movdi_internal_rex64}
     (nil))
(insn 84 83 85 6 (parallel [
            (set (reg/f:DI 94 [ D.6875 ])
                (plus:DI (reg:DI 93 [ D.6877 ])
                    (reg/f:DI 233)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:235 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 233)
        (expr_list:REG_DEAD (reg:DI 93 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 93 [ D.6877 ]))
                    (nil))))))
(insn 85 84 86 6 (set (reg:SF 95 [ D.6876 ])
        (mem:SF (reg/f:DI 94 [ D.6875 ]) [0 *_43+0 S4 A32])) sim2fitman_preproc.cpp:235 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 94 [ D.6875 ])
        (nil)))
(insn 86 85 87 6 (set (reg:V4SF 234)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:235 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 87 86 88 6 (parallel [
            (set (reg:SF 96 [ D.6876 ])
                (abs:SF (reg:SF 95 [ D.6876 ])))
            (use (reg:V4SF 234))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:235 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 234)
        (expr_list:REG_DEAD (reg:SF 95 [ D.6876 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:SF (reg:SF 95 [ D.6876 ]))
                    (nil))))))
(insn 88 87 89 6 (set (reg/f:DI 235)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:235 87 {*movdi_internal_rex64}
     (nil))
(insn 89 88 90 6 (set (reg:SF 97 [ D.6876 ])
        (mem/j:SF (plus:DI (reg/f:DI 235)
                (const_int 4 [0x4])) [0 preprocess_16(D)->scale_factor+0 S4 A32])) sim2fitman_preproc.cpp:235 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 235)
        (nil)))
(insn 90 89 91 6 (set (reg:SF 236)
        (mult:SF (reg:SF 96 [ D.6876 ])
            (reg:SF 97 [ D.6876 ]))) sim2fitman_preproc.cpp:235 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 97 [ D.6876 ])
        (expr_list:REG_DEAD (reg:SF 96 [ D.6876 ])
            (nil))))
(insn 91 90 92 6 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 next_point+0 S4 A32])
        (reg:SF 236)) sim2fitman_preproc.cpp:235 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 236)
        (nil)))
(insn 92 91 93 6 (set (reg:SI 237)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:237 89 {*movsi_internal}
     (nil))
(insn 93 92 94 6 (set (reg:DI 98 [ D.6874 ])
        (sign_extend:DI (reg:SI 237))) sim2fitman_preproc.cpp:237 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 237)
        (nil)))
(insn 94 93 95 6 (parallel [
            (set (reg:DI 99 [ D.6874 ])
                (ashift:DI (reg:DI 98 [ D.6874 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 98 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 95 94 96 6 (parallel [
            (set (reg:DI 100 [ D.6877 ])
                (plus:DI (reg:DI 99 [ D.6874 ])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 99 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 96 95 97 6 (set (reg/f:DI 238)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:237 87 {*movdi_internal_rex64}
     (nil))
(insn 97 96 98 6 (parallel [
            (set (reg/f:DI 101 [ D.6875 ])
                (plus:DI (reg:DI 100 [ D.6877 ])
                    (reg/f:DI 238)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 238)
        (expr_list:REG_DEAD (reg:DI 100 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 100 [ D.6877 ]))
                    (nil))))))
(insn 98 97 99 6 (set (reg:SF 102 [ D.6876 ])
        (mem:SF (reg/f:DI 101 [ D.6875 ]) [0 *_51+0 S4 A32])) sim2fitman_preproc.cpp:237 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 101 [ D.6875 ])
        (nil)))
(insn 99 98 100 6 (set (reg:V4SF 239)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:237 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 100 99 101 6 (parallel [
            (set (reg:SF 103 [ D.6876 ])
                (abs:SF (reg:SF 102 [ D.6876 ])))
            (use (reg:V4SF 239))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 239)
        (expr_list:REG_DEAD (reg:SF 102 [ D.6876 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:SF (reg:SF 102 [ D.6876 ]))
                    (nil))))))
(insn 101 100 102 6 (set (reg:DF 104 [ D.6878 ])
        (float_extend:DF (reg:SF 103 [ D.6876 ]))) sim2fitman_preproc.cpp:237 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 103 [ D.6876 ])
        (nil)))
(insn 102 101 103 6 (set (reg:DF 240)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:237 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0000000000000000622815914577798564188970686927859788e-9 [0x0.89705f4136b4a8p-29])
        (nil)))
(insn 103 102 104 6 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 240)
            (reg:DF 104 [ D.6878 ]))) sim2fitman_preproc.cpp:237 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 240)
        (expr_list:REG_DEAD (reg:DF 104 [ D.6878 ])
            (nil))))
(insn 104 103 105 6 (set (reg:QI 105 [ D.6879 ])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) sim2fitman_preproc.cpp:237 608 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil)))
(insn 105 104 106 6 (parallel [
            (set (reg:QI 106 [ D.6879 ])
                (xor:QI (reg:QI 105 [ D.6879 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 105 [ D.6879 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 106 105 107 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 106 [ D.6879 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:237 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 106 [ D.6879 ])
        (nil)))
(jump_insn 107 106 108 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 158)
            (pc))) sim2fitman_preproc.cpp:237 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 158)
;;  succ:       7 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 107 108 109 241
(note 108 107 109 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 7 (set (reg:DF 107 [ D.6878 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 next_point+0 S4 A32]))) sim2fitman_preproc.cpp:237 159 {*extendsfdf2_sse}
     (nil))
(insn 110 109 111 7 (set (reg:DF 241)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:237 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0000000000000000622815914577798564188970686927859788e-9 [0x0.89705f4136b4a8p-29])
        (nil)))
(insn 111 110 112 7 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 241)
            (reg:DF 107 [ D.6878 ]))) sim2fitman_preproc.cpp:237 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 241)
        (expr_list:REG_DEAD (reg:DF 107 [ D.6878 ])
            (nil))))
(insn 112 111 113 7 (set (reg:QI 108 [ D.6879 ])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) sim2fitman_preproc.cpp:237 608 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil)))
(insn 113 112 114 7 (parallel [
            (set (reg:QI 109 [ D.6879 ])
                (xor:QI (reg:QI 108 [ D.6879 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 108 [ D.6879 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 114 113 115 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 109 [ D.6879 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:237 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 109 [ D.6879 ])
        (nil)))
(jump_insn 115 114 116 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 158)
            (pc))) sim2fitman_preproc.cpp:237 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 158)
;;  succ:       8 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 110 111 112 242 243
(note 116 115 117 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 8 (set (reg:SI 242)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:237 89 {*movsi_internal}
     (nil))
(insn 118 117 119 8 (parallel [
            (set (reg:SI 110 [ D.6873 ])
                (plus:SI (reg:SI 242)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 242)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])
                    (const_int 2 [0x2]))
                (nil)))))
(insn 119 118 120 8 (set (reg/f:DI 243)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:237 87 {*movdi_internal_rex64}
     (nil))
(insn 120 119 121 8 (set (reg:SI 111 [ D.6873 ])
        (mem/j:SI (plus:DI (reg/f:DI 243)
                (const_int 328 [0x148])) [0 procpar_info_5(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:237 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 243)
        (nil)))
(insn 121 120 122 8 (parallel [
            (set (reg:SI 112 [ D.6873 ])
                (ashift:SI (reg:SI 111 [ D.6873 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 111 [ D.6873 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 122 121 123 8 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 110 [ D.6873 ])
            (reg:SI 112 [ D.6873 ]))) sim2fitman_preproc.cpp:237 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 112 [ D.6873 ])
        (expr_list:REG_DEAD (reg:SI 110 [ D.6873 ])
            (nil))))
(jump_insn 123 122 124 8 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 158)
            (pc))) sim2fitman_preproc.cpp:237 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 158)
;;  succ:       9 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 244 245 246 247 248 249 250 251
(note 124 123 125 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 9 (set (reg:SI 244)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:239 89 {*movsi_internal}
     (nil))
(insn 126 125 127 9 (set (reg:DI 113 [ D.6874 ])
        (sign_extend:DI (reg:SI 244))) sim2fitman_preproc.cpp:239 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 244)
        (nil)))
(insn 127 126 128 9 (parallel [
            (set (reg:DI 114 [ D.6874 ])
                (ashift:DI (reg:DI 113 [ D.6874 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 113 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 128 127 129 9 (set (reg/f:DI 245)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 129 128 130 9 (parallel [
            (set (reg/f:DI 115 [ D.6875 ])
                (plus:DI (reg:DI 114 [ D.6874 ])
                    (reg/f:DI 245)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 245)
        (expr_list:REG_DEAD (reg:DI 114 [ D.6874 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 114 [ D.6874 ]))
                    (nil))))))
(insn 130 129 131 9 (set (reg:SI 246)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:239 89 {*movsi_internal}
     (nil))
(insn 131 130 132 9 (set (reg:DI 116 [ D.6874 ])
        (sign_extend:DI (reg:SI 246))) sim2fitman_preproc.cpp:239 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
(insn 132 131 133 9 (parallel [
            (set (reg:DI 117 [ D.6874 ])
                (ashift:DI (reg:DI 116 [ D.6874 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 116 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 133 132 134 9 (parallel [
            (set (reg:DI 118 [ D.6877 ])
                (plus:DI (reg:DI 117 [ D.6874 ])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 117 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 134 133 135 9 (set (reg/f:DI 247)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 135 134 136 9 (parallel [
            (set (reg/f:DI 119 [ D.6875 ])
                (plus:DI (reg:DI 118 [ D.6877 ])
                    (reg/f:DI 247)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 247)
        (expr_list:REG_DEAD (reg:DI 118 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 118 [ D.6877 ]))
                    (nil))))))
(insn 136 135 137 9 (set (reg:SF 120 [ D.6876 ])
        (mem:SF (reg/f:DI 119 [ D.6875 ]) [0 *_69+0 S4 A32])) sim2fitman_preproc.cpp:239 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 119 [ D.6875 ])
        (nil)))
(insn 137 136 138 9 (set (reg:SI 248)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:239 89 {*movsi_internal}
     (nil))
(insn 138 137 139 9 (set (reg:DI 121 [ D.6874 ])
        (sign_extend:DI (reg:SI 248))) sim2fitman_preproc.cpp:239 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 248)
        (nil)))
(insn 139 138 140 9 (parallel [
            (set (reg:DI 122 [ D.6874 ])
                (ashift:DI (reg:DI 121 [ D.6874 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 121 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 140 139 141 9 (parallel [
            (set (reg:DI 123 [ D.6877 ])
                (plus:DI (reg:DI 122 [ D.6874 ])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 122 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 141 140 142 9 (set (reg/f:DI 249)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 142 141 143 9 (parallel [
            (set (reg/f:DI 124 [ D.6875 ])
                (plus:DI (reg:DI 123 [ D.6877 ])
                    (reg/f:DI 249)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 249)
        (expr_list:REG_DEAD (reg:DI 123 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 123 [ D.6877 ]))
                    (nil))))))
(insn 143 142 144 9 (set (reg:SF 125 [ D.6876 ])
        (mem:SF (reg/f:DI 124 [ D.6875 ]) [0 *_74+0 S4 A32])) sim2fitman_preproc.cpp:239 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 124 [ D.6875 ])
        (nil)))
(insn 144 143 145 9 (set (reg:SF 126 [ D.6876 ])
        (mult:SF (reg:SF 120 [ D.6876 ])
            (reg:SF 125 [ D.6876 ]))) sim2fitman_preproc.cpp:239 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 125 [ D.6876 ])
        (expr_list:REG_DEAD (reg:SF 120 [ D.6876 ])
            (nil))))
(insn 145 144 146 9 (set (reg:SF 250)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 next_point+0 S4 A32])) sim2fitman_preproc.cpp:240 135 {*movsf_internal}
     (nil))
(insn 146 145 147 9 (set (reg:SF 127 [ D.6876 ])
        (mult:SF (reg:SF 250)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 next_point+0 S4 A32]))) sim2fitman_preproc.cpp:240 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 250)
        (nil)))
(insn 147 146 148 9 (set (reg:SF 128 [ D.6876 ])
        (plus:SF (reg:SF 126 [ D.6876 ])
            (reg:SF 127 [ D.6876 ]))) sim2fitman_preproc.cpp:239 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 127 [ D.6876 ])
        (expr_list:REG_DEAD (reg:SF 126 [ D.6876 ])
            (nil))))
(insn 148 147 149 9 (set (reg:DF 129 [ D.6878 ])
        (float_extend:DF (reg:SF 128 [ D.6876 ]))) sim2fitman_preproc.cpp:240 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 128 [ D.6876 ])
        (nil)))
(insn 149 148 150 9 (set (reg:DF 251)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:240 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 150 149 151 9 (set (reg:DF 130 [ D.6878 ])
        (mult:DF (reg:DF 129 [ D.6878 ])
            (reg:DF 251))) sim2fitman_preproc.cpp:240 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 251)
        (expr_list:REG_DEAD (reg:DF 129 [ D.6878 ])
            (nil))))
(insn 151 150 152 9 (set (reg:DF 21 xmm0)
        (reg:DF 130 [ D.6878 ])) sim2fitman_preproc.cpp:240 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 130 [ D.6878 ])
        (nil)))
(call_insn 152 151 153 9 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:240 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 153 152 154 9 (set (reg:DF 131 [ D.6878 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:240 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 154 153 155 9 (set (reg:SF 132 [ D.6876 ])
        (float_truncate:SF (reg:DF 131 [ D.6878 ]))) sim2fitman_preproc.cpp:240 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 131 [ D.6878 ])
        (nil)))
(insn 155 154 358 9 (set (mem:SF (reg/f:DI 115 [ D.6875 ]) [0 *_65+0 S4 A32])
        (reg:SF 132 [ D.6876 ])) sim2fitman_preproc.cpp:240 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 132 [ D.6876 ])
        (expr_list:REG_DEAD (reg/f:DI 115 [ D.6875 ])
            (nil))))
(jump_insn 358 155 359 9 (set (pc)
        (label_ref 177)) sim2fitman_preproc.cpp:240 650 {jump}
     (nil)
 -> 177)
;;  succ:       11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 359 358 158)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;;              7
;;              8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 133 134 135 136 137 138 139 140 141 252 253 254 255 256
(code_label 158 359 159 10 39 "" [3 uses])
(note 159 158 160 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 10 (set (reg:SI 252)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:242 89 {*movsi_internal}
     (nil))
(insn 161 160 162 10 (set (reg:DI 133 [ D.6874 ])
        (sign_extend:DI (reg:SI 252))) sim2fitman_preproc.cpp:242 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 252)
        (nil)))
(insn 162 161 163 10 (parallel [
            (set (reg:DI 134 [ D.6874 ])
                (ashift:DI (reg:DI 133 [ D.6874 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:242 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 133 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 163 162 164 10 (set (reg/f:DI 253)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:242 87 {*movdi_internal_rex64}
     (nil))
(insn 164 163 165 10 (parallel [
            (set (reg/f:DI 135 [ D.6875 ])
                (plus:DI (reg:DI 134 [ D.6874 ])
                    (reg/f:DI 253)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:242 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 253)
        (expr_list:REG_DEAD (reg:DI 134 [ D.6874 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 134 [ D.6874 ]))
                    (nil))))))
(insn 165 164 166 10 (set (reg:SI 254)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:242 89 {*movsi_internal}
     (nil))
(insn 166 165 167 10 (set (reg:DI 136 [ D.6874 ])
        (sign_extend:DI (reg:SI 254))) sim2fitman_preproc.cpp:242 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 254)
        (nil)))
(insn 167 166 168 10 (parallel [
            (set (reg:DI 137 [ D.6874 ])
                (ashift:DI (reg:DI 136 [ D.6874 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:242 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 136 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 168 167 169 10 (parallel [
            (set (reg:DI 138 [ D.6877 ])
                (plus:DI (reg:DI 137 [ D.6874 ])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:242 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 137 [ D.6874 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 169 168 170 10 (set (reg/f:DI 255)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:242 87 {*movdi_internal_rex64}
     (nil))
(insn 170 169 171 10 (parallel [
            (set (reg/f:DI 139 [ D.6875 ])
                (plus:DI (reg:DI 138 [ D.6877 ])
                    (reg/f:DI 255)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:242 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 255)
        (expr_list:REG_DEAD (reg:DI 138 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 138 [ D.6877 ]))
                    (nil))))))
(insn 171 170 172 10 (set (reg:SF 140 [ D.6876 ])
        (mem:SF (reg/f:DI 139 [ D.6875 ]) [0 *_89+0 S4 A32])) sim2fitman_preproc.cpp:242 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 139 [ D.6875 ])
        (nil)))
(insn 172 171 173 10 (set (reg:SF 256)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:242 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 173 172 174 10 (set (reg:SF 141 [ D.6876 ])
        (mult:SF (reg:SF 140 [ D.6876 ])
            (reg:SF 256))) sim2fitman_preproc.cpp:242 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 256)
        (expr_list:REG_DEAD (reg:SF 140 [ D.6876 ])
            (nil))))
(insn 174 173 177 10 (set (mem:SF (reg/f:DI 135 [ D.6875 ]) [0 *_85+0 S4 A32])
        (reg:SF 141 [ D.6876 ])) sim2fitman_preproc.cpp:242 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 141 [ D.6876 ])
        (expr_list:REG_DEAD (reg/f:DI 135 [ D.6875 ])
            (nil))))
;;  succ:       11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;;              3
;;              5
;;              9
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 142 143 144 145 146 147 148 257 258 259 260
(code_label 177 174 178 11 36 "" [3 uses])
(note 178 177 179 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 179 178 180 11 (set (reg:SI 257)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:246 89 {*movsi_internal}
     (nil))
(insn 180 179 181 11 (set (reg:DI 142 [ D.6877 ])
        (sign_extend:DI (reg:SI 257))) sim2fitman_preproc.cpp:246 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
(insn 181 180 182 11 (parallel [
            (set (reg:DI 143 [ D.6877 ])
                (plus:DI (reg:DI 142 [ D.6877 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 142 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 182 181 183 11 (parallel [
            (set (reg:DI 144 [ D.6877 ])
                (ashift:DI (reg:DI 143 [ D.6877 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 143 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 183 182 184 11 (set (reg/f:DI 258)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:246 87 {*movdi_internal_rex64}
     (nil))
(insn 184 183 185 11 (parallel [
            (set (reg/f:DI 145 [ D.6875 ])
                (plus:DI (reg:DI 144 [ D.6877 ])
                    (reg/f:DI 258)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 258)
        (expr_list:REG_DEAD (reg:DI 144 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 144 [ D.6877 ]))
                    (nil))))))
(insn 185 184 186 11 (set (reg:SF 146 [ D.6876 ])
        (mem:SF (reg/f:DI 145 [ D.6875 ]) [0 *_95+0 S4 A32])) sim2fitman_preproc.cpp:246 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 145 [ D.6875 ])
        (nil)))
(insn 186 185 187 11 (set (reg:V4SF 259)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:246 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 187 186 188 11 (parallel [
            (set (reg:SF 147 [ D.6876 ])
                (abs:SF (reg:SF 146 [ D.6876 ])))
            (use (reg:V4SF 259))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 259)
        (expr_list:REG_DEAD (reg:SF 146 [ D.6876 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:SF (reg:SF 146 [ D.6876 ]))
                    (nil))))))
(insn 188 187 189 11 (set (reg:DF 148 [ D.6878 ])
        (float_extend:DF (reg:SF 147 [ D.6876 ]))) sim2fitman_preproc.cpp:246 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 147 [ D.6876 ])
        (nil)))
(insn 189 188 190 11 (set (reg:DF 260)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:246 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0000000000000000622815914577798564188970686927859788e-9 [0x0.89705f4136b4a8p-29])
        (nil)))
(insn 190 189 191 11 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 260)
            (reg:DF 148 [ D.6878 ]))) sim2fitman_preproc.cpp:246 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 260)
        (expr_list:REG_DEAD (reg:DF 148 [ D.6878 ])
            (nil))))
(jump_insn 191 190 195 11 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 317)
            (pc))) sim2fitman_preproc.cpp:246 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 317)
;;  succ:       12 (FALLTHRU)
;;              19
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 149 150 151 152 153 261 262 263
(note 195 191 196 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 197 12 (set (reg:SI 261)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:246 89 {*movsi_internal}
     (nil))
(insn 197 196 198 12 (set (reg:DI 149 [ D.6877 ])
        (sign_extend:DI (reg:SI 261))) sim2fitman_preproc.cpp:246 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 261)
        (nil)))
(insn 198 197 199 12 (parallel [
            (set (reg:DI 150 [ D.6877 ])
                (plus:DI (reg:DI 149 [ D.6877 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 149 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 199 198 200 12 (parallel [
            (set (reg:DI 151 [ D.6877 ])
                (ashift:DI (reg:DI 150 [ D.6877 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 150 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 200 199 201 12 (set (reg/f:DI 262)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:246 87 {*movdi_internal_rex64}
     (nil))
(insn 201 200 202 12 (parallel [
            (set (reg/f:DI 152 [ D.6875 ])
                (plus:DI (reg:DI 151 [ D.6877 ])
                    (reg/f:DI 262)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 262)
        (expr_list:REG_DEAD (reg:DI 151 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 151 [ D.6877 ]))
                    (nil))))))
(insn 202 201 203 12 (set (reg:SF 153 [ D.6876 ])
        (mem:SF (reg/f:DI 152 [ D.6875 ]) [0 *_102+0 S4 A32])) sim2fitman_preproc.cpp:246 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 152 [ D.6875 ])
        (nil)))
(insn 203 202 204 12 (set (reg:SF 263)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:246 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 204 203 205 12 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 153 [ D.6876 ])
            (reg:SF 263))) sim2fitman_preproc.cpp:246 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 263)
        (nil)))
(jump_insn 205 204 348 12 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 355)
            (pc))) sim2fitman_preproc.cpp:246 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 355)
;;  succ:       14
;;              13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 153

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 153
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 153
;; lr  def 	 17 [flags] 264
(note 348 205 206 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 206 348 207 13 (set (reg:SF 264)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:246 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 207 206 208 13 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 153 [ D.6876 ])
            (reg:SF 264))) sim2fitman_preproc.cpp:246 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 264)
        (expr_list:REG_DEAD (reg:SF 153 [ D.6876 ])
            (nil))))
(jump_insn 208 207 355 13 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 317)
            (pc))) sim2fitman_preproc.cpp:246 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 317)
;;  succ:       14 (FALLTHRU)
;;              19
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;;              12
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 265 266 267 268 269 270 271 272 273
(code_label 355 208 212 14 51 "" [1 uses])
(note 212 355 213 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 213 212 214 14 (set (reg:SI 265)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:247 89 {*movsi_internal}
     (nil))
(insn 214 213 215 14 (set (reg:DI 154 [ D.6877 ])
        (sign_extend:DI (reg:SI 265))) sim2fitman_preproc.cpp:247 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 265)
        (nil)))
(insn 215 214 216 14 (parallel [
            (set (reg:DI 155 [ D.6877 ])
                (plus:DI (reg:DI 154 [ D.6877 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:247 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 154 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 216 215 217 14 (parallel [
            (set (reg:DI 156 [ D.6877 ])
                (ashift:DI (reg:DI 155 [ D.6877 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:247 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 155 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 217 216 218 14 (set (reg/f:DI 266)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:247 87 {*movdi_internal_rex64}
     (nil))
(insn 218 217 219 14 (parallel [
            (set (reg/f:DI 157 [ D.6875 ])
                (plus:DI (reg:DI 156 [ D.6877 ])
                    (reg/f:DI 266)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:247 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 266)
        (expr_list:REG_DEAD (reg:DI 156 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 156 [ D.6877 ]))
                    (nil))))))
(insn 219 218 220 14 (set (reg:SF 158 [ D.6876 ])
        (mem:SF (reg/f:DI 157 [ D.6875 ]) [0 *_107+0 S4 A32])) sim2fitman_preproc.cpp:247 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 157 [ D.6875 ])
        (nil)))
(insn 220 219 221 14 (set (reg:V4SF 267)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:247 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 221 220 222 14 (parallel [
            (set (reg:SF 159 [ D.6876 ])
                (abs:SF (reg:SF 158 [ D.6876 ])))
            (use (reg:V4SF 267))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:247 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 267)
        (expr_list:REG_DEAD (reg:SF 158 [ D.6876 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:SF (reg:SF 158 [ D.6876 ]))
                    (nil))))))
(insn 222 221 223 14 (set (reg/f:DI 268)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:247 87 {*movdi_internal_rex64}
     (nil))
(insn 223 222 224 14 (set (reg:SF 160 [ D.6876 ])
        (mem/j:SF (plus:DI (reg/f:DI 268)
                (const_int 4 [0x4])) [0 preprocess_16(D)->scale_factor+0 S4 A32])) sim2fitman_preproc.cpp:247 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 268)
        (nil)))
(insn 224 223 225 14 (set (reg:SF 269)
        (mult:SF (reg:SF 159 [ D.6876 ])
            (reg:SF 160 [ D.6876 ]))) sim2fitman_preproc.cpp:247 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 160 [ D.6876 ])
        (expr_list:REG_DEAD (reg:SF 159 [ D.6876 ])
            (nil))))
(insn 225 224 226 14 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 next_point+0 S4 A32])
        (reg:SF 269)) sim2fitman_preproc.cpp:247 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 269)
        (nil)))
(insn 226 225 227 14 (set (reg:SI 270)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:249 89 {*movsi_internal}
     (nil))
(insn 227 226 228 14 (set (reg:DI 161 [ D.6877 ])
        (sign_extend:DI (reg:SI 270))) sim2fitman_preproc.cpp:249 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 270)
        (nil)))
(insn 228 227 229 14 (parallel [
            (set (reg:DI 162 [ D.6877 ])
                (plus:DI (reg:DI 161 [ D.6877 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 161 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 229 228 230 14 (parallel [
            (set (reg:DI 163 [ D.6877 ])
                (ashift:DI (reg:DI 162 [ D.6877 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 162 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 230 229 231 14 (parallel [
            (set (reg:DI 164 [ D.6877 ])
                (plus:DI (reg:DI 163 [ D.6877 ])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 163 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 231 230 232 14 (set (reg/f:DI 271)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:249 87 {*movdi_internal_rex64}
     (nil))
(insn 232 231 233 14 (parallel [
            (set (reg/f:DI 165 [ D.6875 ])
                (plus:DI (reg:DI 164 [ D.6877 ])
                    (reg/f:DI 271)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 271)
        (expr_list:REG_DEAD (reg:DI 164 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 164 [ D.6877 ]))
                    (nil))))))
(insn 233 232 234 14 (set (reg:SF 166 [ D.6876 ])
        (mem:SF (reg/f:DI 165 [ D.6875 ]) [0 *_116+0 S4 A32])) sim2fitman_preproc.cpp:249 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 165 [ D.6875 ])
        (nil)))
(insn 234 233 235 14 (set (reg:V4SF 272)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:249 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 235 234 236 14 (parallel [
            (set (reg:SF 167 [ D.6876 ])
                (abs:SF (reg:SF 166 [ D.6876 ])))
            (use (reg:V4SF 272))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 272)
        (expr_list:REG_DEAD (reg:SF 166 [ D.6876 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:SF (reg:SF 166 [ D.6876 ]))
                    (nil))))))
(insn 236 235 237 14 (set (reg:DF 168 [ D.6878 ])
        (float_extend:DF (reg:SF 167 [ D.6876 ]))) sim2fitman_preproc.cpp:249 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 167 [ D.6876 ])
        (nil)))
(insn 237 236 238 14 (set (reg:DF 273)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:249 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0000000000000000622815914577798564188970686927859788e-9 [0x0.89705f4136b4a8p-29])
        (nil)))
(insn 238 237 239 14 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 273)
            (reg:DF 168 [ D.6878 ]))) sim2fitman_preproc.cpp:249 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 273)
        (expr_list:REG_DEAD (reg:DF 168 [ D.6878 ])
            (nil))))
(insn 239 238 240 14 (set (reg:QI 169 [ D.6879 ])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) sim2fitman_preproc.cpp:249 608 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil)))
(insn 240 239 241 14 (parallel [
            (set (reg:QI 170 [ D.6879 ])
                (xor:QI (reg:QI 169 [ D.6879 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 169 [ D.6879 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 241 240 242 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 170 [ D.6879 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:249 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 170 [ D.6879 ])
        (nil)))
(jump_insn 242 241 243 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) sim2fitman_preproc.cpp:249 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 296)
;;  succ:       15 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 171 172 173 274
(note 243 242 244 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 244 243 245 15 (set (reg:DF 171 [ D.6878 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 next_point+0 S4 A32]))) sim2fitman_preproc.cpp:249 159 {*extendsfdf2_sse}
     (nil))
(insn 245 244 246 15 (set (reg:DF 274)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:249 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0000000000000000622815914577798564188970686927859788e-9 [0x0.89705f4136b4a8p-29])
        (nil)))
(insn 246 245 247 15 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 274)
            (reg:DF 171 [ D.6878 ]))) sim2fitman_preproc.cpp:249 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 274)
        (expr_list:REG_DEAD (reg:DF 171 [ D.6878 ])
            (nil))))
(insn 247 246 248 15 (set (reg:QI 172 [ D.6879 ])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) sim2fitman_preproc.cpp:249 608 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil)))
(insn 248 247 249 15 (parallel [
            (set (reg:QI 173 [ D.6879 ])
                (xor:QI (reg:QI 172 [ D.6879 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 172 [ D.6879 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 249 248 250 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 173 [ D.6879 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:249 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 173 [ D.6879 ])
        (nil)))
(jump_insn 250 249 251 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) sim2fitman_preproc.cpp:249 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 296)
;;  succ:       16 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 174 175 176 275 276
(note 251 250 252 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 252 251 253 16 (set (reg:SI 275)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:249 89 {*movsi_internal}
     (nil))
(insn 253 252 254 16 (parallel [
            (set (reg:SI 174 [ D.6873 ])
                (plus:SI (reg:SI 275)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 275)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])
                    (const_int 2 [0x2]))
                (nil)))))
(insn 254 253 255 16 (set (reg/f:DI 276)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:249 87 {*movdi_internal_rex64}
     (nil))
(insn 255 254 256 16 (set (reg:SI 175 [ D.6873 ])
        (mem/j:SI (plus:DI (reg/f:DI 276)
                (const_int 328 [0x148])) [0 procpar_info_5(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:249 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 276)
        (nil)))
(insn 256 255 257 16 (parallel [
            (set (reg:SI 176 [ D.6873 ])
                (ashift:SI (reg:SI 175 [ D.6873 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 175 [ D.6873 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 257 256 258 16 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 174 [ D.6873 ])
            (reg:SI 176 [ D.6873 ]))) sim2fitman_preproc.cpp:249 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 176 [ D.6873 ])
        (expr_list:REG_DEAD (reg:SI 174 [ D.6873 ])
            (nil))))
(jump_insn 258 257 259 16 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) sim2fitman_preproc.cpp:249 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 296)
;;  succ:       17 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 277 278 279 280 281 282 283 284
(note 259 258 260 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 17 (set (reg:SI 277)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:251 89 {*movsi_internal}
     (nil))
(insn 261 260 262 17 (set (reg:DI 177 [ D.6877 ])
        (sign_extend:DI (reg:SI 277))) sim2fitman_preproc.cpp:251 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 277)
        (nil)))
(insn 262 261 263 17 (parallel [
            (set (reg:DI 178 [ D.6877 ])
                (plus:DI (reg:DI 177 [ D.6877 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 177 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 263 262 264 17 (parallel [
            (set (reg:DI 179 [ D.6877 ])
                (ashift:DI (reg:DI 178 [ D.6877 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 178 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 264 263 265 17 (set (reg/f:DI 278)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:251 87 {*movdi_internal_rex64}
     (nil))
(insn 265 264 266 17 (parallel [
            (set (reg/f:DI 180 [ D.6875 ])
                (plus:DI (reg:DI 179 [ D.6877 ])
                    (reg/f:DI 278)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 278)
        (expr_list:REG_DEAD (reg:DI 179 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 179 [ D.6877 ]))
                    (nil))))))
(insn 266 265 267 17 (set (reg:SI 279)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:251 89 {*movsi_internal}
     (nil))
(insn 267 266 268 17 (set (reg:DI 181 [ D.6877 ])
        (sign_extend:DI (reg:SI 279))) sim2fitman_preproc.cpp:251 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 279)
        (nil)))
(insn 268 267 269 17 (parallel [
            (set (reg:DI 182 [ D.6877 ])
                (plus:DI (reg:DI 181 [ D.6877 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 181 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 269 268 270 17 (parallel [
            (set (reg:DI 183 [ D.6877 ])
                (ashift:DI (reg:DI 182 [ D.6877 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 182 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 270 269 271 17 (parallel [
            (set (reg:DI 184 [ D.6877 ])
                (plus:DI (reg:DI 183 [ D.6877 ])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 183 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 271 270 272 17 (set (reg/f:DI 280)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:251 87 {*movdi_internal_rex64}
     (nil))
(insn 272 271 273 17 (parallel [
            (set (reg/f:DI 185 [ D.6875 ])
                (plus:DI (reg:DI 184 [ D.6877 ])
                    (reg/f:DI 280)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 280)
        (expr_list:REG_DEAD (reg:DI 184 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 184 [ D.6877 ]))
                    (nil))))))
(insn 273 272 274 17 (set (reg:SF 186 [ D.6876 ])
        (mem:SF (reg/f:DI 185 [ D.6875 ]) [0 *_136+0 S4 A32])) sim2fitman_preproc.cpp:251 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 185 [ D.6875 ])
        (nil)))
(insn 274 273 275 17 (set (reg:SI 281)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:251 89 {*movsi_internal}
     (nil))
(insn 275 274 276 17 (set (reg:DI 187 [ D.6877 ])
        (sign_extend:DI (reg:SI 281))) sim2fitman_preproc.cpp:251 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 281)
        (nil)))
(insn 276 275 277 17 (parallel [
            (set (reg:DI 188 [ D.6877 ])
                (plus:DI (reg:DI 187 [ D.6877 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 187 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 277 276 278 17 (parallel [
            (set (reg:DI 189 [ D.6877 ])
                (ashift:DI (reg:DI 188 [ D.6877 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 188 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 278 277 279 17 (parallel [
            (set (reg:DI 190 [ D.6877 ])
                (plus:DI (reg:DI 189 [ D.6877 ])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 189 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 279 278 280 17 (set (reg/f:DI 282)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:251 87 {*movdi_internal_rex64}
     (nil))
(insn 280 279 281 17 (parallel [
            (set (reg/f:DI 191 [ D.6875 ])
                (plus:DI (reg:DI 190 [ D.6877 ])
                    (reg/f:DI 282)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 282)
        (expr_list:REG_DEAD (reg:DI 190 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 190 [ D.6877 ]))
                    (nil))))))
(insn 281 280 282 17 (set (reg:SF 192 [ D.6876 ])
        (mem:SF (reg/f:DI 191 [ D.6875 ]) [0 *_142+0 S4 A32])) sim2fitman_preproc.cpp:251 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 191 [ D.6875 ])
        (nil)))
(insn 282 281 283 17 (set (reg:SF 193 [ D.6876 ])
        (mult:SF (reg:SF 186 [ D.6876 ])
            (reg:SF 192 [ D.6876 ]))) sim2fitman_preproc.cpp:251 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 192 [ D.6876 ])
        (expr_list:REG_DEAD (reg:SF 186 [ D.6876 ])
            (nil))))
(insn 283 282 284 17 (set (reg:SF 283)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 next_point+0 S4 A32])) sim2fitman_preproc.cpp:252 135 {*movsf_internal}
     (nil))
(insn 284 283 285 17 (set (reg:SF 194 [ D.6876 ])
        (mult:SF (reg:SF 283)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 next_point+0 S4 A32]))) sim2fitman_preproc.cpp:252 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 283)
        (nil)))
(insn 285 284 286 17 (set (reg:SF 195 [ D.6876 ])
        (plus:SF (reg:SF 193 [ D.6876 ])
            (reg:SF 194 [ D.6876 ]))) sim2fitman_preproc.cpp:251 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 194 [ D.6876 ])
        (expr_list:REG_DEAD (reg:SF 193 [ D.6876 ])
            (nil))))
(insn 286 285 287 17 (set (reg:DF 196 [ D.6878 ])
        (float_extend:DF (reg:SF 195 [ D.6876 ]))) sim2fitman_preproc.cpp:252 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 195 [ D.6876 ])
        (nil)))
(insn 287 286 288 17 (set (reg:DF 284)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:252 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 288 287 289 17 (set (reg:DF 197 [ D.6878 ])
        (mult:DF (reg:DF 196 [ D.6878 ])
            (reg:DF 284))) sim2fitman_preproc.cpp:252 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 284)
        (expr_list:REG_DEAD (reg:DF 196 [ D.6878 ])
            (nil))))
(insn 289 288 290 17 (set (reg:DF 21 xmm0)
        (reg:DF 197 [ D.6878 ])) sim2fitman_preproc.cpp:252 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 197 [ D.6878 ])
        (nil)))
(call_insn 290 289 291 17 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:252 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 291 290 292 17 (set (reg:DF 198 [ D.6878 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:252 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 292 291 293 17 (set (reg:SF 199 [ D.6876 ])
        (float_truncate:SF (reg:DF 198 [ D.6878 ]))) sim2fitman_preproc.cpp:252 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 198 [ D.6878 ])
        (nil)))
(insn 293 292 360 17 (set (mem:SF (reg/f:DI 180 [ D.6875 ]) [0 *_131+0 S4 A32])
        (reg:SF 199 [ D.6876 ])) sim2fitman_preproc.cpp:252 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 199 [ D.6876 ])
        (expr_list:REG_DEAD (reg/f:DI 180 [ D.6875 ])
            (nil))))
(jump_insn 360 293 361 17 (set (pc)
        (label_ref 317)) sim2fitman_preproc.cpp:252 650 {jump}
     (nil)
 -> 317)
;;  succ:       19
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 361 360 296)
;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14
;;              15
;;              16
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 200 201 202 203 204 205 206 207 208 209 210 285 286 287 288 289
(code_label 296 361 297 18 44 "" [3 uses])
(note 297 296 298 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 298 297 299 18 (set (reg:SI 285)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:254 89 {*movsi_internal}
     (nil))
(insn 299 298 300 18 (set (reg:DI 200 [ D.6877 ])
        (sign_extend:DI (reg:SI 285))) sim2fitman_preproc.cpp:254 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 285)
        (nil)))
(insn 300 299 301 18 (parallel [
            (set (reg:DI 201 [ D.6877 ])
                (plus:DI (reg:DI 200 [ D.6877 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 200 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 301 300 302 18 (parallel [
            (set (reg:DI 202 [ D.6877 ])
                (ashift:DI (reg:DI 201 [ D.6877 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 201 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 302 301 303 18 (set (reg/f:DI 286)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:254 87 {*movdi_internal_rex64}
     (nil))
(insn 303 302 304 18 (parallel [
            (set (reg/f:DI 203 [ D.6875 ])
                (plus:DI (reg:DI 202 [ D.6877 ])
                    (reg/f:DI 286)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 286)
        (expr_list:REG_DEAD (reg:DI 202 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 202 [ D.6877 ]))
                    (nil))))))
(insn 304 303 305 18 (set (reg:SI 287)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:254 89 {*movsi_internal}
     (nil))
(insn 305 304 306 18 (set (reg:DI 204 [ D.6877 ])
        (sign_extend:DI (reg:SI 287))) sim2fitman_preproc.cpp:254 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 287)
        (nil)))
(insn 306 305 307 18 (parallel [
            (set (reg:DI 205 [ D.6877 ])
                (plus:DI (reg:DI 204 [ D.6877 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 204 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 307 306 308 18 (parallel [
            (set (reg:DI 206 [ D.6877 ])
                (ashift:DI (reg:DI 205 [ D.6877 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 205 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 308 307 309 18 (parallel [
            (set (reg:DI 207 [ D.6877 ])
                (plus:DI (reg:DI 206 [ D.6877 ])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 206 [ D.6877 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 309 308 310 18 (set (reg/f:DI 288)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:254 87 {*movdi_internal_rex64}
     (nil))
(insn 310 309 311 18 (parallel [
            (set (reg/f:DI 208 [ D.6875 ])
                (plus:DI (reg:DI 207 [ D.6877 ])
                    (reg/f:DI 288)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 288)
        (expr_list:REG_DEAD (reg:DI 207 [ D.6877 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 207 [ D.6877 ]))
                    (nil))))))
(insn 311 310 312 18 (set (reg:SF 209 [ D.6876 ])
        (mem:SF (reg/f:DI 208 [ D.6875 ]) [0 *_159+0 S4 A32])) sim2fitman_preproc.cpp:254 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 208 [ D.6875 ])
        (nil)))
(insn 312 311 313 18 (set (reg:SF 289)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:254 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 313 312 314 18 (set (reg:SF 210 [ D.6876 ])
        (mult:SF (reg:SF 209 [ D.6876 ])
            (reg:SF 289))) sim2fitman_preproc.cpp:254 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 289)
        (expr_list:REG_DEAD (reg:SF 209 [ D.6876 ])
            (nil))))
(insn 314 313 317 18 (set (mem:SF (reg/f:DI 203 [ D.6875 ]) [0 *_154+0 S4 A32])
        (reg:SF 210 [ D.6876 ])) sim2fitman_preproc.cpp:254 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 210 [ D.6876 ])
        (expr_list:REG_DEAD (reg/f:DI 203 [ D.6875 ])
            (nil))))
;;  succ:       19 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;;              11
;;              13
;;              17
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 317 314 318 19 41 "" [3 uses])
(note 318 317 319 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 319 318 320 19 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:229 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       20 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 290
(code_label 320 319 321 20 35 "" [1 uses])
(note 321 320 322 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 322 321 323 20 (set (reg/f:DI 290)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:229 87 {*movdi_internal_rex64}
     (nil))
(insn 323 322 324 20 (set (reg:SI 59 [ D.6873 ])
        (mem/j:SI (plus:DI (reg/f:DI 290)
                (const_int 328 [0x148])) [0 procpar_info_5(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:229 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 290)
        (nil)))
(insn 324 323 326 20 (parallel [
            (set (reg:SI 60 [ D.6873 ])
                (ashift:SI (reg:SI 59 [ D.6873 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:229 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 59 [ D.6873 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 326 324 327 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 60 [ D.6873 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32]))) sim2fitman_preproc.cpp:229 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 60 [ D.6873 ])
        (nil)))
(jump_insn 327 326 328 20 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 325)
            (pc))) sim2fitman_preproc.cpp:229 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 325)
;;  succ:       3
;;              21 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 211 212
(note 328 327 329 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 329 328 332 21 (set (reg:SI 211 [ D.6873 ])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:259 89 {*movsi_internal}
     (nil))
(insn 332 329 336 21 (set (reg:SI 212 [ <retval> ])
        (reg:SI 211 [ D.6873 ])) sim2fitman_preproc.cpp:259 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 211 [ D.6873 ])
        (nil)))
(insn 336 332 339 21 (set (reg/i:SI 0 ax)
        (reg:SI 212 [ <retval> ])) sim2fitman_preproc.cpp:260 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 212 [ <retval> ])
        (nil)))
(insn 339 336 0 21 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:260 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int baseline_correct(float*, Procpar_info*) (_Z16baseline_correctPfP12Procpar_info, funcdef_no=4, decl_uid=5359, cgraph_uid=4)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 10 count 9 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r134,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r133,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r132,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r131,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a23 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a26 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a27 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a30 (r126,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a33 (r125,l0) best SSE_REGS, allocno SSE_REGS
    r124: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a31 (r124,l0) best SSE_REGS, allocno SSE_REGS
    r123: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a35 (r123,l0) best SSE_REGS, allocno SSE_REGS
    r122: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a39 (r122,l0) best SSE_REGS, allocno SSE_REGS
    r121: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a37 (r121,l0) best SSE_REGS, allocno SSE_REGS
    r120: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a41 (r120,l0) best SSE_REGS, allocno SSE_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a45 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a48 (r118,l0) best SSE_REGS, allocno SSE_REGS
    r117: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a46 (r117,l0) best SSE_REGS, allocno SSE_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a50 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a54 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a57 (r114,l0) best SSE_REGS, allocno SSE_REGS
    r113: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a55 (r113,l0) best SSE_REGS, allocno SSE_REGS
    r112: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a59 (r112,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r111: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a62 (r111,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r110: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a63 (r110,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r108: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a66 (r108,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r107: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a67 (r107,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r106: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a69 (r106,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r105: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a68 (r105,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r104: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a72 (r104,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r103: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a73 (r103,l0) best SSE_REGS, allocno INT_SSE_REGS
    r102: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a74 (r102,l0) best SSE_REGS, allocno INT_SSE_REGS
    r101: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r101,l0) best AREG, allocno GENERAL_REGS
    r100: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r100,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r99: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a6 (r99,l0) best SSE_REGS, allocno SSE_REGS
    r98: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a7 (r98,l0) best SSE_REGS, allocno SSE_REGS
    r97: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r97,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r96: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r96,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r95: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r95,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r94,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r93,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r92: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r92,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r91,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r90: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r90,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r89: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a20 (r89,l0) best SSE_REGS, allocno SSE_REGS
    r88: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a21 (r88,l0) best SSE_REGS, allocno SSE_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a22 (r87,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r86,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r85: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r85,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r84: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r84,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r83: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a28 (r83,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r82: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a29 (r82,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a32 (r79,l0) best SSE_REGS, allocno SSE_REGS
    r78: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a34 (r78,l0) best SSE_REGS, allocno SSE_REGS
    r77: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a36 (r77,l0) best SSE_REGS, allocno SSE_REGS
    r76: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a38 (r76,l0) best SSE_REGS, allocno SSE_REGS
    r75: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a40 (r75,l0) best SSE_REGS, allocno SSE_REGS
    r74: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a42 (r74,l0) best SSE_REGS, allocno SSE_REGS
    r73: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a47 (r73,l0) best SSE_REGS, allocno SSE_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a49 (r72,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a51 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a52 (r70,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a53 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a56 (r68,l0) best SSE_REGS, allocno SSE_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a58 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a60 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a61 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a43 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a44 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a64 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a65 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a70 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a71 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r101,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a1(r100,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a2(r81,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a3(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a4(r134,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a5(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a6(r99,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a7(r98,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a8(r97,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a9(r133,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a10(r96,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a11(r95,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a12(r94,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a13(r132,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a14(r131,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a15(r92,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a16(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a17(r90,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a18(r130,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a19(r84,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a20(r89,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a21(r88,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a22(r87,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a23(r129,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a24(r86,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a25(r85,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a26(r128,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a27(r127,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a28(r83,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a29(r82,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a30(r126,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a31(r124,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a32(r79,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a33(r125,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a34(r78,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a35(r123,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a36(r77,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a37(r121,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a38(r76,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a39(r122,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a40(r75,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a41(r120,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a42(r74,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a43(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a44(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a45(r119,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a46(r117,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a47(r73,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a48(r118,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a49(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a50(r116,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a51(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a52(r70,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a53(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a54(r115,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a55(r113,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a56(r68,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a57(r114,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a58(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a59(r112,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a60(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a61(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a62(r111,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a63(r110,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a64(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a65(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a66(r108,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a67(r107,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a68(r105,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:78 SSE_REGS:78 MMX_REGS:78 FP_TOP_SSE_REGS:393210 FP_SECOND_SSE_REGS:393210 FLOAT_SSE_REGS:393210 FLOAT_INT_REGS:393210 INT_SSE_REGS:78 FLOAT_INT_SSE_REGS:393210 ALL_REGS:393210 MEM:22
  a69(r106,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a70(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a71(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a72(r104,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a73(r103,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:30 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:38 MEM:12
  a74(r102,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:30 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:38 MEM:12

   Insn 127(l0): point = 0
   Insn 124(l0): point = 2
   Insn 120(l0): point = 4
   Insn 117(l0): point = 6
   Insn 107(l0): point = 9
   Insn 106(l0): point = 11
   Insn 105(l0): point = 13
   Insn 104(l0): point = 15
   Insn 103(l0): point = 17
   Insn 102(l0): point = 19
   Insn 101(l0): point = 21
   Insn 100(l0): point = 23
   Insn 99(l0): point = 25
   Insn 98(l0): point = 27
   Insn 97(l0): point = 29
   Insn 96(l0): point = 31
   Insn 95(l0): point = 33
   Insn 94(l0): point = 35
   Insn 93(l0): point = 37
   Insn 92(l0): point = 39
   Insn 91(l0): point = 41
   Insn 90(l0): point = 43
   Insn 89(l0): point = 45
   Insn 88(l0): point = 47
   Insn 87(l0): point = 49
   Insn 86(l0): point = 51
   Insn 85(l0): point = 53
   Insn 84(l0): point = 55
   Insn 83(l0): point = 57
   Insn 82(l0): point = 59
   Insn 81(l0): point = 61
   Insn 80(l0): point = 63
   Insn 79(l0): point = 65
   Insn 115(l0): point = 68
   Insn 114(l0): point = 70
   Insn 112(l0): point = 72
   Insn 111(l0): point = 74
   Insn 110(l0): point = 76
   Insn 132(l0): point = 79
   Insn 75(l0): point = 81
   Insn 74(l0): point = 83
   Insn 73(l0): point = 85
   Insn 72(l0): point = 87
   Insn 71(l0): point = 89
   Insn 70(l0): point = 91
   Insn 69(l0): point = 93
   Insn 68(l0): point = 95
   Insn 67(l0): point = 97
   Insn 66(l0): point = 99
   Insn 65(l0): point = 101
   Insn 64(l0): point = 103
   Insn 63(l0): point = 105
   Insn 62(l0): point = 107
   Insn 61(l0): point = 109
   Insn 51(l0): point = 112
   Insn 50(l0): point = 114
   Insn 49(l0): point = 116
   Insn 48(l0): point = 118
   Insn 47(l0): point = 120
   Insn 46(l0): point = 122
   Insn 45(l0): point = 124
   Insn 44(l0): point = 126
   Insn 43(l0): point = 128
   Insn 42(l0): point = 130
   Insn 41(l0): point = 132
   Insn 40(l0): point = 134
   Insn 39(l0): point = 136
   Insn 38(l0): point = 138
   Insn 37(l0): point = 140
   Insn 36(l0): point = 142
   Insn 35(l0): point = 144
   Insn 34(l0): point = 146
   Insn 33(l0): point = 148
   Insn 32(l0): point = 150
   Insn 59(l0): point = 153
   Insn 58(l0): point = 155
   Insn 56(l0): point = 157
   Insn 55(l0): point = 159
   Insn 54(l0): point = 161
   Insn 130(l0): point = 164
   Insn 28(l0): point = 166
   Insn 27(l0): point = 168
   Insn 24(l0): point = 170
   Insn 23(l0): point = 172
   Insn 22(l0): point = 174
   Insn 21(l0): point = 176
   Insn 20(l0): point = 178
   Insn 19(l0): point = 180
   Insn 18(l0): point = 182
   Insn 17(l0): point = 184
   Insn 16(l0): point = 186
   Insn 15(l0): point = 188
   Insn 14(l0): point = 190
   Insn 13(l0): point = 192
   Insn 12(l0): point = 194
   Insn 11(l0): point = 196
   Insn 10(l0): point = 198
   Insn 9(l0): point = 200
   Insn 8(l0): point = 202
   Insn 7(l0): point = 204
   Insn 3(l0): point = 206
   Insn 2(l0): point = 208
 a0(r101): [3..4]
 a1(r100): [5..6]
 a2(r81): [71..72]
 a3(r80): [73..74]
 a4(r134): [75..76]
 a5(r93): [12..29]
 a6(r99): [12..13]
 a7(r98): [14..15]
 a8(r97): [16..17]
 a9(r133): [18..19]
 a10(r96): [18..21]
 a11(r95): [22..23]
 a12(r94): [24..25]
 a13(r132): [26..27]
 a14(r131): [30..31]
 a15(r92): [30..33]
 a16(r91): [34..35]
 a17(r90): [36..37]
 a18(r130): [38..39]
 a19(r84): [42..57]
 a20(r89): [42..43]
 a21(r88): [44..45]
 a22(r87): [46..47]
 a23(r129): [48..49]
 a24(r86): [48..51]
 a25(r85): [52..53]
 a26(r128): [54..55]
 a27(r127): [58..59]
 a28(r83): [58..61]
 a29(r82): [62..63]
 a30(r126): [64..65]
 a31(r124): [84..85]
 a32(r79): [86..89]
 a33(r125): [86..87]
 a34(r78): [90..91]
 a35(r123): [92..93]
 a36(r77): [92..95]
 a37(r121): [98..99]
 a38(r76): [100..103]
 a39(r122): [100..101]
 a40(r75): [104..105]
 a41(r120): [106..107]
 a42(r74): [106..109]
 a43(r64): [156..157]
 a44(r63): [158..159]
 a45(r119): [160..161]
 a46(r117): [115..116]
 a47(r73): [117..120]
 a48(r118): [117..118]
 a49(r72): [121..122]
 a50(r116): [123..124]
 a51(r71): [123..126]
 a52(r70): [127..128]
 a53(r69): [129..130]
 a54(r115): [131..132]
 a55(r113): [135..136]
 a56(r68): [137..140]
 a57(r114): [137..138]
 a58(r67): [141..142]
 a59(r112): [143..144]
 a60(r66): [143..146]
 a61(r65): [147..148]
 a62(r111): [149..150]
 a63(r110): [167..168]
 a64(r62): [169..170]
 a65(r61): [171..172]
 a66(r108): [173..174]
 a67(r107): [177..178]
 a68(r105): [179..186]
 a69(r106): [181..184]
 a70(r60): [187..188]
 a71(r59): [189..190]
 a72(r104): [191..192]
 a73(r103): [195..196]
 a74(r102): [199..200]
Compressing live ranges: from 211 to 120 - 56%
Ranges after the compression:
 a0(r101): [0..1]
 a1(r100): [2..3]
 a2(r81): [44..45]
 a3(r80): [46..47]
 a4(r134): [48..49]
 a5(r93): [4..17]
 a6(r99): [4..5]
 a7(r98): [6..7]
 a8(r97): [8..9]
 a9(r133): [10..11]
 a10(r96): [10..11]
 a11(r95): [12..13]
 a12(r94): [14..15]
 a13(r132): [16..17]
 a14(r131): [18..19]
 a15(r92): [18..19]
 a16(r91): [20..21]
 a17(r90): [22..23]
 a18(r130): [24..25]
 a19(r84): [26..37]
 a20(r89): [26..27]
 a21(r88): [28..29]
 a22(r87): [30..31]
 a23(r129): [32..33]
 a24(r86): [32..33]
 a25(r85): [34..35]
 a26(r128): [36..37]
 a27(r127): [38..39]
 a28(r83): [38..39]
 a29(r82): [40..41]
 a30(r126): [42..43]
 a31(r124): [50..51]
 a32(r79): [52..53]
 a33(r125): [52..53]
 a34(r78): [54..55]
 a35(r123): [56..57]
 a36(r77): [56..57]
 a37(r121): [58..59]
 a38(r76): [60..61]
 a39(r122): [60..61]
 a40(r75): [62..63]
 a41(r120): [64..65]
 a42(r74): [64..65]
 a43(r64): [92..93]
 a44(r63): [94..95]
 a45(r119): [96..97]
 a46(r117): [66..67]
 a47(r73): [68..69]
 a48(r118): [68..69]
 a49(r72): [70..71]
 a50(r116): [72..73]
 a51(r71): [72..73]
 a52(r70): [74..75]
 a53(r69): [76..77]
 a54(r115): [78..79]
 a55(r113): [80..81]
 a56(r68): [82..83]
 a57(r114): [82..83]
 a58(r67): [84..85]
 a59(r112): [86..87]
 a60(r66): [86..87]
 a61(r65): [88..89]
 a62(r111): [90..91]
 a63(r110): [98..99]
 a64(r62): [100..101]
 a65(r61): [102..103]
 a66(r108): [104..105]
 a67(r107): [106..107]
 a68(r105): [108..109]
 a69(r106): [108..109]
 a70(r60): [110..111]
 a71(r59): [112..113]
 a72(r104): [114..115]
 a73(r103): [116..117]
 a74(r102): [118..119]
  regions=1, blocks=9, points=120
    allocnos=75 (big 0), copies=0, conflicts=0, ranges=75
Disposition:
   71:r59  l0     0   70:r60  l0     0   65:r61  l0     0   64:r62  l0     0
   44:r63  l0     0   43:r64  l0     0   61:r65  l0     0   60:r66  l0     1
   58:r67  l0     0   56:r68  l0    21   53:r69  l0     0   52:r70  l0     0
   51:r71  l0     1   49:r72  l0     0   47:r73  l0    21   42:r74  l0    21
   40:r75  l0    21   38:r76  l0    21   36:r77  l0    21   34:r78  l0    21
   32:r79  l0    21    3:r80  l0     0    2:r81  l0     0   29:r82  l0     0
   28:r83  l0     1   19:r84  l0     0   25:r85  l0     1   24:r86  l0     2
   22:r87  l0     1   21:r88  l0    21   20:r89  l0    21   17:r90  l0     0
   16:r91  l0     0   15:r92  l0     1    5:r93  l0     0   12:r94  l0     1
   11:r95  l0     1   10:r96  l0     2    8:r97  l0     1    7:r98  l0    21
    6:r99  l0    21    1:r100 l0     0    0:r101 l0     0   74:r102 l0     0
   73:r103 l0     0   72:r104 l0     0   68:r105 l0     0   69:r106 l0     1
   67:r107 l0     0   66:r108 l0     0   63:r110 l0     0   62:r111 l0     0
   59:r112 l0     0   55:r113 l0    21   57:r114 l0    22   54:r115 l0     0
   50:r116 l0     0   46:r117 l0    21   48:r118 l0    22   45:r119 l0     0
   41:r120 l0    22   37:r121 l0    21   39:r122 l0    22   35:r123 l0    22
   31:r124 l0    21   33:r125 l0    22   30:r126 l0     0   27:r127 l0     0
   26:r128 l0     1   23:r129 l0     1   18:r130 l0     0   14:r131 l0     0
   13:r132 l0     1    9:r133 l0     1    4:r134 l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


int baseline_correct(float*, Procpar_info*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 6[bp] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d,1u} r5={1d,1u} r6={1d,8u} r7={1d,8u} r16={1d,7u} r17={27d,3u} r20={1d,52u,6e} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u,1e} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u,1e} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u,1e} r84={1d,1u} r85={1d,1u} r86={1d,1u,1e} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u,1e} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u,1e} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={2d,4u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} 
;;    total ref usage 295{123d,160u,12e} in 102{102 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 61 62 102 103 104 105 106 107 108 110
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
        (reg:DI 5 di [ data ])) sim2fitman_preproc.cpp:264 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])
        (reg:DI 4 si [ procpar_info ])) sim2fitman_preproc.cpp:264 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ procpar_info ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 last_eighth+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:266 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:266 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:SF 102)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:267 135 {*movsf_internal}
     (nil))
(insn 10 9 11 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 average_offset_real+0 S4 A32])
        (reg:SF 102)) sim2fitman_preproc.cpp:267 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 102)
        (nil)))
(insn 11 10 12 2 (set (reg:SF 103)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:268 135 {*movsf_internal}
     (nil))
(insn 12 11 13 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 average_offset_imag+0 S4 A32])
        (reg:SF 103)) sim2fitman_preproc.cpp:268 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 103)
        (nil)))
(insn 13 12 14 2 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:270 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (reg:SI 59 [ D.6880 ])
        (mem/j:SI (plus:DI (reg/f:DI 104)
                (const_int 328 [0x148])) [0 procpar_info_9(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:270 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 104)
        (nil)))
(insn 15 14 16 2 (parallel [
            (set (reg:SI 60 [ D.6880 ])
                (ashift:SI (reg:SI 59 [ D.6880 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:270 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 59 [ D.6880 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 16 15 17 2 (set (reg:SI 105)
        (reg:SI 60 [ D.6880 ])) sim2fitman_preproc.cpp:270 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ D.6880 ])
        (nil)))
(insn 17 16 18 2 (parallel [
            (set (reg:SI 106)
                (plus:SI (reg:SI 105)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:270 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 18 17 19 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 105)
            (const_int 0 [0]))) sim2fitman_preproc.cpp:270 3 {*cmpsi_ccno_1}
     (nil))
(insn 19 18 20 2 (set (reg:SI 105)
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 106)
            (reg:SI 105))) sim2fitman_preproc.cpp:270 935 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 106)
        (expr_list:REG_DEAD (reg:CCGOC 17 flags)
            (nil))))
(insn 20 19 21 2 (parallel [
            (set (reg:SI 107)
                (ashiftrt:SI (reg:SI 105)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:270 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 105)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 21 20 22 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 last_eighth+0 S4 A32])
        (reg:SI 107)) sim2fitman_preproc.cpp:270 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 107)
        (nil)))
(insn 22 21 23 2 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:275 87 {*movdi_internal_rex64}
     (nil))
(insn 23 22 24 2 (set (reg:SI 61 [ D.6880 ])
        (mem/j:SI (plus:DI (reg/f:DI 108)
                (const_int 328 [0x148])) [0 procpar_info_9(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:275 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 108)
        (nil)))
(insn 24 23 27 2 (parallel [
            (set (reg:SI 62 [ D.6880 ])
                (ashift:SI (reg:SI 61 [ D.6880 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:275 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 61 [ D.6880 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 27 24 28 2 (parallel [
            (set (reg:SI 110)
                (minus:SI (reg:SI 62 [ D.6880 ])
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [0 last_eighth+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:275 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 62 [ D.6880 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 28 27 130 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
        (reg:SI 110)) sim2fitman_preproc.cpp:275 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 110)
        (nil)))
(jump_insn 130 28 131 2 (set (pc)
        (label_ref 52)) sim2fitman_preproc.cpp:275 650 {jump}
     (nil)
 -> 52)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 131 130 57)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 65 66 67 68 69 70 71 72 73 111 112 113 114 115 116 117 118
(code_label 57 131 31 3 54 "" [1 uses])
(note 31 57 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 3 (set (reg:SI 111)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:281 89 {*movsi_internal}
     (nil))
(insn 33 32 34 3 (set (reg:DI 65 [ D.6881 ])
        (sign_extend:DI (reg:SI 111))) sim2fitman_preproc.cpp:281 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 111)
        (nil)))
(insn 34 33 35 3 (parallel [
            (set (reg:DI 66 [ D.6881 ])
                (ashift:DI (reg:DI 65 [ D.6881 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:281 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 65 [ D.6881 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 35 34 36 3 (set (reg/f:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:281 87 {*movdi_internal_rex64}
     (nil))
(insn 36 35 37 3 (parallel [
            (set (reg/f:DI 67 [ D.6882 ])
                (plus:DI (reg:DI 66 [ D.6881 ])
                    (reg/f:DI 112)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:281 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 112)
        (expr_list:REG_DEAD (reg:DI 66 [ D.6881 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 66 [ D.6881 ]))
                    (nil))))))
(insn 37 36 38 3 (set (reg:SF 68 [ D.6883 ])
        (mem:SF (reg/f:DI 67 [ D.6882 ]) [0 *_21+0 S4 A32])) sim2fitman_preproc.cpp:281 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 67 [ D.6882 ])
        (nil)))
(insn 38 37 39 3 (set (reg:SF 114)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 average_offset_real+0 S4 A32])) sim2fitman_preproc.cpp:281 135 {*movsf_internal}
     (nil))
(insn 39 38 40 3 (set (reg:SF 113)
        (plus:SF (reg:SF 114)
            (reg:SF 68 [ D.6883 ]))) sim2fitman_preproc.cpp:281 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 114)
        (expr_list:REG_DEAD (reg:SF 68 [ D.6883 ])
            (nil))))
(insn 40 39 41 3 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 average_offset_real+0 S4 A32])
        (reg:SF 113)) sim2fitman_preproc.cpp:281 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 113)
        (nil)))
(insn 41 40 42 3 (set (reg:SI 115)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:282 89 {*movsi_internal}
     (nil))
(insn 42 41 43 3 (set (reg:DI 69 [ D.6884 ])
        (sign_extend:DI (reg:SI 115))) sim2fitman_preproc.cpp:282 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(insn 43 42 44 3 (parallel [
            (set (reg:DI 70 [ D.6884 ])
                (plus:DI (reg:DI 69 [ D.6884 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:282 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 69 [ D.6884 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 44 43 45 3 (parallel [
            (set (reg:DI 71 [ D.6884 ])
                (ashift:DI (reg:DI 70 [ D.6884 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:282 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 70 [ D.6884 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 45 44 46 3 (set (reg/f:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:282 87 {*movdi_internal_rex64}
     (nil))
(insn 46 45 47 3 (parallel [
            (set (reg/f:DI 72 [ D.6882 ])
                (plus:DI (reg:DI 71 [ D.6884 ])
                    (reg/f:DI 116)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:282 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 116)
        (expr_list:REG_DEAD (reg:DI 71 [ D.6884 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 71 [ D.6884 ]))
                    (nil))))))
(insn 47 46 48 3 (set (reg:SF 73 [ D.6883 ])
        (mem:SF (reg/f:DI 72 [ D.6882 ]) [0 *_27+0 S4 A32])) sim2fitman_preproc.cpp:282 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 72 [ D.6882 ])
        (nil)))
(insn 48 47 49 3 (set (reg:SF 118)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 average_offset_imag+0 S4 A32])) sim2fitman_preproc.cpp:282 135 {*movsf_internal}
     (nil))
(insn 49 48 50 3 (set (reg:SF 117)
        (plus:SF (reg:SF 118)
            (reg:SF 73 [ D.6883 ]))) sim2fitman_preproc.cpp:282 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 118)
        (expr_list:REG_DEAD (reg:SF 73 [ D.6883 ])
            (nil))))
(insn 50 49 51 3 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 average_offset_imag+0 S4 A32])
        (reg:SF 117)) sim2fitman_preproc.cpp:282 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 117)
        (nil)))
(insn 51 50 52 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:275 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 63 64 119
(code_label 52 51 53 4 53 "" [1 uses])
(note 53 52 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 4 (set (reg/f:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:275 87 {*movdi_internal_rex64}
     (nil))
(insn 55 54 56 4 (set (reg:SI 63 [ D.6880 ])
        (mem/j:SI (plus:DI (reg/f:DI 119)
                (const_int 328 [0x148])) [0 procpar_info_9(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:275 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 119)
        (nil)))
(insn 56 55 58 4 (parallel [
            (set (reg:SI 64 [ D.6880 ])
                (ashift:SI (reg:SI 63 [ D.6880 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:275 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 63 [ D.6880 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 58 56 59 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 64 [ D.6880 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32]))) sim2fitman_preproc.cpp:275 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 64 [ D.6880 ])
        (nil)))
(jump_insn 59 58 60 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) sim2fitman_preproc.cpp:275 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 57)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 74 75 76 77 78 79 120 121 122 123 124 125
(note 60 59 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 5 (set (reg:DF 74 [ D.6885 ])
        (float:DF (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 last_eighth+0 S4 A32]))) sim2fitman_preproc.cpp:285 242 {*floatsidf2_sse_interunit}
     (nil))
(insn 62 61 63 5 (set (reg:DF 120)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC9") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:285 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 2.0e+0 [0x0.8p+2])
        (nil)))
(insn 63 62 64 5 (set (reg:DF 75 [ D.6885 ])
        (div:DF (reg:DF 74 [ D.6885 ])
            (reg:DF 120))) sim2fitman_preproc.cpp:285 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 120)
        (expr_list:REG_DEAD (reg:DF 74 [ D.6885 ])
            (nil))))
(insn 64 63 65 5 (set (reg:SF 76 [ D.6883 ])
        (float_truncate:SF (reg:DF 75 [ D.6885 ]))) sim2fitman_preproc.cpp:285 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 75 [ D.6885 ])
        (nil)))
(insn 65 64 66 5 (set (reg:SF 122)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 average_offset_real+0 S4 A32])) sim2fitman_preproc.cpp:285 135 {*movsf_internal}
     (nil))
(insn 66 65 67 5 (set (reg:SF 121)
        (div:SF (reg:SF 122)
            (reg:SF 76 [ D.6883 ]))) sim2fitman_preproc.cpp:285 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 122)
        (expr_list:REG_DEAD (reg:SF 76 [ D.6883 ])
            (nil))))
(insn 67 66 68 5 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 average_offset_real+0 S4 A32])
        (reg:SF 121)) sim2fitman_preproc.cpp:285 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 121)
        (nil)))
(insn 68 67 69 5 (set (reg:DF 77 [ D.6885 ])
        (float:DF (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 last_eighth+0 S4 A32]))) sim2fitman_preproc.cpp:286 242 {*floatsidf2_sse_interunit}
     (nil))
(insn 69 68 70 5 (set (reg:DF 123)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC9") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:286 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 2.0e+0 [0x0.8p+2])
        (nil)))
(insn 70 69 71 5 (set (reg:DF 78 [ D.6885 ])
        (div:DF (reg:DF 77 [ D.6885 ])
            (reg:DF 123))) sim2fitman_preproc.cpp:286 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 123)
        (expr_list:REG_DEAD (reg:DF 77 [ D.6885 ])
            (nil))))
(insn 71 70 72 5 (set (reg:SF 79 [ D.6883 ])
        (float_truncate:SF (reg:DF 78 [ D.6885 ]))) sim2fitman_preproc.cpp:286 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 78 [ D.6885 ])
        (nil)))
(insn 72 71 73 5 (set (reg:SF 125)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 average_offset_imag+0 S4 A32])) sim2fitman_preproc.cpp:286 135 {*movsf_internal}
     (nil))
(insn 73 72 74 5 (set (reg:SF 124)
        (div:SF (reg:SF 125)
            (reg:SF 79 [ D.6883 ]))) sim2fitman_preproc.cpp:286 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 125)
        (expr_list:REG_DEAD (reg:SF 79 [ D.6883 ])
            (nil))))
(insn 74 73 75 5 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 average_offset_imag+0 S4 A32])
        (reg:SF 124)) sim2fitman_preproc.cpp:286 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 124)
        (nil)))
(insn 75 74 132 5 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:288 89 {*movsi_internal}
     (nil))
(jump_insn 132 75 133 5 (set (pc)
        (label_ref 108)) sim2fitman_preproc.cpp:288 650 {jump}
     (nil)
 -> 108)
;;  succ:       7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 133 132 113)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 126 127 128 129 130 131 132 133
(code_label 113 133 78 6 56 "" [1 uses])
(note 78 113 79 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 6 (set (reg:SI 126)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:290 89 {*movsi_internal}
     (nil))
(insn 80 79 81 6 (set (reg:DI 82 [ D.6881 ])
        (sign_extend:DI (reg:SI 126))) sim2fitman_preproc.cpp:290 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 81 80 82 6 (parallel [
            (set (reg:DI 83 [ D.6881 ])
                (ashift:DI (reg:DI 82 [ D.6881 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:290 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 82 [ D.6881 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 82 81 83 6 (set (reg/f:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:290 87 {*movdi_internal_rex64}
     (nil))
(insn 83 82 84 6 (parallel [
            (set (reg/f:DI 84 [ D.6882 ])
                (plus:DI (reg:DI 83 [ D.6881 ])
                    (reg/f:DI 127)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:290 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 127)
        (expr_list:REG_DEAD (reg:DI 83 [ D.6881 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 83 [ D.6881 ]))
                    (nil))))))
(insn 84 83 85 6 (set (reg:SI 128)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:290 89 {*movsi_internal}
     (nil))
(insn 85 84 86 6 (set (reg:DI 85 [ D.6881 ])
        (sign_extend:DI (reg:SI 128))) sim2fitman_preproc.cpp:290 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(insn 86 85 87 6 (parallel [
            (set (reg:DI 86 [ D.6881 ])
                (ashift:DI (reg:DI 85 [ D.6881 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:290 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 85 [ D.6881 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 87 86 88 6 (set (reg/f:DI 129)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:290 87 {*movdi_internal_rex64}
     (nil))
(insn 88 87 89 6 (parallel [
            (set (reg/f:DI 87 [ D.6882 ])
                (plus:DI (reg:DI 86 [ D.6881 ])
                    (reg/f:DI 129)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:290 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 129)
        (expr_list:REG_DEAD (reg:DI 86 [ D.6881 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 86 [ D.6881 ]))
                    (nil))))))
(insn 89 88 90 6 (set (reg:SF 88 [ D.6883 ])
        (mem:SF (reg/f:DI 87 [ D.6882 ]) [0 *_47+0 S4 A32])) sim2fitman_preproc.cpp:290 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.6882 ])
        (nil)))
(insn 90 89 91 6 (set (reg:SF 89 [ D.6883 ])
        (minus:SF (reg:SF 88 [ D.6883 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [0 average_offset_real+0 S4 A32]))) sim2fitman_preproc.cpp:290 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 88 [ D.6883 ])
        (nil)))
(insn 91 90 92 6 (set (mem:SF (reg/f:DI 84 [ D.6882 ]) [0 *_44+0 S4 A32])
        (reg:SF 89 [ D.6883 ])) sim2fitman_preproc.cpp:290 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 89 [ D.6883 ])
        (expr_list:REG_DEAD (reg/f:DI 84 [ D.6882 ])
            (nil))))
(insn 92 91 93 6 (set (reg:SI 130)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:291 89 {*movsi_internal}
     (nil))
(insn 93 92 94 6 (set (reg:DI 90 [ D.6884 ])
        (sign_extend:DI (reg:SI 130))) sim2fitman_preproc.cpp:291 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 94 93 95 6 (parallel [
            (set (reg:DI 91 [ D.6884 ])
                (plus:DI (reg:DI 90 [ D.6884 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:291 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 90 [ D.6884 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 95 94 96 6 (parallel [
            (set (reg:DI 92 [ D.6884 ])
                (ashift:DI (reg:DI 91 [ D.6884 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:291 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 91 [ D.6884 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 96 95 97 6 (set (reg/f:DI 131)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:291 87 {*movdi_internal_rex64}
     (nil))
(insn 97 96 98 6 (parallel [
            (set (reg/f:DI 93 [ D.6882 ])
                (plus:DI (reg:DI 92 [ D.6884 ])
                    (reg/f:DI 131)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:291 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 131)
        (expr_list:REG_DEAD (reg:DI 92 [ D.6884 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 92 [ D.6884 ]))
                    (nil))))))
(insn 98 97 99 6 (set (reg:SI 132)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:291 89 {*movsi_internal}
     (nil))
(insn 99 98 100 6 (set (reg:DI 94 [ D.6884 ])
        (sign_extend:DI (reg:SI 132))) sim2fitman_preproc.cpp:291 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 100 99 101 6 (parallel [
            (set (reg:DI 95 [ D.6884 ])
                (plus:DI (reg:DI 94 [ D.6884 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:291 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 94 [ D.6884 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 101 100 102 6 (parallel [
            (set (reg:DI 96 [ D.6884 ])
                (ashift:DI (reg:DI 95 [ D.6884 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:291 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 95 [ D.6884 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 102 101 103 6 (set (reg/f:DI 133)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:291 87 {*movdi_internal_rex64}
     (nil))
(insn 103 102 104 6 (parallel [
            (set (reg/f:DI 97 [ D.6882 ])
                (plus:DI (reg:DI 96 [ D.6884 ])
                    (reg/f:DI 133)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:291 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 133)
        (expr_list:REG_DEAD (reg:DI 96 [ D.6884 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                        (reg:DI 96 [ D.6884 ]))
                    (nil))))))
(insn 104 103 105 6 (set (reg:SF 98 [ D.6883 ])
        (mem:SF (reg/f:DI 97 [ D.6882 ]) [0 *_57+0 S4 A32])) sim2fitman_preproc.cpp:291 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 97 [ D.6882 ])
        (nil)))
(insn 105 104 106 6 (set (reg:SF 99 [ D.6883 ])
        (minus:SF (reg:SF 98 [ D.6883 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 average_offset_imag+0 S4 A32]))) sim2fitman_preproc.cpp:291 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 98 [ D.6883 ])
        (nil)))
(insn 106 105 107 6 (set (mem:SF (reg/f:DI 93 [ D.6882 ]) [0 *_53+0 S4 A32])
        (reg:SF 99 [ D.6883 ])) sim2fitman_preproc.cpp:291 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 99 [ D.6883 ])
        (expr_list:REG_DEAD (reg/f:DI 93 [ D.6882 ])
            (nil))))
(insn 107 106 108 6 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:288 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       7 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU,DFS_BACK)
;;              5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 80 81 134
(code_label 108 107 109 7 55 "" [1 uses])
(note 109 108 110 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 110 109 111 7 (set (reg/f:DI 134)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:288 87 {*movdi_internal_rex64}
     (nil))
(insn 111 110 112 7 (set (reg:SI 80 [ D.6880 ])
        (mem/j:SI (plus:DI (reg/f:DI 134)
                (const_int 328 [0x148])) [0 procpar_info_9(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:288 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 134)
        (nil)))
(insn 112 111 114 7 (parallel [
            (set (reg:SI 81 [ D.6880 ])
                (ashift:SI (reg:SI 80 [ D.6880 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:288 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 80 [ D.6880 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 114 112 115 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 81 [ D.6880 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32]))) sim2fitman_preproc.cpp:288 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 81 [ D.6880 ])
        (nil)))
(jump_insn 115 114 116 7 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 113)
            (pc))) sim2fitman_preproc.cpp:288 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 113)
;;  succ:       6
;;              8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 100 101
(note 116 115 117 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 120 8 (set (reg:SI 100 [ D.6880 ])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:294 89 {*movsi_internal}
     (nil))
(insn 120 117 124 8 (set (reg:SI 101 [ <retval> ])
        (reg:SI 100 [ D.6880 ])) sim2fitman_preproc.cpp:294 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 100 [ D.6880 ])
        (nil)))
(insn 124 120 127 8 (set (reg/i:SI 0 ax)
        (reg:SI 101 [ <retval> ])) sim2fitman_preproc.cpp:295 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 101 [ <retval> ])
        (nil)))
(insn 127 124 0 8 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:295 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int ecc_correction(float*, float*, Procpar_info*, Preprocess*) (_Z14ecc_correctionPfS_P12Procpar_infoP10Preprocess, funcdef_no=5, decl_uid=5334, cgraph_uid=5)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
Building IRA IR
verify found no changes in insn with uid = 60.
verify found no changes in insn with uid = 80.
verify found no changes in insn with uid = 117.
verify found no changes in insn with uid = 137.
verify found no changes in insn with uid = 154.
verify found no changes in insn with uid = 168.
verify found no changes in insn with uid = 181.
verify found no changes in insn with uid = 195.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r215: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r215,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r214: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a10 (r214,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r213,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r212,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r211: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a21 (r211,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r210: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a22 (r210,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r209,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r208: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a31 (r208,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a32 (r207,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a36 (r206,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r205: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a42 (r205,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a43 (r204,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a46 (r203,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a48 (r202,l0) best SSE_REGS, allocno SSE_REGS
    r201: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a47 (r201,l0) best SSE_REGS, allocno SSE_REGS
    r200: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a50 (r200,l0) best SSE_REGS, allocno SSE_REGS
    r199: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a49 (r199,l0) best SSE_REGS, allocno SSE_REGS
    r198: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a51 (r198,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a56 (r197,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a60 (r196,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a63 (r195,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a66 (r194,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a67 (r193,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a75 (r192,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a79 (r191,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a82 (r190,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a86 (r189,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a91 (r188,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a94 (r187,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a97 (r186,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a100 (r185,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a101 (r184,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a106 (r183,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a110 (r182,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a113 (r181,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a116 (r180,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a117 (r179,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a125 (r178,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a129 (r177,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a132 (r176,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a136 (r175,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a141 (r174,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a144 (r173,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a147 (r172,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a150 (r171,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a151 (r170,l0) best SSE_REGS, allocno INT_SSE_REGS
    r169: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a152 (r169,l0) best SSE_REGS, allocno INT_SSE_REGS
    r168: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a153 (r168,l0) best SSE_REGS, allocno INT_SSE_REGS
    r167: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a154 (r167,l0) best SSE_REGS, allocno INT_SSE_REGS
    r166: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a155 (r166,l0) best SSE_REGS, allocno INT_SSE_REGS
    r165: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a156 (r165,l0) best SSE_REGS, allocno INT_SSE_REGS
    r164: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r164,l0) best AREG, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r163,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a6 (r162,l0) best SSE_REGS, allocno SSE_REGS
    r161: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a7 (r161,l0) best SSE_REGS, allocno SSE_REGS
    r160: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a9 (r160,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r159: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a8 (r159,l0) best SSE_REGS, allocno SSE_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r158,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r157,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r156,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r155,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a17 (r154,l0) best SSE_REGS, allocno SSE_REGS
    r153: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a18 (r153,l0) best SSE_REGS, allocno SSE_REGS
    r152: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a20 (r152,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r151: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a19 (r151,l0) best SSE_REGS, allocno SSE_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r150,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a23 (r149,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r148,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a27 (r147,l0) best SSE_REGS, allocno SSE_REGS
    r146: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a28 (r146,l0) best SSE_REGS, allocno SSE_REGS
    r145: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a30 (r145,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r144: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a29 (r144,l0) best SSE_REGS, allocno SSE_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a26 (r143,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a33 (r142,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a34 (r141,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a35 (r140,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a38 (r139,l0) best SSE_REGS, allocno SSE_REGS
    r138: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a39 (r138,l0) best SSE_REGS, allocno SSE_REGS
    r137: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a41 (r137,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r136: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a40 (r136,l0) best SSE_REGS, allocno SSE_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a37 (r135,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a44 (r134,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a45 (r133,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a52 (r132,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r131: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a54 (r131,l0) best SSE_REGS, allocno SSE_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a55 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a57 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a58 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a59 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a53 (r126,l0) best SSE_REGS, allocno SSE_REGS
    r125: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a61 (r125,l0) best SSE_REGS, allocno SSE_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a62 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a64 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a65 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a68 (r121,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r120: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a69 (r120,l0) best SSE_REGS, allocno SSE_REGS
    r119: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a71 (r119,l0) best SSE_REGS, allocno SSE_REGS
    r118: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a73 (r118,l0) best SSE_REGS, allocno SSE_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a74 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a76 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a77 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a78 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a72 (r113,l0) best SSE_REGS, allocno SSE_REGS
    r112: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a80 (r112,l0) best SSE_REGS, allocno SSE_REGS
    r111: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a81 (r111,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r110: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a83 (r110,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r109: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a84 (r109,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r108: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a85 (r108,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r107: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a70 (r107,l0) best SSE_REGS, allocno SSE_REGS
    r106: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a87 (r106,l0) best SSE_REGS, allocno SSE_REGS
    r105: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a89 (r105,l0) best SSE_REGS, allocno SSE_REGS
    r104: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a90 (r104,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r103: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a92 (r103,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r102: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a93 (r102,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r101: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a88 (r101,l0) best SSE_REGS, allocno SSE_REGS
    r100: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a95 (r100,l0) best SSE_REGS, allocno SSE_REGS
    r99: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a96 (r99,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a98 (r98,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r97: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a99 (r97,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r96: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a102 (r96,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r95: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a104 (r95,l0) best SSE_REGS, allocno SSE_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a105 (r94,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a107 (r93,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r92: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a108 (r92,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a109 (r91,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r90: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a103 (r90,l0) best SSE_REGS, allocno SSE_REGS
    r89: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a111 (r89,l0) best SSE_REGS, allocno SSE_REGS
    r88: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a112 (r88,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a114 (r87,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a115 (r86,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r85: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a118 (r85,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r84: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a119 (r84,l0) best SSE_REGS, allocno SSE_REGS
    r83: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a121 (r83,l0) best SSE_REGS, allocno SSE_REGS
    r82: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a123 (r82,l0) best SSE_REGS, allocno SSE_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a124 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a126 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a127 (r79,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r78: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a128 (r78,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r77: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a122 (r77,l0) best SSE_REGS, allocno SSE_REGS
    r76: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a130 (r76,l0) best SSE_REGS, allocno SSE_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a131 (r75,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a133 (r74,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a134 (r73,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a135 (r72,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r71: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a120 (r71,l0) best SSE_REGS, allocno SSE_REGS
    r70: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a137 (r70,l0) best SSE_REGS, allocno SSE_REGS
    r69: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a139 (r69,l0) best SSE_REGS, allocno SSE_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a140 (r68,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a142 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a143 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a138 (r65,l0) best SSE_REGS, allocno SSE_REGS
    r64: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a145 (r64,l0) best SSE_REGS, allocno SSE_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a146 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a148 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a149 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r164,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a1(r163,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a2(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a3(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a4(r215,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a5(r158,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a6(r162,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a7(r161,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a8(r159,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a9(r160,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a10(r214,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a11(r213,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a12(r157,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a13(r156,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a14(r155,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a15(r212,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a16(r150,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a17(r154,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a18(r153,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a19(r151,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a20(r152,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a21(r211,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a22(r210,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a23(r149,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a24(r148,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a25(r209,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a26(r143,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a27(r147,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a28(r146,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a29(r144,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a30(r145,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a31(r208,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a32(r207,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a33(r142,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a34(r141,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a35(r140,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a36(r206,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a37(r135,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a38(r139,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a39(r138,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a40(r136,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a41(r137,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a42(r205,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a43(r204,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a44(r134,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a45(r133,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a46(r203,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a47(r201,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a48(r202,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a49(r199,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a50(r200,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a51(r198,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a52(r132,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a53(r126,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a54(r131,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a55(r130,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a56(r197,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a57(r129,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a58(r128,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a59(r127,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a60(r196,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a61(r125,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a62(r124,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a63(r195,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a64(r123,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a65(r122,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a66(r194,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a67(r193,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a68(r121,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a69(r120,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a70(r107,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a71(r119,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a72(r113,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a73(r118,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a74(r117,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a75(r192,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a76(r116,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a77(r115,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a78(r114,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a79(r191,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a80(r112,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a81(r111,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a82(r190,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a83(r110,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a84(r109,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a85(r108,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a86(r189,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a87(r106,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a88(r101,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a89(r105,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a90(r104,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a91(r188,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a92(r103,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a93(r102,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a94(r187,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a95(r100,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a96(r99,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a97(r186,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a98(r98,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a99(r97,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a100(r185,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a101(r184,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a102(r96,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a103(r90,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a104(r95,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a105(r94,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a106(r183,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a107(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a108(r92,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a109(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a110(r182,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a111(r89,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a112(r88,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a113(r181,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a114(r87,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a115(r86,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a116(r180,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a117(r179,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a118(r85,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a119(r84,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a120(r71,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a121(r83,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a122(r77,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a123(r82,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a124(r81,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a125(r178,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a126(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a127(r79,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a128(r78,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a129(r177,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a130(r76,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a131(r75,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a132(r176,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a133(r74,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a134(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a135(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a136(r175,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a137(r70,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a138(r65,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a139(r69,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a140(r68,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a141(r174,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a142(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a143(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a144(r173,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a145(r64,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a146(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a147(r172,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a148(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a149(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a150(r171,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a151(r170,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a152(r169,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a153(r168,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a154(r167,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a155(r166,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a156(r165,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12

   Insn 220(l0): point = 0
   Insn 217(l0): point = 2
   Insn 213(l0): point = 4
   Insn 210(l0): point = 6
   Insn 200(l0): point = 9
   Insn 199(l0): point = 11
   Insn 198(l0): point = 13
   Insn 197(l0): point = 15
   Insn 196(l0): point = 17
   Insn 195(l0): point = 19
   Insn 194(l0): point = 21
   Insn 193(l0): point = 23
   Insn 192(l0): point = 25
   Insn 191(l0): point = 27
   Insn 190(l0): point = 29
   Insn 189(l0): point = 31
   Insn 188(l0): point = 33
   Insn 187(l0): point = 35
   Insn 186(l0): point = 37
   Insn 185(l0): point = 39
   Insn 184(l0): point = 41
   Insn 183(l0): point = 43
   Insn 182(l0): point = 45
   Insn 181(l0): point = 47
   Insn 180(l0): point = 49
   Insn 179(l0): point = 51
   Insn 178(l0): point = 53
   Insn 177(l0): point = 55
   Insn 176(l0): point = 57
   Insn 175(l0): point = 59
   Insn 174(l0): point = 61
   Insn 173(l0): point = 63
   Insn 172(l0): point = 65
   Insn 171(l0): point = 67
   Insn 170(l0): point = 69
   Insn 169(l0): point = 71
   Insn 168(l0): point = 73
   Insn 167(l0): point = 75
   Insn 166(l0): point = 77
   Insn 165(l0): point = 79
   Insn 164(l0): point = 81
   Insn 163(l0): point = 83
   Insn 162(l0): point = 85
   Insn 161(l0): point = 87
   Insn 160(l0): point = 89
   Insn 159(l0): point = 91
   Insn 158(l0): point = 93
   Insn 157(l0): point = 95
   Insn 156(l0): point = 97
   Insn 155(l0): point = 99
   Insn 154(l0): point = 101
   Insn 153(l0): point = 103
   Insn 152(l0): point = 105
   Insn 151(l0): point = 107
   Insn 150(l0): point = 109
   Insn 149(l0): point = 111
   Insn 148(l0): point = 113
   Insn 147(l0): point = 115
   Insn 146(l0): point = 117
   Insn 145(l0): point = 119
   Insn 144(l0): point = 121
   Insn 143(l0): point = 123
   Insn 142(l0): point = 125
   Insn 141(l0): point = 127
   Insn 140(l0): point = 129
   Insn 139(l0): point = 131
   Insn 138(l0): point = 133
   Insn 137(l0): point = 135
   Insn 136(l0): point = 137
   Insn 135(l0): point = 139
   Insn 134(l0): point = 141
   Insn 133(l0): point = 143
   Insn 132(l0): point = 145
   Insn 131(l0): point = 147
   Insn 130(l0): point = 149
   Insn 129(l0): point = 151
   Insn 128(l0): point = 153
   Insn 127(l0): point = 155
   Insn 126(l0): point = 157
   Insn 125(l0): point = 159
   Insn 124(l0): point = 161
   Insn 123(l0): point = 163
   Insn 122(l0): point = 165
   Insn 121(l0): point = 167
   Insn 120(l0): point = 169
   Insn 119(l0): point = 171
   Insn 118(l0): point = 173
   Insn 117(l0): point = 175
   Insn 116(l0): point = 177
   Insn 115(l0): point = 179
   Insn 114(l0): point = 181
   Insn 113(l0): point = 183
   Insn 112(l0): point = 185
   Insn 111(l0): point = 187
   Insn 110(l0): point = 189
   Insn 109(l0): point = 191
   Insn 108(l0): point = 193
   Insn 107(l0): point = 195
   Insn 106(l0): point = 197
   Insn 105(l0): point = 199
   Insn 104(l0): point = 201
   Insn 103(l0): point = 203
   Insn 102(l0): point = 205
   Insn 101(l0): point = 207
   Insn 100(l0): point = 209
   Insn 99(l0): point = 211
   Insn 98(l0): point = 213
   Insn 97(l0): point = 215
   Insn 96(l0): point = 217
   Insn 95(l0): point = 219
   Insn 94(l0): point = 221
   Insn 93(l0): point = 223
   Insn 92(l0): point = 225
   Insn 91(l0): point = 227
   Insn 90(l0): point = 229
   Insn 89(l0): point = 231
   Insn 88(l0): point = 233
   Insn 87(l0): point = 235
   Insn 86(l0): point = 237
   Insn 85(l0): point = 239
   Insn 84(l0): point = 241
   Insn 83(l0): point = 243
   Insn 82(l0): point = 245
   Insn 81(l0): point = 247
   Insn 80(l0): point = 249
   Insn 79(l0): point = 251
   Insn 78(l0): point = 253
   Insn 77(l0): point = 255
   Insn 76(l0): point = 257
   Insn 75(l0): point = 259
   Insn 74(l0): point = 261
   Insn 73(l0): point = 263
   Insn 72(l0): point = 265
   Insn 71(l0): point = 267
   Insn 70(l0): point = 269
   Insn 69(l0): point = 271
   Insn 68(l0): point = 273
   Insn 67(l0): point = 275
   Insn 66(l0): point = 277
   Insn 65(l0): point = 279
   Insn 64(l0): point = 281
   Insn 63(l0): point = 283
   Insn 62(l0): point = 285
   Insn 61(l0): point = 287
   Insn 60(l0): point = 289
   Insn 59(l0): point = 291
   Insn 58(l0): point = 293
   Insn 57(l0): point = 295
   Insn 56(l0): point = 297
   Insn 55(l0): point = 299
   Insn 54(l0): point = 301
   Insn 53(l0): point = 303
   Insn 52(l0): point = 305
   Insn 51(l0): point = 307
   Insn 50(l0): point = 309
   Insn 49(l0): point = 311
   Insn 48(l0): point = 313
   Insn 47(l0): point = 315
   Insn 46(l0): point = 317
   Insn 45(l0): point = 319
   Insn 44(l0): point = 321
   Insn 43(l0): point = 323
   Insn 42(l0): point = 325
   Insn 41(l0): point = 327
   Insn 40(l0): point = 329
   Insn 39(l0): point = 331
   Insn 38(l0): point = 333
   Insn 37(l0): point = 335
   Insn 36(l0): point = 337
   Insn 35(l0): point = 339
   Insn 34(l0): point = 341
   Insn 33(l0): point = 343
   Insn 32(l0): point = 345
   Insn 31(l0): point = 347
   Insn 30(l0): point = 349
   Insn 29(l0): point = 351
   Insn 28(l0): point = 353
   Insn 27(l0): point = 355
   Insn 26(l0): point = 357
   Insn 208(l0): point = 360
   Insn 207(l0): point = 362
   Insn 205(l0): point = 364
   Insn 204(l0): point = 366
   Insn 203(l0): point = 368
   Insn 223(l0): point = 371
   Insn 22(l0): point = 373
   Insn 21(l0): point = 375
   Insn 20(l0): point = 377
   Insn 19(l0): point = 379
   Insn 18(l0): point = 381
   Insn 17(l0): point = 383
   Insn 16(l0): point = 385
   Insn 15(l0): point = 387
   Insn 14(l0): point = 389
   Insn 13(l0): point = 391
   Insn 12(l0): point = 393
   Insn 11(l0): point = 395
   Insn 10(l0): point = 397
   Insn 9(l0): point = 399
   Insn 5(l0): point = 401
   Insn 4(l0): point = 403
   Insn 3(l0): point = 405
   Insn 2(l0): point = 407
 a0(r164): [3..4]
 a1(r163): [5..6]
 a2(r60): [363..364]
 a3(r59): [365..366]
 a4(r215): [367..368]
 a5(r158): [12..27]
 a6(r162): [12..13]
 a7(r161): [14..15]
 a8(r159): [14..25]
 a9(r160): [16..17]
 a10(r214): [22..23]
 a11(r213): [28..29]
 a12(r157): [28..31]
 a13(r156): [32..33]
 a14(r155): [34..35]
 a15(r212): [36..37]
 a16(r150): [40..55]
 a17(r154): [40..41]
 a18(r153): [42..43]
 a19(r151): [42..53]
 a20(r152): [44..45]
 a21(r211): [50..51]
 a22(r210): [56..57]
 a23(r149): [56..59]
 a24(r148): [60..61]
 a25(r209): [62..63]
 a26(r143): [66..81]
 a27(r147): [66..67]
 a28(r146): [68..69]
 a29(r144): [68..79]
 a30(r145): [70..71]
 a31(r208): [76..77]
 a32(r207): [82..83]
 a33(r142): [82..85]
 a34(r141): [86..87]
 a35(r140): [88..89]
 a36(r206): [90..91]
 a37(r135): [94..109]
 a38(r139): [94..95]
 a39(r138): [96..97]
 a40(r136): [96..107]
 a41(r137): [98..99]
 a42(r205): [104..105]
 a43(r204): [110..111]
 a44(r134): [110..113]
 a45(r133): [114..115]
 a46(r203): [116..117]
 a47(r201): [120..121]
 a48(r202): [122..123]
 a49(r199): [126..127]
 a50(r200): [128..129]
 a51(r198): [132..133]
 a52(r132): [138..141]
 a53(r126): [140..157]
 a54(r131): [142..143]
 a55(r130): [144..145]
 a56(r197): [146..147]
 a57(r129): [146..149]
 a58(r128): [150..151]
 a59(r127): [152..153]
 a60(r196): [154..155]
 a61(r125): [158..159]
 a62(r124): [160..161]
 a63(r195): [162..163]
 a64(r123): [162..165]
 a65(r122): [166..167]
 a66(r194): [168..169]
 a67(r193): [172..173]
 a68(r121): [178..179]
 a69(r120): [180..181]
 a70(r107): [180..215]
 a71(r119): [182..183]
 a72(r113): [182..199]
 a73(r118): [184..185]
 a74(r117): [186..187]
 a75(r192): [188..189]
 a76(r116): [188..191]
 a77(r115): [192..193]
 a78(r114): [194..195]
 a79(r191): [196..197]
 a80(r112): [200..201]
 a81(r111): [202..203]
 a82(r190): [204..205]
 a83(r110): [204..207]
 a84(r109): [208..209]
 a85(r108): [210..211]
 a86(r189): [212..213]
 a87(r106): [216..217]
 a88(r101): [216..231]
 a89(r105): [218..219]
 a90(r104): [220..221]
 a91(r188): [222..223]
 a92(r103): [222..225]
 a93(r102): [226..227]
 a94(r187): [228..229]
 a95(r100): [232..233]
 a96(r99): [234..235]
 a97(r186): [236..237]
 a98(r98): [236..239]
 a99(r97): [240..241]
 a100(r185): [242..243]
 a101(r184): [246..247]
 a102(r96): [252..255]
 a103(r90): [254..271]
 a104(r95): [256..257]
 a105(r94): [258..259]
 a106(r183): [260..261]
 a107(r93): [260..263]
 a108(r92): [264..265]
 a109(r91): [266..267]
 a110(r182): [268..269]
 a111(r89): [272..273]
 a112(r88): [274..275]
 a113(r181): [276..277]
 a114(r87): [276..279]
 a115(r86): [280..281]
 a116(r180): [282..283]
 a117(r179): [286..287]
 a118(r85): [292..293]
 a119(r84): [294..295]
 a120(r71): [294..329]
 a121(r83): [296..297]
 a122(r77): [296..313]
 a123(r82): [298..299]
 a124(r81): [300..301]
 a125(r178): [302..303]
 a126(r80): [302..305]
 a127(r79): [306..307]
 a128(r78): [308..309]
 a129(r177): [310..311]
 a130(r76): [314..315]
 a131(r75): [316..317]
 a132(r176): [318..319]
 a133(r74): [318..321]
 a134(r73): [322..323]
 a135(r72): [324..325]
 a136(r175): [326..327]
 a137(r70): [330..331]
 a138(r65): [330..345]
 a139(r69): [332..333]
 a140(r68): [334..335]
 a141(r174): [336..337]
 a142(r67): [336..339]
 a143(r66): [340..341]
 a144(r173): [342..343]
 a145(r64): [346..347]
 a146(r63): [348..349]
 a147(r172): [350..351]
 a148(r62): [350..353]
 a149(r61): [354..355]
 a150(r171): [356..357]
 a151(r170): [376..377]
 a152(r169): [380..381]
 a153(r168): [384..385]
 a154(r167): [388..389]
 a155(r166): [392..393]
 a156(r165): [396..397]
Compressing live ranges: from 410 to 250 - 60%
Ranges after the compression:
 a0(r164): [0..1]
 a1(r163): [2..3]
 a2(r60): [232..233]
 a3(r59): [234..235]
 a4(r215): [236..237]
 a5(r158): [4..11]
 a6(r162): [4..5]
 a7(r161): [6..7]
 a8(r159): [6..11]
 a9(r160): [8..9]
 a10(r214): [10..11]
 a11(r213): [12..13]
 a12(r157): [12..13]
 a13(r156): [14..15]
 a14(r155): [16..17]
 a15(r212): [18..19]
 a16(r150): [20..27]
 a17(r154): [20..21]
 a18(r153): [22..23]
 a19(r151): [22..27]
 a20(r152): [24..25]
 a21(r211): [26..27]
 a22(r210): [28..29]
 a23(r149): [28..29]
 a24(r148): [30..31]
 a25(r209): [32..33]
 a26(r143): [34..41]
 a27(r147): [34..35]
 a28(r146): [36..37]
 a29(r144): [36..41]
 a30(r145): [38..39]
 a31(r208): [40..41]
 a32(r207): [42..43]
 a33(r142): [42..43]
 a34(r141): [44..45]
 a35(r140): [46..47]
 a36(r206): [48..49]
 a37(r135): [50..57]
 a38(r139): [50..51]
 a39(r138): [52..53]
 a40(r136): [52..57]
 a41(r137): [54..55]
 a42(r205): [56..57]
 a43(r204): [58..59]
 a44(r134): [58..59]
 a45(r133): [60..61]
 a46(r203): [62..63]
 a47(r201): [64..65]
 a48(r202): [66..67]
 a49(r199): [68..69]
 a50(r200): [70..71]
 a51(r198): [72..73]
 a52(r132): [74..75]
 a53(r126): [74..87]
 a54(r131): [76..77]
 a55(r130): [78..79]
 a56(r197): [80..81]
 a57(r129): [80..81]
 a58(r128): [82..83]
 a59(r127): [84..85]
 a60(r196): [86..87]
 a61(r125): [88..89]
 a62(r124): [90..91]
 a63(r195): [92..93]
 a64(r123): [92..93]
 a65(r122): [94..95]
 a66(r194): [96..97]
 a67(r193): [98..99]
 a68(r121): [100..101]
 a69(r120): [102..103]
 a70(r107): [102..129]
 a71(r119): [104..105]
 a72(r113): [104..117]
 a73(r118): [106..107]
 a74(r117): [108..109]
 a75(r192): [110..111]
 a76(r116): [110..111]
 a77(r115): [112..113]
 a78(r114): [114..115]
 a79(r191): [116..117]
 a80(r112): [118..119]
 a81(r111): [120..121]
 a82(r190): [122..123]
 a83(r110): [122..123]
 a84(r109): [124..125]
 a85(r108): [126..127]
 a86(r189): [128..129]
 a87(r106): [130..131]
 a88(r101): [130..141]
 a89(r105): [132..133]
 a90(r104): [134..135]
 a91(r188): [136..137]
 a92(r103): [136..137]
 a93(r102): [138..139]
 a94(r187): [140..141]
 a95(r100): [142..143]
 a96(r99): [144..145]
 a97(r186): [146..147]
 a98(r98): [146..147]
 a99(r97): [148..149]
 a100(r185): [150..151]
 a101(r184): [152..153]
 a102(r96): [154..155]
 a103(r90): [154..167]
 a104(r95): [156..157]
 a105(r94): [158..159]
 a106(r183): [160..161]
 a107(r93): [160..161]
 a108(r92): [162..163]
 a109(r91): [164..165]
 a110(r182): [166..167]
 a111(r89): [168..169]
 a112(r88): [170..171]
 a113(r181): [172..173]
 a114(r87): [172..173]
 a115(r86): [174..175]
 a116(r180): [176..177]
 a117(r179): [178..179]
 a118(r85): [180..181]
 a119(r84): [182..183]
 a120(r71): [182..209]
 a121(r83): [184..185]
 a122(r77): [184..197]
 a123(r82): [186..187]
 a124(r81): [188..189]
 a125(r178): [190..191]
 a126(r80): [190..191]
 a127(r79): [192..193]
 a128(r78): [194..195]
 a129(r177): [196..197]
 a130(r76): [198..199]
 a131(r75): [200..201]
 a132(r176): [202..203]
 a133(r74): [202..203]
 a134(r73): [204..205]
 a135(r72): [206..207]
 a136(r175): [208..209]
 a137(r70): [210..211]
 a138(r65): [210..221]
 a139(r69): [212..213]
 a140(r68): [214..215]
 a141(r174): [216..217]
 a142(r67): [216..217]
 a143(r66): [218..219]
 a144(r173): [220..221]
 a145(r64): [222..223]
 a146(r63): [224..225]
 a147(r172): [226..227]
 a148(r62): [226..227]
 a149(r61): [228..229]
 a150(r171): [230..231]
 a151(r170): [238..239]
 a152(r169): [240..241]
 a153(r168): [242..243]
 a154(r167): [244..245]
 a155(r166): [246..247]
 a156(r165): [248..249]
  regions=1, blocks=6, points=250
    allocnos=157 (big 0), copies=0, conflicts=0, ranges=157
Disposition:
    3:r59  l0     0    2:r60  l0     0  149:r61  l0     0  148:r62  l0     1
  146:r63  l0     0  145:r64  l0    21  138:r65  l0    22  143:r66  l0     0
  142:r67  l0     1  140:r68  l0     0  139:r69  l0    21  137:r70  l0    21
  120:r71  l0    22  135:r72  l0     0  134:r73  l0     0  133:r74  l0     1
  131:r75  l0     0  130:r76  l0    21  122:r77  l0    23  128:r78  l0     0
  127:r79  l0     0  126:r80  l0     1  124:r81  l0     0  123:r82  l0    21
  121:r83  l0    21  119:r84  l0    21  118:r85  l0    21  115:r86  l0     0
  114:r87  l0     1  112:r88  l0     0  111:r89  l0    21  103:r90  l0    22
  109:r91  l0     0  108:r92  l0     0  107:r93  l0     1  105:r94  l0     0
  104:r95  l0    21  102:r96  l0    21   99:r97  l0     0   98:r98  l0     1
   96:r99  l0     0   95:r100 l0    21   88:r101 l0    22   93:r102 l0     0
   92:r103 l0     1   90:r104 l0     0   89:r105 l0    21   87:r106 l0    21
   70:r107 l0    22   85:r108 l0     0   84:r109 l0     0   83:r110 l0     1
   81:r111 l0     0   80:r112 l0    21   72:r113 l0    23   78:r114 l0     0
   77:r115 l0     0   76:r116 l0     1   74:r117 l0     0   73:r118 l0    21
   71:r119 l0    21   69:r120 l0    21   68:r121 l0    21   65:r122 l0     0
   64:r123 l0     1   62:r124 l0     0   61:r125 l0    21   53:r126 l0    22
   59:r127 l0     0   58:r128 l0     0   57:r129 l0     1   55:r130 l0     0
   54:r131 l0    21   52:r132 l0    21   45:r133 l0     0   44:r134 l0     1
   37:r135 l0     3   40:r136 l0   mem   41:r137 l0    21   39:r138 l0    21
   38:r139 l0    21   35:r140 l0     0   34:r141 l0     0   33:r142 l0     1
   26:r143 l0     3   29:r144 l0   mem   30:r145 l0    21   28:r146 l0    21
   27:r147 l0    21   24:r148 l0     0   23:r149 l0     1   16:r150 l0     3
   19:r151 l0   mem   20:r152 l0    21   18:r153 l0    21   17:r154 l0    21
   14:r155 l0     0   13:r156 l0     0   12:r157 l0     1    5:r158 l0     3
    8:r159 l0   mem    9:r160 l0    21    7:r161 l0    21    6:r162 l0    21
    1:r163 l0     0    0:r164 l0     0  156:r165 l0     0  155:r166 l0     0
  154:r167 l0     0  153:r168 l0     0  152:r169 l0     0  151:r170 l0     0
  150:r171 l0     0  147:r172 l0     0  144:r173 l0     0  141:r174 l0     0
  136:r175 l0     0  132:r176 l0     0  129:r177 l0     0  125:r178 l0     0
  117:r179 l0     0  116:r180 l0     0  113:r181 l0     0  110:r182 l0     0
  106:r183 l0     0  101:r184 l0     0  100:r185 l0     0   97:r186 l0     0
   94:r187 l0     0   91:r188 l0     0   86:r189 l0     0   82:r190 l0     0
   79:r191 l0     0   75:r192 l0     0   67:r193 l0     0   66:r194 l0     0
   63:r195 l0     0   60:r196 l0     0   56:r197 l0     0   51:r198 l0     0
   49:r199 l0    21   50:r200 l0    21   47:r201 l0    21   48:r202 l0    21
   46:r203 l0     0   43:r204 l0     0   42:r205 l0     0   36:r206 l0     0
   32:r207 l0     0   31:r208 l0     0   25:r209 l0     0   22:r210 l0     0
   21:r211 l0     0   15:r212 l0     0   11:r213 l0     0   10:r214 l0     0
    4:r215 l0     0
+++Costs: overall 43, reg -17, mem 60, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


int ecc_correction(float*, float*, Procpar_info*, Preprocess*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1]
;;  ref usage 	r0={10d,2u} r1={9d,1u} r2={9d,1u} r4={9d,1u} r5={9d,1u} r6={1d,5u} r7={1d,13u} r8={8d} r9={8d} r10={8d} r11={8d} r12={8d} r13={8d} r14={8d} r15={8d} r16={1d,4u} r17={51d,1u} r18={8d} r19={8d} r20={1d,71u,16e} r21={17d,16u} r22={11d,2u} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={9d} r38={9d} r39={8d} r40={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u,1e} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u,1e} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u,1e} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u,1e} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u,1e} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u,1e} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u,1e} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u,1e} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u,1e} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u,1e} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u,1e} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u,1e} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u,1e} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u,1e} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} 
;;    total ref usage 889{582d,275u,32e} in 203{195 regular + 8 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 165 166 167 168 169 170
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
        (reg:DI 5 di [ sup_data ])) sim2fitman_preproc.cpp:300 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ sup_data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
        (reg:DI 4 si [ unsup_data ])) sim2fitman_preproc.cpp:300 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ unsup_data ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [0 procpar_info+0 S8 A64])
        (reg:DI 1 dx [ procpar_info ])) sim2fitman_preproc.cpp:300 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ procpar_info ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 preprocess+0 S8 A64])
        (reg:DI 2 cx [ preprocess ])) sim2fitman_preproc.cpp:300 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ preprocess ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:302 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (reg:DF 165)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:303 133 {*movdf_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 mag_sup+0 S8 A64])
        (reg:DF 165)) sim2fitman_preproc.cpp:303 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 165)
        (nil)))
(insn 12 11 13 2 (set (reg:DF 166)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:303 133 {*movdf_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 mag_unsup+0 S8 A64])
        (reg:DF 166)) sim2fitman_preproc.cpp:303 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 166)
        (nil)))
(insn 14 13 15 2 (set (reg:DF 167)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:304 133 {*movdf_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 phase_sup+0 S8 A64])
        (reg:DF 167)) sim2fitman_preproc.cpp:304 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 167)
        (nil)))
(insn 16 15 17 2 (set (reg:DF 168)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:304 133 {*movdf_internal_rex64}
     (nil))
(insn 17 16 18 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 phase_unsup+0 S8 A64])
        (reg:DF 168)) sim2fitman_preproc.cpp:304 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 168)
        (nil)))
(insn 18 17 19 2 (set (reg:DF 169)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:304 133 {*movdf_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 result_phase_cor_sup+0 S8 A64])
        (reg:DF 169)) sim2fitman_preproc.cpp:304 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 169)
        (nil)))
(insn 20 19 21 2 (set (reg:DF 170)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:305 133 {*movdf_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 result_phase_cor_unsup+0 S8 A64])
        (reg:DF 170)) sim2fitman_preproc.cpp:305 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 170)
        (nil)))
(insn 22 21 223 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:308 89 {*movsi_internal}
     (nil))
(jump_insn 223 22 224 2 (set (pc)
        (label_ref 201)) sim2fitman_preproc.cpp:308 650 {jump}
     (nil)
 -> 201)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 224 223 206)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214
(code_label 206 224 25 3 60 "" [1 uses])
(note 25 206 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 3 (set (reg:SI 171)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:310 89 {*movsi_internal}
     (nil))
(insn 27 26 28 3 (set (reg:DI 61 [ D.6887 ])
        (sign_extend:DI (reg:SI 171))) sim2fitman_preproc.cpp:310 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(insn 28 27 29 3 (parallel [
            (set (reg:DI 62 [ D.6887 ])
                (ashift:DI (reg:DI 61 [ D.6887 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:310 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 61 [ D.6887 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 29 28 30 3 (set (reg/f:DI 172)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:310 87 {*movdi_internal_rex64}
     (nil))
(insn 30 29 31 3 (parallel [
            (set (reg/f:DI 63 [ D.6888 ])
                (plus:DI (reg:DI 62 [ D.6887 ])
                    (reg/f:DI 172)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:310 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 172)
        (expr_list:REG_DEAD (reg:DI 62 [ D.6887 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                        (reg:DI 62 [ D.6887 ]))
                    (nil))))))
(insn 31 30 32 3 (set (reg:SF 64 [ D.6889 ])
        (mem:SF (reg/f:DI 63 [ D.6888 ]) [0 *_16+0 S4 A32])) sim2fitman_preproc.cpp:310 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 63 [ D.6888 ])
        (nil)))
(insn 32 31 33 3 (set (reg:DF 65 [ D.6890 ])
        (float_extend:DF (reg:SF 64 [ D.6889 ]))) sim2fitman_preproc.cpp:310 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 64 [ D.6889 ])
        (nil)))
(insn 33 32 34 3 (set (reg:SI 173)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:310 89 {*movsi_internal}
     (nil))
(insn 34 33 35 3 (set (reg:DI 66 [ D.6887 ])
        (sign_extend:DI (reg:SI 173))) sim2fitman_preproc.cpp:310 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(insn 35 34 36 3 (parallel [
            (set (reg:DI 67 [ D.6887 ])
                (ashift:DI (reg:DI 66 [ D.6887 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:310 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 66 [ D.6887 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 36 35 37 3 (set (reg/f:DI 174)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:310 87 {*movdi_internal_rex64}
     (nil))
(insn 37 36 38 3 (parallel [
            (set (reg/f:DI 68 [ D.6888 ])
                (plus:DI (reg:DI 67 [ D.6887 ])
                    (reg/f:DI 174)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:310 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 174)
        (expr_list:REG_DEAD (reg:DI 67 [ D.6887 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                        (reg:DI 67 [ D.6887 ]))
                    (nil))))))
(insn 38 37 39 3 (set (reg:SF 69 [ D.6889 ])
        (mem:SF (reg/f:DI 68 [ D.6888 ]) [0 *_21+0 S4 A32])) sim2fitman_preproc.cpp:310 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 68 [ D.6888 ])
        (nil)))
(insn 39 38 40 3 (set (reg:DF 70 [ D.6890 ])
        (float_extend:DF (reg:SF 69 [ D.6889 ]))) sim2fitman_preproc.cpp:310 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 69 [ D.6889 ])
        (nil)))
(insn 40 39 41 3 (set (reg:DF 71 [ D.6890 ])
        (mult:DF (reg:DF 65 [ D.6890 ])
            (reg:DF 70 [ D.6890 ]))) sim2fitman_preproc.cpp:310 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 70 [ D.6890 ])
        (expr_list:REG_DEAD (reg:DF 65 [ D.6890 ])
            (nil))))
(insn 41 40 42 3 (set (reg:SI 175)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:311 89 {*movsi_internal}
     (nil))
(insn 42 41 43 3 (set (reg:DI 72 [ D.6891 ])
        (sign_extend:DI (reg:SI 175))) sim2fitman_preproc.cpp:311 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
(insn 43 42 44 3 (parallel [
            (set (reg:DI 73 [ D.6891 ])
                (plus:DI (reg:DI 72 [ D.6891 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:311 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 72 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 44 43 45 3 (parallel [
            (set (reg:DI 74 [ D.6891 ])
                (ashift:DI (reg:DI 73 [ D.6891 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:311 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 73 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 45 44 46 3 (set (reg/f:DI 176)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:311 87 {*movdi_internal_rex64}
     (nil))
(insn 46 45 47 3 (parallel [
            (set (reg/f:DI 75 [ D.6888 ])
                (plus:DI (reg:DI 74 [ D.6891 ])
                    (reg/f:DI 176)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:311 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 176)
        (expr_list:REG_DEAD (reg:DI 74 [ D.6891 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                        (reg:DI 74 [ D.6891 ]))
                    (nil))))))
(insn 47 46 48 3 (set (reg:SF 76 [ D.6889 ])
        (mem:SF (reg/f:DI 75 [ D.6888 ]) [0 *_28+0 S4 A32])) sim2fitman_preproc.cpp:311 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 75 [ D.6888 ])
        (nil)))
(insn 48 47 49 3 (set (reg:DF 77 [ D.6890 ])
        (float_extend:DF (reg:SF 76 [ D.6889 ]))) sim2fitman_preproc.cpp:311 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 76 [ D.6889 ])
        (nil)))
(insn 49 48 50 3 (set (reg:SI 177)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:311 89 {*movsi_internal}
     (nil))
(insn 50 49 51 3 (set (reg:DI 78 [ D.6891 ])
        (sign_extend:DI (reg:SI 177))) sim2fitman_preproc.cpp:311 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 51 50 52 3 (parallel [
            (set (reg:DI 79 [ D.6891 ])
                (plus:DI (reg:DI 78 [ D.6891 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:311 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 78 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 52 51 53 3 (parallel [
            (set (reg:DI 80 [ D.6891 ])
                (ashift:DI (reg:DI 79 [ D.6891 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:311 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 79 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 53 52 54 3 (set (reg/f:DI 178)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:311 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 55 3 (parallel [
            (set (reg/f:DI 81 [ D.6888 ])
                (plus:DI (reg:DI 80 [ D.6891 ])
                    (reg/f:DI 178)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:311 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 178)
        (expr_list:REG_DEAD (reg:DI 80 [ D.6891 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                        (reg:DI 80 [ D.6891 ]))
                    (nil))))))
(insn 55 54 56 3 (set (reg:SF 82 [ D.6889 ])
        (mem:SF (reg/f:DI 81 [ D.6888 ]) [0 *_34+0 S4 A32])) sim2fitman_preproc.cpp:311 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 81 [ D.6888 ])
        (nil)))
(insn 56 55 57 3 (set (reg:DF 83 [ D.6890 ])
        (float_extend:DF (reg:SF 82 [ D.6889 ]))) sim2fitman_preproc.cpp:311 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 82 [ D.6889 ])
        (nil)))
(insn 57 56 58 3 (set (reg:DF 84 [ D.6890 ])
        (mult:DF (reg:DF 77 [ D.6890 ])
            (reg:DF 83 [ D.6890 ]))) sim2fitman_preproc.cpp:311 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 83 [ D.6890 ])
        (expr_list:REG_DEAD (reg:DF 77 [ D.6890 ])
            (nil))))
(insn 58 57 59 3 (set (reg:DF 85 [ D.6890 ])
        (plus:DF (reg:DF 71 [ D.6890 ])
            (reg:DF 84 [ D.6890 ]))) sim2fitman_preproc.cpp:311 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 84 [ D.6890 ])
        (expr_list:REG_DEAD (reg:DF 71 [ D.6890 ])
            (nil))))
(insn 59 58 60 3 (set (reg:DF 21 xmm0)
        (reg:DF 85 [ D.6890 ])) sim2fitman_preproc.cpp:311 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 85 [ D.6890 ])
        (nil)))
(call_insn 60 59 61 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:311 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 61 60 62 3 (set (reg:DF 179)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:311 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 62 61 63 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 mag_sup+0 S8 A64])
        (reg:DF 179)) sim2fitman_preproc.cpp:311 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 179)
        (nil)))
(insn 63 62 64 3 (set (reg:SI 180)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:313 89 {*movsi_internal}
     (nil))
(insn 64 63 65 3 (set (reg:DI 86 [ D.6887 ])
        (sign_extend:DI (reg:SI 180))) sim2fitman_preproc.cpp:313 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(insn 65 64 66 3 (parallel [
            (set (reg:DI 87 [ D.6887 ])
                (ashift:DI (reg:DI 86 [ D.6887 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:313 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 86 [ D.6887 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 66 65 67 3 (set (reg/f:DI 181)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:313 87 {*movdi_internal_rex64}
     (nil))
(insn 67 66 68 3 (parallel [
            (set (reg/f:DI 88 [ D.6888 ])
                (plus:DI (reg:DI 87 [ D.6887 ])
                    (reg/f:DI 181)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:313 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 181)
        (expr_list:REG_DEAD (reg:DI 87 [ D.6887 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                        (reg:DI 87 [ D.6887 ]))
                    (nil))))))
(insn 68 67 69 3 (set (reg:SF 89 [ D.6889 ])
        (mem:SF (reg/f:DI 88 [ D.6888 ]) [0 *_42+0 S4 A32])) sim2fitman_preproc.cpp:313 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 88 [ D.6888 ])
        (nil)))
(insn 69 68 70 3 (set (reg:DF 90 [ D.6890 ])
        (float_extend:DF (reg:SF 89 [ D.6889 ]))) sim2fitman_preproc.cpp:313 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 89 [ D.6889 ])
        (nil)))
(insn 70 69 71 3 (set (reg:SI 182)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:313 89 {*movsi_internal}
     (nil))
(insn 71 70 72 3 (set (reg:DI 91 [ D.6891 ])
        (sign_extend:DI (reg:SI 182))) sim2fitman_preproc.cpp:313 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(insn 72 71 73 3 (parallel [
            (set (reg:DI 92 [ D.6891 ])
                (plus:DI (reg:DI 91 [ D.6891 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:313 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 91 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 73 72 74 3 (parallel [
            (set (reg:DI 93 [ D.6891 ])
                (ashift:DI (reg:DI 92 [ D.6891 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:313 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 92 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 74 73 75 3 (set (reg/f:DI 183)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:313 87 {*movdi_internal_rex64}
     (nil))
(insn 75 74 76 3 (parallel [
            (set (reg/f:DI 94 [ D.6888 ])
                (plus:DI (reg:DI 93 [ D.6891 ])
                    (reg/f:DI 183)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:313 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 183)
        (expr_list:REG_DEAD (reg:DI 93 [ D.6891 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                        (reg:DI 93 [ D.6891 ]))
                    (nil))))))
(insn 76 75 77 3 (set (reg:SF 95 [ D.6889 ])
        (mem:SF (reg/f:DI 94 [ D.6888 ]) [0 *_48+0 S4 A32])) sim2fitman_preproc.cpp:313 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 94 [ D.6888 ])
        (nil)))
(insn 77 76 78 3 (set (reg:DF 96 [ D.6890 ])
        (float_extend:DF (reg:SF 95 [ D.6889 ]))) sim2fitman_preproc.cpp:313 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 95 [ D.6889 ])
        (nil)))
(insn 78 77 79 3 (set (reg:DF 22 xmm1)
        (reg:DF 90 [ D.6890 ])) sim2fitman_preproc.cpp:313 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 90 [ D.6890 ])
        (nil)))
(insn 79 78 80 3 (set (reg:DF 21 xmm0)
        (reg:DF 96 [ D.6890 ])) sim2fitman_preproc.cpp:313 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 96 [ D.6890 ])
        (nil)))
(call_insn 80 79 81 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:313 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 81 80 82 3 (set (reg:DF 184)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:313 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 82 81 83 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 phase_sup+0 S8 A64])
        (reg:DF 184)) sim2fitman_preproc.cpp:313 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 184)
        (nil)))
(insn 83 82 84 3 (set (reg:SI 185)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:315 89 {*movsi_internal}
     (nil))
(insn 84 83 85 3 (set (reg:DI 97 [ D.6887 ])
        (sign_extend:DI (reg:SI 185))) sim2fitman_preproc.cpp:315 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
(insn 85 84 86 3 (parallel [
            (set (reg:DI 98 [ D.6887 ])
                (ashift:DI (reg:DI 97 [ D.6887 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:315 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 97 [ D.6887 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 86 85 87 3 (set (reg/f:DI 186)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:315 87 {*movdi_internal_rex64}
     (nil))
(insn 87 86 88 3 (parallel [
            (set (reg/f:DI 99 [ D.6888 ])
                (plus:DI (reg:DI 98 [ D.6887 ])
                    (reg/f:DI 186)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:315 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 186)
        (expr_list:REG_DEAD (reg:DI 98 [ D.6887 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 98 [ D.6887 ]))
                    (nil))))))
(insn 88 87 89 3 (set (reg:SF 100 [ D.6889 ])
        (mem:SF (reg/f:DI 99 [ D.6888 ]) [0 *_55+0 S4 A32])) sim2fitman_preproc.cpp:315 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 99 [ D.6888 ])
        (nil)))
(insn 89 88 90 3 (set (reg:DF 101 [ D.6890 ])
        (float_extend:DF (reg:SF 100 [ D.6889 ]))) sim2fitman_preproc.cpp:315 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 100 [ D.6889 ])
        (nil)))
(insn 90 89 91 3 (set (reg:SI 187)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:315 89 {*movsi_internal}
     (nil))
(insn 91 90 92 3 (set (reg:DI 102 [ D.6887 ])
        (sign_extend:DI (reg:SI 187))) sim2fitman_preproc.cpp:315 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(insn 92 91 93 3 (parallel [
            (set (reg:DI 103 [ D.6887 ])
                (ashift:DI (reg:DI 102 [ D.6887 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:315 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 102 [ D.6887 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 93 92 94 3 (set (reg/f:DI 188)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:315 87 {*movdi_internal_rex64}
     (nil))
(insn 94 93 95 3 (parallel [
            (set (reg/f:DI 104 [ D.6888 ])
                (plus:DI (reg:DI 103 [ D.6887 ])
                    (reg/f:DI 188)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:315 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 188)
        (expr_list:REG_DEAD (reg:DI 103 [ D.6887 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 103 [ D.6887 ]))
                    (nil))))))
(insn 95 94 96 3 (set (reg:SF 105 [ D.6889 ])
        (mem:SF (reg/f:DI 104 [ D.6888 ]) [0 *_60+0 S4 A32])) sim2fitman_preproc.cpp:315 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 104 [ D.6888 ])
        (nil)))
(insn 96 95 97 3 (set (reg:DF 106 [ D.6890 ])
        (float_extend:DF (reg:SF 105 [ D.6889 ]))) sim2fitman_preproc.cpp:315 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 105 [ D.6889 ])
        (nil)))
(insn 97 96 98 3 (set (reg:DF 107 [ D.6890 ])
        (mult:DF (reg:DF 101 [ D.6890 ])
            (reg:DF 106 [ D.6890 ]))) sim2fitman_preproc.cpp:315 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 106 [ D.6890 ])
        (expr_list:REG_DEAD (reg:DF 101 [ D.6890 ])
            (nil))))
(insn 98 97 99 3 (set (reg:SI 189)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:316 89 {*movsi_internal}
     (nil))
(insn 99 98 100 3 (set (reg:DI 108 [ D.6891 ])
        (sign_extend:DI (reg:SI 189))) sim2fitman_preproc.cpp:316 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 189)
        (nil)))
(insn 100 99 101 3 (parallel [
            (set (reg:DI 109 [ D.6891 ])
                (plus:DI (reg:DI 108 [ D.6891 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:316 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 108 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 101 100 102 3 (parallel [
            (set (reg:DI 110 [ D.6891 ])
                (ashift:DI (reg:DI 109 [ D.6891 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:316 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 109 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 102 101 103 3 (set (reg/f:DI 190)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:316 87 {*movdi_internal_rex64}
     (nil))
(insn 103 102 104 3 (parallel [
            (set (reg/f:DI 111 [ D.6888 ])
                (plus:DI (reg:DI 110 [ D.6891 ])
                    (reg/f:DI 190)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:316 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 190)
        (expr_list:REG_DEAD (reg:DI 110 [ D.6891 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 110 [ D.6891 ]))
                    (nil))))))
(insn 104 103 105 3 (set (reg:SF 112 [ D.6889 ])
        (mem:SF (reg/f:DI 111 [ D.6888 ]) [0 *_67+0 S4 A32])) sim2fitman_preproc.cpp:316 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 111 [ D.6888 ])
        (nil)))
(insn 105 104 106 3 (set (reg:DF 113 [ D.6890 ])
        (float_extend:DF (reg:SF 112 [ D.6889 ]))) sim2fitman_preproc.cpp:316 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 112 [ D.6889 ])
        (nil)))
(insn 106 105 107 3 (set (reg:SI 191)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:316 89 {*movsi_internal}
     (nil))
(insn 107 106 108 3 (set (reg:DI 114 [ D.6891 ])
        (sign_extend:DI (reg:SI 191))) sim2fitman_preproc.cpp:316 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(insn 108 107 109 3 (parallel [
            (set (reg:DI 115 [ D.6891 ])
                (plus:DI (reg:DI 114 [ D.6891 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:316 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 114 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 109 108 110 3 (parallel [
            (set (reg:DI 116 [ D.6891 ])
                (ashift:DI (reg:DI 115 [ D.6891 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:316 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 115 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 110 109 111 3 (set (reg/f:DI 192)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:316 87 {*movdi_internal_rex64}
     (nil))
(insn 111 110 112 3 (parallel [
            (set (reg/f:DI 117 [ D.6888 ])
                (plus:DI (reg:DI 116 [ D.6891 ])
                    (reg/f:DI 192)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:316 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 192)
        (expr_list:REG_DEAD (reg:DI 116 [ D.6891 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 116 [ D.6891 ]))
                    (nil))))))
(insn 112 111 113 3 (set (reg:SF 118 [ D.6889 ])
        (mem:SF (reg/f:DI 117 [ D.6888 ]) [0 *_73+0 S4 A32])) sim2fitman_preproc.cpp:316 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 117 [ D.6888 ])
        (nil)))
(insn 113 112 114 3 (set (reg:DF 119 [ D.6890 ])
        (float_extend:DF (reg:SF 118 [ D.6889 ]))) sim2fitman_preproc.cpp:316 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 118 [ D.6889 ])
        (nil)))
(insn 114 113 115 3 (set (reg:DF 120 [ D.6890 ])
        (mult:DF (reg:DF 113 [ D.6890 ])
            (reg:DF 119 [ D.6890 ]))) sim2fitman_preproc.cpp:316 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 119 [ D.6890 ])
        (expr_list:REG_DEAD (reg:DF 113 [ D.6890 ])
            (nil))))
(insn 115 114 116 3 (set (reg:DF 121 [ D.6890 ])
        (plus:DF (reg:DF 107 [ D.6890 ])
            (reg:DF 120 [ D.6890 ]))) sim2fitman_preproc.cpp:316 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 120 [ D.6890 ])
        (expr_list:REG_DEAD (reg:DF 107 [ D.6890 ])
            (nil))))
(insn 116 115 117 3 (set (reg:DF 21 xmm0)
        (reg:DF 121 [ D.6890 ])) sim2fitman_preproc.cpp:316 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 121 [ D.6890 ])
        (nil)))
(call_insn 117 116 118 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:316 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 118 117 119 3 (set (reg:DF 193)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:316 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 119 118 120 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 mag_unsup+0 S8 A64])
        (reg:DF 193)) sim2fitman_preproc.cpp:316 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 193)
        (nil)))
(insn 120 119 121 3 (set (reg:SI 194)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:318 89 {*movsi_internal}
     (nil))
(insn 121 120 122 3 (set (reg:DI 122 [ D.6887 ])
        (sign_extend:DI (reg:SI 194))) sim2fitman_preproc.cpp:318 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 194)
        (nil)))
(insn 122 121 123 3 (parallel [
            (set (reg:DI 123 [ D.6887 ])
                (ashift:DI (reg:DI 122 [ D.6887 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:318 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 122 [ D.6887 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 123 122 124 3 (set (reg/f:DI 195)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:318 87 {*movdi_internal_rex64}
     (nil))
(insn 124 123 125 3 (parallel [
            (set (reg/f:DI 124 [ D.6888 ])
                (plus:DI (reg:DI 123 [ D.6887 ])
                    (reg/f:DI 195)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:318 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 195)
        (expr_list:REG_DEAD (reg:DI 123 [ D.6887 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 123 [ D.6887 ]))
                    (nil))))))
(insn 125 124 126 3 (set (reg:SF 125 [ D.6889 ])
        (mem:SF (reg/f:DI 124 [ D.6888 ]) [0 *_81+0 S4 A32])) sim2fitman_preproc.cpp:318 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 124 [ D.6888 ])
        (nil)))
(insn 126 125 127 3 (set (reg:DF 126 [ D.6890 ])
        (float_extend:DF (reg:SF 125 [ D.6889 ]))) sim2fitman_preproc.cpp:318 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 125 [ D.6889 ])
        (nil)))
(insn 127 126 128 3 (set (reg:SI 196)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:318 89 {*movsi_internal}
     (nil))
(insn 128 127 129 3 (set (reg:DI 127 [ D.6891 ])
        (sign_extend:DI (reg:SI 196))) sim2fitman_preproc.cpp:318 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(insn 129 128 130 3 (parallel [
            (set (reg:DI 128 [ D.6891 ])
                (plus:DI (reg:DI 127 [ D.6891 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:318 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 127 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 130 129 131 3 (parallel [
            (set (reg:DI 129 [ D.6891 ])
                (ashift:DI (reg:DI 128 [ D.6891 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:318 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 128 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 131 130 132 3 (set (reg/f:DI 197)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:318 87 {*movdi_internal_rex64}
     (nil))
(insn 132 131 133 3 (parallel [
            (set (reg/f:DI 130 [ D.6888 ])
                (plus:DI (reg:DI 129 [ D.6891 ])
                    (reg/f:DI 197)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:318 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 197)
        (expr_list:REG_DEAD (reg:DI 129 [ D.6891 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 129 [ D.6891 ]))
                    (nil))))))
(insn 133 132 134 3 (set (reg:SF 131 [ D.6889 ])
        (mem:SF (reg/f:DI 130 [ D.6888 ]) [0 *_87+0 S4 A32])) sim2fitman_preproc.cpp:318 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 130 [ D.6888 ])
        (nil)))
(insn 134 133 135 3 (set (reg:DF 132 [ D.6890 ])
        (float_extend:DF (reg:SF 131 [ D.6889 ]))) sim2fitman_preproc.cpp:318 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 131 [ D.6889 ])
        (nil)))
(insn 135 134 136 3 (set (reg:DF 22 xmm1)
        (reg:DF 126 [ D.6890 ])) sim2fitman_preproc.cpp:318 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 126 [ D.6890 ])
        (nil)))
(insn 136 135 137 3 (set (reg:DF 21 xmm0)
        (reg:DF 132 [ D.6890 ])) sim2fitman_preproc.cpp:318 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 132 [ D.6890 ])
        (nil)))
(call_insn 137 136 138 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:318 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 138 137 139 3 (set (reg:DF 198)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:318 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 139 138 140 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 phase_unsup+0 S8 A64])
        (reg:DF 198)) sim2fitman_preproc.cpp:318 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 198)
        (nil)))
(insn 140 139 141 3 (set (reg:DF 200)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 phase_sup+0 S8 A64])) sim2fitman_preproc.cpp:320 133 {*movdf_internal_rex64}
     (nil))
(insn 141 140 142 3 (set (reg:DF 199)
        (minus:DF (reg:DF 200)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 phase_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:320 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 200)
        (nil)))
(insn 142 141 143 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 result_phase_cor_sup+0 S8 A64])
        (reg:DF 199)) sim2fitman_preproc.cpp:320 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 199)
        (nil)))
(insn 143 142 144 3 (set (reg:DF 202)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 phase_unsup+0 S8 A64])) sim2fitman_preproc.cpp:321 133 {*movdf_internal_rex64}
     (nil))
(insn 144 143 145 3 (set (reg:DF 201)
        (minus:DF (reg:DF 202)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 phase_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:321 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 202)
        (nil)))
(insn 145 144 146 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 result_phase_cor_unsup+0 S8 A64])
        (reg:DF 201)) sim2fitman_preproc.cpp:321 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 201)
        (nil)))
(insn 146 145 147 3 (set (reg:SI 203)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:323 89 {*movsi_internal}
     (nil))
(insn 147 146 148 3 (set (reg:DI 133 [ D.6887 ])
        (sign_extend:DI (reg:SI 203))) sim2fitman_preproc.cpp:323 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(insn 148 147 149 3 (parallel [
            (set (reg:DI 134 [ D.6887 ])
                (ashift:DI (reg:DI 133 [ D.6887 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:323 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 133 [ D.6887 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 149 148 150 3 (set (reg/f:DI 204)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:323 87 {*movdi_internal_rex64}
     (nil))
(insn 150 149 151 3 (parallel [
            (set (reg/f:DI 135 [ D.6888 ])
                (plus:DI (reg:DI 134 [ D.6887 ])
                    (reg/f:DI 204)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:323 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 204)
        (expr_list:REG_DEAD (reg:DI 134 [ D.6887 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                        (reg:DI 134 [ D.6887 ]))
                    (nil))))))
(insn 151 150 152 3 (set (reg:SF 136 [ D.6889 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 mag_sup+0 S8 A64]))) sim2fitman_preproc.cpp:323 164 {*truncdfsf_fast_sse}
     (nil))
(insn 152 151 153 3 (set (reg:DF 205)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 result_phase_cor_sup+0 S8 A64])) sim2fitman_preproc.cpp:323 133 {*movdf_internal_rex64}
     (nil))
(insn 153 152 154 3 (set (reg:DF 21 xmm0)
        (reg:DF 205)) sim2fitman_preproc.cpp:323 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 205)
        (nil)))
(call_insn/u 154 153 155 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:323 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 155 154 156 3 (set (reg:DF 137 [ D.6890 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:323 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 156 155 157 3 (set (reg:SF 138 [ D.6889 ])
        (float_truncate:SF (reg:DF 137 [ D.6890 ]))) sim2fitman_preproc.cpp:323 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 137 [ D.6890 ])
        (nil)))
(insn 157 156 158 3 (set (reg:SF 139 [ D.6889 ])
        (mult:SF (reg:SF 136 [ D.6889 ])
            (reg:SF 138 [ D.6889 ]))) sim2fitman_preproc.cpp:323 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 138 [ D.6889 ])
        (expr_list:REG_DEAD (reg:SF 136 [ D.6889 ])
            (nil))))
(insn 158 157 159 3 (set (mem:SF (reg/f:DI 135 [ D.6888 ]) [0 *_95+0 S4 A32])
        (reg:SF 139 [ D.6889 ])) sim2fitman_preproc.cpp:323 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 139 [ D.6889 ])
        (expr_list:REG_DEAD (reg/f:DI 135 [ D.6888 ])
            (nil))))
(insn 159 158 160 3 (set (reg:SI 206)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:324 89 {*movsi_internal}
     (nil))
(insn 160 159 161 3 (set (reg:DI 140 [ D.6891 ])
        (sign_extend:DI (reg:SI 206))) sim2fitman_preproc.cpp:324 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))
(insn 161 160 162 3 (parallel [
            (set (reg:DI 141 [ D.6891 ])
                (plus:DI (reg:DI 140 [ D.6891 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:324 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 140 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 162 161 163 3 (parallel [
            (set (reg:DI 142 [ D.6891 ])
                (ashift:DI (reg:DI 141 [ D.6891 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:324 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 141 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 163 162 164 3 (set (reg/f:DI 207)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:324 87 {*movdi_internal_rex64}
     (nil))
(insn 164 163 165 3 (parallel [
            (set (reg/f:DI 143 [ D.6888 ])
                (plus:DI (reg:DI 142 [ D.6891 ])
                    (reg/f:DI 207)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:324 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 207)
        (expr_list:REG_DEAD (reg:DI 142 [ D.6891 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                        (reg:DI 142 [ D.6891 ]))
                    (nil))))))
(insn 165 164 166 3 (set (reg:SF 144 [ D.6889 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 mag_sup+0 S8 A64]))) sim2fitman_preproc.cpp:324 164 {*truncdfsf_fast_sse}
     (nil))
(insn 166 165 167 3 (set (reg:DF 208)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 result_phase_cor_sup+0 S8 A64])) sim2fitman_preproc.cpp:324 133 {*movdf_internal_rex64}
     (nil))
(insn 167 166 168 3 (set (reg:DF 21 xmm0)
        (reg:DF 208)) sim2fitman_preproc.cpp:324 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 208)
        (nil)))
(call_insn/u 168 167 169 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:324 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 169 168 170 3 (set (reg:DF 145 [ D.6890 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:324 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 170 169 171 3 (set (reg:SF 146 [ D.6889 ])
        (float_truncate:SF (reg:DF 145 [ D.6890 ]))) sim2fitman_preproc.cpp:324 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 145 [ D.6890 ])
        (nil)))
(insn 171 170 172 3 (set (reg:SF 147 [ D.6889 ])
        (mult:SF (reg:SF 144 [ D.6889 ])
            (reg:SF 146 [ D.6889 ]))) sim2fitman_preproc.cpp:324 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 146 [ D.6889 ])
        (expr_list:REG_DEAD (reg:SF 144 [ D.6889 ])
            (nil))))
(insn 172 171 173 3 (set (mem:SF (reg/f:DI 143 [ D.6888 ]) [0 *_103+0 S4 A32])
        (reg:SF 147 [ D.6889 ])) sim2fitman_preproc.cpp:324 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 147 [ D.6889 ])
        (expr_list:REG_DEAD (reg/f:DI 143 [ D.6888 ])
            (nil))))
(insn 173 172 174 3 (set (reg:SI 209)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:326 89 {*movsi_internal}
     (nil))
(insn 174 173 175 3 (set (reg:DI 148 [ D.6887 ])
        (sign_extend:DI (reg:SI 209))) sim2fitman_preproc.cpp:326 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
(insn 175 174 176 3 (parallel [
            (set (reg:DI 149 [ D.6887 ])
                (ashift:DI (reg:DI 148 [ D.6887 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:326 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 148 [ D.6887 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 176 175 177 3 (set (reg/f:DI 210)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:326 87 {*movdi_internal_rex64}
     (nil))
(insn 177 176 178 3 (parallel [
            (set (reg/f:DI 150 [ D.6888 ])
                (plus:DI (reg:DI 149 [ D.6887 ])
                    (reg/f:DI 210)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:326 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 210)
        (expr_list:REG_DEAD (reg:DI 149 [ D.6887 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 149 [ D.6887 ]))
                    (nil))))))
(insn 178 177 179 3 (set (reg:SF 151 [ D.6889 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 mag_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:326 164 {*truncdfsf_fast_sse}
     (nil))
(insn 179 178 180 3 (set (reg:DF 211)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 result_phase_cor_unsup+0 S8 A64])) sim2fitman_preproc.cpp:326 133 {*movdf_internal_rex64}
     (nil))
(insn 180 179 181 3 (set (reg:DF 21 xmm0)
        (reg:DF 211)) sim2fitman_preproc.cpp:326 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 211)
        (nil)))
(call_insn/u 181 180 182 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:326 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 182 181 183 3 (set (reg:DF 152 [ D.6890 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:326 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 183 182 184 3 (set (reg:SF 153 [ D.6889 ])
        (float_truncate:SF (reg:DF 152 [ D.6890 ]))) sim2fitman_preproc.cpp:326 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 152 [ D.6890 ])
        (nil)))
(insn 184 183 185 3 (set (reg:SF 154 [ D.6889 ])
        (mult:SF (reg:SF 151 [ D.6889 ])
            (reg:SF 153 [ D.6889 ]))) sim2fitman_preproc.cpp:326 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 153 [ D.6889 ])
        (expr_list:REG_DEAD (reg:SF 151 [ D.6889 ])
            (nil))))
(insn 185 184 186 3 (set (mem:SF (reg/f:DI 150 [ D.6888 ]) [0 *_110+0 S4 A32])
        (reg:SF 154 [ D.6889 ])) sim2fitman_preproc.cpp:326 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 154 [ D.6889 ])
        (expr_list:REG_DEAD (reg/f:DI 150 [ D.6888 ])
            (nil))))
(insn 186 185 187 3 (set (reg:SI 212)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:327 89 {*movsi_internal}
     (nil))
(insn 187 186 188 3 (set (reg:DI 155 [ D.6891 ])
        (sign_extend:DI (reg:SI 212))) sim2fitman_preproc.cpp:327 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(insn 188 187 189 3 (parallel [
            (set (reg:DI 156 [ D.6891 ])
                (plus:DI (reg:DI 155 [ D.6891 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:327 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 155 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 189 188 190 3 (parallel [
            (set (reg:DI 157 [ D.6891 ])
                (ashift:DI (reg:DI 156 [ D.6891 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:327 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 156 [ D.6891 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 190 189 191 3 (set (reg/f:DI 213)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:327 87 {*movdi_internal_rex64}
     (nil))
(insn 191 190 192 3 (parallel [
            (set (reg/f:DI 158 [ D.6888 ])
                (plus:DI (reg:DI 157 [ D.6891 ])
                    (reg/f:DI 213)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:327 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 213)
        (expr_list:REG_DEAD (reg:DI 157 [ D.6891 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 157 [ D.6891 ]))
                    (nil))))))
(insn 192 191 193 3 (set (reg:SF 159 [ D.6889 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 mag_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:327 164 {*truncdfsf_fast_sse}
     (nil))
(insn 193 192 194 3 (set (reg:DF 214)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 result_phase_cor_unsup+0 S8 A64])) sim2fitman_preproc.cpp:327 133 {*movdf_internal_rex64}
     (nil))
(insn 194 193 195 3 (set (reg:DF 21 xmm0)
        (reg:DF 214)) sim2fitman_preproc.cpp:327 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 214)
        (nil)))
(call_insn/u 195 194 196 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:327 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 196 195 197 3 (set (reg:DF 160 [ D.6890 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:327 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 197 196 198 3 (set (reg:SF 161 [ D.6889 ])
        (float_truncate:SF (reg:DF 160 [ D.6890 ]))) sim2fitman_preproc.cpp:327 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 160 [ D.6890 ])
        (nil)))
(insn 198 197 199 3 (set (reg:SF 162 [ D.6889 ])
        (mult:SF (reg:SF 159 [ D.6889 ])
            (reg:SF 161 [ D.6889 ]))) sim2fitman_preproc.cpp:327 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 161 [ D.6889 ])
        (expr_list:REG_DEAD (reg:SF 159 [ D.6889 ])
            (nil))))
(insn 199 198 200 3 (set (mem:SF (reg/f:DI 158 [ D.6888 ]) [0 *_118+0 S4 A32])
        (reg:SF 162 [ D.6889 ])) sim2fitman_preproc.cpp:327 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 162 [ D.6889 ])
        (expr_list:REG_DEAD (reg/f:DI 158 [ D.6888 ])
            (nil))))
(insn 200 199 201 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:308 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 215
(code_label 201 200 202 4 59 "" [1 uses])
(note 202 201 203 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 203 202 204 4 (set (reg/f:DI 215)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:308 87 {*movdi_internal_rex64}
     (nil))
(insn 204 203 205 4 (set (reg:SI 59 [ D.6886 ])
        (mem/j:SI (plus:DI (reg/f:DI 215)
                (const_int 328 [0x148])) [0 procpar_info_10(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:308 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 215)
        (nil)))
(insn 205 204 207 4 (parallel [
            (set (reg:SI 60 [ D.6886 ])
                (ashift:SI (reg:SI 59 [ D.6886 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:308 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 59 [ D.6886 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 207 205 208 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 60 [ D.6886 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -52 [0xffffffffffffffcc])) [0 j+0 S4 A32]))) sim2fitman_preproc.cpp:308 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 60 [ D.6886 ])
        (nil)))
(jump_insn 208 207 209 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) sim2fitman_preproc.cpp:308 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 206)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 163 164
(note 209 208 210 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 210 209 213 5 (set (reg:SI 163 [ D.6886 ])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:330 89 {*movsi_internal}
     (nil))
(insn 213 210 217 5 (set (reg:SI 164 [ <retval> ])
        (reg:SI 163 [ D.6886 ])) sim2fitman_preproc.cpp:330 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 163 [ D.6886 ])
        (nil)))
(insn 217 213 220 5 (set (reg/i:SI 0 ax)
        (reg:SI 164 [ <retval> ])) sim2fitman_preproc.cpp:332 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 164 [ <retval> ])
        (nil)))
(insn 220 217 0 5 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:332 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int zero_fill(float*, float*, Procpar_info*, Preprocess*) (_Z9zero_fillPfS_P12Procpar_infoP10Preprocess, funcdef_no=6, decl_uid=5351, cgraph_uid=6)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 10 count 9 (    1)
Building IRA IR
verify found no changes in insn with uid = 19.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r83: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r83,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r82: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a5 (r82,l0) best SSE_REGS, allocno INT_SSE_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a12 (r79,l0) best SSE_REGS, allocno INT_SSE_REGS
    r78: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r78,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r77,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r76,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r75,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a23 (r74,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r73,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r72: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r72,l0) best AREG, allocno GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r70,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r68,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a20 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a22 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a21 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r72,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:39 SSE_REGS:39 MMX_REGS:39 FP_TOP_SSE_REGS:196605 FP_SECOND_SSE_REGS:196605 FLOAT_SSE_REGS:196605 FLOAT_INT_REGS:196605 INT_SSE_REGS:39 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:11
  a2(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a3(r83,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a4(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a5(r82,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:30 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:38 MEM:12
  a6(r81,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a7(r70,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a8(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a9(r68,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a10(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a11(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a12(r79,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:30 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:38 MEM:12
  a13(r78,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a14(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a15(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a16(r77,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a17(r76,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a18(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a19(r75,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a20(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a21(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a22(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a23(r74,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a24(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8

   Insn 66(l0): point = 0
   Insn 63(l0): point = 2
   Insn 59(l0): point = 4
   Insn 56(l0): point = 7
   Insn 47(l0): point = 10
   Insn 46(l0): point = 12
   Insn 45(l0): point = 14
   Insn 44(l0): point = 16
   Insn 43(l0): point = 18
   Insn 42(l0): point = 20
   Insn 41(l0): point = 22
   Insn 40(l0): point = 24
   Insn 39(l0): point = 26
   Insn 38(l0): point = 28
   Insn 37(l0): point = 30
   Insn 36(l0): point = 32
   Insn 35(l0): point = 34
   Insn 34(l0): point = 36
   Insn 33(l0): point = 38
   Insn 32(l0): point = 40
   Insn 54(l0): point = 43
   Insn 53(l0): point = 45
   Insn 51(l0): point = 47
   Insn 50(l0): point = 49
   Insn 71(l0): point = 52
   Insn 28(l0): point = 54
   Insn 27(l0): point = 56
   Insn 26(l0): point = 58
   Insn 25(l0): point = 60
   Insn 69(l0): point = 63
   Insn 20(l0): point = 65
   Insn 19(l0): point = 67
   Insn 18(l0): point = 69
   Insn 16(l0): point = 72
   Insn 15(l0): point = 74
   Insn 14(l0): point = 76
   Insn 13(l0): point = 78
   Insn 12(l0): point = 80
   Insn 11(l0): point = 82
   Insn 10(l0): point = 84
   Insn 9(l0): point = 86
   Insn 5(l0): point = 88
   Insn 4(l0): point = 90
   Insn 3(l0): point = 92
   Insn 2(l0): point = 94
 a0(r72): [3..4]
 a1(r59): [63..65] [5..7]
 a2(r64): [46..47]
 a3(r83): [48..49]
 a4(r71): [13..16]
 a5(r82): [13..14]
 a6(r81): [17..18]
 a7(r70): [17..20]
 a8(r69): [21..22]
 a9(r68): [23..24]
 a10(r80): [25..26]
 a11(r67): [29..32]
 a12(r79): [29..30]
 a13(r78): [33..34]
 a14(r66): [33..36]
 a15(r65): [37..38]
 a16(r77): [39..40]
 a17(r76): [55..56]
 a18(r63): [57..58]
 a19(r75): [59..60]
 a20(r62): [75..76]
 a21(r60): [75..82]
 a22(r61): [77..78]
 a23(r74): [79..80]
 a24(r73): [83..84]
Compressing live ranges: from 97 to 42 - 43%
Ranges after the compression:
 a0(r72): [0..1]
 a1(r59): [32..33] [2..3]
 a2(r64): [22..23]
 a3(r83): [24..25]
 a4(r71): [4..5]
 a5(r82): [4..5]
 a6(r81): [6..7]
 a7(r70): [6..7]
 a8(r69): [8..9]
 a9(r68): [10..11]
 a10(r80): [12..13]
 a11(r67): [14..15]
 a12(r79): [14..15]
 a13(r78): [16..17]
 a14(r66): [16..17]
 a15(r65): [18..19]
 a16(r77): [20..21]
 a17(r76): [26..27]
 a18(r63): [28..29]
 a19(r75): [30..31]
 a20(r62): [34..35]
 a21(r60): [34..39]
 a22(r61): [36..37]
 a23(r74): [38..39]
 a24(r73): [40..41]
  regions=1, blocks=9, points=42
    allocnos=25 (big 0), copies=0, conflicts=0, ranges=26
Disposition:
    1:r59  l0     0   21:r60  l0     1   22:r61  l0     0   20:r62  l0     0
   18:r63  l0     0    2:r64  l0     0   15:r65  l0     0   14:r66  l0     1
   11:r67  l0     1    9:r68  l0     0    8:r69  l0     0    7:r70  l0     1
    4:r71  l0     1    0:r72  l0     0   24:r73  l0     0   23:r74  l0     0
   19:r75  l0     0   17:r76  l0     0   16:r77  l0     0   13:r78  l0     0
   12:r79  l0     0   10:r80  l0     0    6:r81  l0     0    5:r82  l0     0
    3:r83  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


int zero_fill(float*, float*, Procpar_info*, Preprocess*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={3d,2u} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={3d,2u} r6={1d,8u} r7={1d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,7u} r17={11d,2u} r18={1d} r19={1d} r20={1d,25u,2e} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={2d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u,1e} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u,1e} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} 
;;    total ref usage 188{101d,83u,4e} in 45{44 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 60 61 62 73 74
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 sup_data+0 S8 A64])
        (reg:DI 5 di [ sup_data ])) sim2fitman_preproc.cpp:335 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ sup_data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 unsup_data+0 S8 A64])
        (reg:DI 4 si [ unsup_data ])) sim2fitman_preproc.cpp:335 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ unsup_data ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
        (reg:DI 1 dx [ procpar_info ])) sim2fitman_preproc.cpp:335 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ procpar_info ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
        (reg:DI 2 cx [ preprocess ])) sim2fitman_preproc.cpp:335 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ preprocess ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:337 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (reg/f:DI 73)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:341 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:SI 60 [ D.6892 ])
        (mem/j:SI (plus:DI (reg/f:DI 73)
                (const_int 24 [0x18])) [0 preprocess_4(D)->data_zero_fill+0 S4 A32])) sim2fitman_preproc.cpp:341 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 73)
        (nil)))
(insn 12 11 13 2 (set (reg/f:DI 74)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:341 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:SI 61 [ D.6892 ])
        (mem/j:SI (plus:DI (reg/f:DI 74)
                (const_int 328 [0x148])) [0 procpar_info_6(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:341 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 74)
        (nil)))
(insn 14 13 15 2 (parallel [
            (set (reg:SI 62 [ D.6892 ])
                (ashift:SI (reg:SI 61 [ D.6892 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:341 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 61 [ D.6892 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 15 14 16 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 60 [ D.6892 ])
            (reg:SI 62 [ D.6892 ]))) sim2fitman_preproc.cpp:341 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 62 [ D.6892 ])
        (expr_list:REG_DEAD (reg:SI 60 [ D.6892 ])
            (nil))))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) sim2fitman_preproc.cpp:341 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 23)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7f917d6c3720 *.LC11>)) sim2fitman_preproc.cpp:342 87 {*movdi_internal_rex64}
     (nil))
(call_insn 19 18 20 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f917db7e700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:342 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 20 19 69 3 (set (reg:SI 59 [ D.6892 ])
        (const_int 0 [0])) sim2fitman_preproc.cpp:343 89 {*movsi_internal}
     (nil))
(jump_insn 69 20 70 3 (set (pc)
        (label_ref 57)) sim2fitman_preproc.cpp:343 650 {jump}
     (nil)
 -> 57)
;;  succ:       8 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 70 69 23)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 63 75 76
(code_label 23 70 24 4 63 "" [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 4 (set (reg/f:DI 75)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:346 87 {*movdi_internal_rex64}
     (nil))
(insn 26 25 27 4 (set (reg:SI 63 [ D.6892 ])
        (mem/j:SI (plus:DI (reg/f:DI 75)
                (const_int 328 [0x148])) [0 procpar_info_6(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:346 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 75)
        (nil)))
(insn 27 26 28 4 (parallel [
            (set (reg:SI 76)
                (ashift:SI (reg:SI 63 [ D.6892 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:346 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 63 [ D.6892 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 28 27 71 4 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
        (reg:SI 76)) sim2fitman_preproc.cpp:346 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 76)
        (nil)))
(jump_insn 71 28 72 4 (set (pc)
        (label_ref 48)) sim2fitman_preproc.cpp:346 650 {jump}
     (nil)
 -> 48)
;;  succ:       6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 72 71 52)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 65 66 67 68 69 70 71 77 78 79 80 81 82
(code_label 52 72 31 5 66 "" [1 uses])
(note 31 52 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg:SI 77)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:348 89 {*movsi_internal}
     (nil))
(insn 33 32 34 5 (set (reg:DI 65 [ D.6893 ])
        (sign_extend:DI (reg:SI 77))) sim2fitman_preproc.cpp:348 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 77)
        (nil)))
(insn 34 33 35 5 (parallel [
            (set (reg:DI 66 [ D.6893 ])
                (ashift:DI (reg:DI 65 [ D.6893 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:348 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 65 [ D.6893 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 35 34 36 5 (set (reg/f:DI 78)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:348 87 {*movdi_internal_rex64}
     (nil))
(insn 36 35 37 5 (parallel [
            (set (reg/f:DI 67 [ D.6894 ])
                (plus:DI (reg:DI 66 [ D.6893 ])
                    (reg/f:DI 78)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:348 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 78)
        (expr_list:REG_DEAD (reg:DI 66 [ D.6893 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 sup_data+0 S8 A64])
                        (reg:DI 66 [ D.6893 ]))
                    (nil))))))
(insn 37 36 38 5 (set (reg:SF 79)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:348 135 {*movsf_internal}
     (nil))
(insn 38 37 39 5 (set (mem:SF (reg/f:DI 67 [ D.6894 ]) [0 *_16+0 S4 A32])
        (reg:SF 79)) sim2fitman_preproc.cpp:348 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 79)
        (expr_list:REG_DEAD (reg/f:DI 67 [ D.6894 ])
            (nil))))
(insn 39 38 40 5 (set (reg:SI 80)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:349 89 {*movsi_internal}
     (nil))
(insn 40 39 41 5 (set (reg:DI 68 [ D.6895 ])
        (sign_extend:DI (reg:SI 80))) sim2fitman_preproc.cpp:349 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 80)
        (nil)))
(insn 41 40 42 5 (parallel [
            (set (reg:DI 69 [ D.6895 ])
                (plus:DI (reg:DI 68 [ D.6895 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:349 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 68 [ D.6895 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 42 41 43 5 (parallel [
            (set (reg:DI 70 [ D.6895 ])
                (ashift:DI (reg:DI 69 [ D.6895 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:349 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 69 [ D.6895 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 43 42 44 5 (set (reg/f:DI 81)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:349 87 {*movdi_internal_rex64}
     (nil))
(insn 44 43 45 5 (parallel [
            (set (reg/f:DI 71 [ D.6894 ])
                (plus:DI (reg:DI 70 [ D.6895 ])
                    (reg/f:DI 81)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:349 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 81)
        (expr_list:REG_DEAD (reg:DI 70 [ D.6895 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 sup_data+0 S8 A64])
                        (reg:DI 70 [ D.6895 ]))
                    (nil))))))
(insn 45 44 46 5 (set (reg:SF 82)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:349 135 {*movsf_internal}
     (nil))
(insn 46 45 47 5 (set (mem:SF (reg/f:DI 71 [ D.6894 ]) [0 *_20+0 S4 A32])
        (reg:SF 82)) sim2fitman_preproc.cpp:349 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 82)
        (expr_list:REG_DEAD (reg/f:DI 71 [ D.6894 ])
            (nil))))
(insn 47 46 48 5 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:346 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       6 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU,DFS_BACK)
;;              4 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 64 83
(code_label 48 47 49 6 65 "" [1 uses])
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 6 (set (reg/f:DI 83)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:346 87 {*movdi_internal_rex64}
     (nil))
(insn 51 50 53 6 (set (reg:SI 64 [ D.6892 ])
        (mem/j:SI (plus:DI (reg/f:DI 83)
                (const_int 24 [0x18])) [0 preprocess_4(D)->data_zero_fill+0 S4 A32])) sim2fitman_preproc.cpp:346 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 83)
        (nil)))
(insn 53 51 54 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 64 [ D.6892 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32]))) sim2fitman_preproc.cpp:346 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 64 [ D.6892 ])
        (nil)))
(jump_insn 54 53 55 6 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) sim2fitman_preproc.cpp:346 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 52)
;;  succ:       5
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 7 (set (reg:SI 59 [ D.6892 ])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:352 89 {*movsi_internal}
     (nil))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;;              3 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax] 72
(code_label 57 56 58 8 64 "" [1 uses])
(note 58 57 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 63 8 (set (reg:SI 72 [ <retval> ])
        (reg:SI 59 [ D.6892 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59 [ D.6892 ])
        (nil)))
(insn 63 59 66 8 (set (reg/i:SI 0 ax)
        (reg:SI 72 [ <retval> ])) sim2fitman_preproc.cpp:354 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 72 [ <retval> ])
        (nil)))
(insn 66 63 0 8 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:354 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int normalize(float*, float*, Procpar_info*) (_Z9normalizePfS_P12Procpar_info, funcdef_no=7, decl_uid=5329, cgraph_uid=7)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 13 count 11 (    1)
Building IRA IR
verify found no changes in insn with uid = 51.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r126,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a28 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a29 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a32 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a33 (r120,l0) best SSE_REGS, allocno INT_SSE_REGS
    r119: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a34 (r119,l0) best SSE_REGS, allocno SSE_REGS
    r118: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a35 (r118,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a43 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a47 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a50 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a54 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a59 (r113,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a62 (r112,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r111: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a65 (r111,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r110: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a68 (r110,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r109: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a69 (r109,l0) best SSE_REGS, allocno INT_SSE_REGS
    r108: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a70 (r108,l0) best SSE_REGS, allocno INT_SSE_REGS
    r107: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r107,l0) best AREG, allocno GENERAL_REGS
    r106: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r106,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r105: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a6 (r105,l0) best SSE_REGS, allocno SSE_REGS
    r104: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a7 (r104,l0) best SSE_REGS, allocno SSE_REGS
    r103: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a8 (r103,l0) best SSE_REGS, allocno SSE_REGS
    r102: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r102,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r101: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r101,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r100: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r100,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r99: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r99,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r98,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r97: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r97,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r96: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r96,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r95: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r95,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r94: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a21 (r94,l0) best SSE_REGS, allocno SSE_REGS
    r93: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a22 (r93,l0) best SSE_REGS, allocno SSE_REGS
    r92: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a23 (r92,l0) best SSE_REGS, allocno SSE_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r91,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r90: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a26 (r90,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r89: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a27 (r89,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r88: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a20 (r88,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a30 (r87,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a31 (r86,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r85: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r85,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r84: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r84,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r83: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a36 (r83,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r82: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a37 (r82,l0) best SSE_REGS, allocno SSE_REGS
    r81: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a39 (r81,l0) best SSE_REGS, allocno SSE_REGS
    r80: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a41 (r80,l0) best SSE_REGS, allocno SSE_REGS
    r79: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a42 (r79,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r78: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a44 (r78,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a45 (r77,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a46 (r76,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r75: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a40 (r75,l0) best SSE_REGS, allocno SSE_REGS
    r74: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a48 (r74,l0) best SSE_REGS, allocno SSE_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a49 (r73,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a51 (r72,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a52 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a53 (r70,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r69: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a38 (r69,l0) best SSE_REGS, allocno SSE_REGS
    r68: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a55 (r68,l0) best SSE_REGS, allocno SSE_REGS
    r67: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a57 (r67,l0) best SSE_REGS, allocno SSE_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a58 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a60 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a61 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a56 (r63,l0) best SSE_REGS, allocno SSE_REGS
    r62: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a63 (r62,l0) best SSE_REGS, allocno SSE_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a64 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a66 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a67 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r107,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a1(r106,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a2(r85,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a3(r84,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a4(r129,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a5(r98,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a6(r105,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a7(r104,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a8(r103,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a9(r102,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a10(r128,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a11(r101,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a12(r100,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a13(r99,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a14(r127,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a15(r126,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a16(r97,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a17(r96,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a18(r95,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a19(r125,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a20(r88,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a21(r94,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a22(r93,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a23(r92,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a24(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a25(r124,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a26(r90,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a27(r89,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a28(r123,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a29(r122,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a30(r87,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a31(r86,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a32(r121,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a33(r120,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a34(r119,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a35(r118,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a36(r83,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a37(r82,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a38(r69,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a39(r81,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a40(r75,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a41(r80,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a42(r79,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a43(r117,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a44(r78,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a45(r77,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a46(r76,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a47(r116,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a48(r74,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a49(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a50(r115,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a51(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a52(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a53(r70,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a54(r114,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a55(r68,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a56(r63,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a57(r67,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a58(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a59(r113,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a60(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a61(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a62(r112,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a63(r62,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a64(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a65(r111,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a66(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a67(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a68(r110,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a69(r109,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a70(r108,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12

   Insn 126(l0): point = 0
   Insn 123(l0): point = 2
   Insn 119(l0): point = 4
   Insn 116(l0): point = 6
   Insn 106(l0): point = 9
   Insn 105(l0): point = 11
   Insn 104(l0): point = 13
   Insn 103(l0): point = 15
   Insn 102(l0): point = 17
   Insn 101(l0): point = 19
   Insn 100(l0): point = 21
   Insn 99(l0): point = 23
   Insn 98(l0): point = 25
   Insn 97(l0): point = 27
   Insn 96(l0): point = 29
   Insn 95(l0): point = 31
   Insn 94(l0): point = 33
   Insn 93(l0): point = 35
   Insn 92(l0): point = 37
   Insn 91(l0): point = 39
   Insn 90(l0): point = 41
   Insn 89(l0): point = 43
   Insn 88(l0): point = 45
   Insn 87(l0): point = 47
   Insn 86(l0): point = 49
   Insn 85(l0): point = 51
   Insn 84(l0): point = 53
   Insn 83(l0): point = 55
   Insn 82(l0): point = 57
   Insn 81(l0): point = 59
   Insn 80(l0): point = 61
   Insn 79(l0): point = 63
   Insn 78(l0): point = 65
   Insn 77(l0): point = 67
   Insn 76(l0): point = 69
   Insn 114(l0): point = 72
   Insn 113(l0): point = 74
   Insn 111(l0): point = 76
   Insn 110(l0): point = 78
   Insn 109(l0): point = 80
   Insn 134(l0): point = 83
   Insn 72(l0): point = 85
   Insn 56(l0): point = 88
   Insn 55(l0): point = 90
   Insn 54(l0): point = 92
   Insn 53(l0): point = 94
   Insn 52(l0): point = 96
   Insn 51(l0): point = 98
   Insn 50(l0): point = 100
   Insn 49(l0): point = 102
   Insn 48(l0): point = 104
   Insn 47(l0): point = 106
   Insn 46(l0): point = 108
   Insn 45(l0): point = 110
   Insn 44(l0): point = 112
   Insn 43(l0): point = 114
   Insn 42(l0): point = 116
   Insn 41(l0): point = 118
   Insn 40(l0): point = 120
   Insn 39(l0): point = 122
   Insn 38(l0): point = 124
   Insn 37(l0): point = 126
   Insn 36(l0): point = 128
   Insn 35(l0): point = 130
   Insn 34(l0): point = 132
   Insn 33(l0): point = 134
   Insn 32(l0): point = 136
   Insn 31(l0): point = 138
   Insn 30(l0): point = 140
   Insn 29(l0): point = 142
   Insn 28(l0): point = 144
   Insn 27(l0): point = 146
   Insn 26(l0): point = 148
   Insn 25(l0): point = 150
   Insn 24(l0): point = 152
   Insn 23(l0): point = 154
   Insn 22(l0): point = 156
   Insn 21(l0): point = 158
   Insn 20(l0): point = 160
   Insn 19(l0): point = 162
   Insn 18(l0): point = 164
   Insn 17(l0): point = 166
   Insn 70(l0): point = 169
   Insn 69(l0): point = 171
   Insn 65(l0): point = 174
   Insn 62(l0): point = 177
   Insn 61(l0): point = 179
   Insn 132(l0): point = 182
   Insn 13(l0): point = 184
   Insn 12(l0): point = 186
   Insn 11(l0): point = 188
   Insn 10(l0): point = 190
   Insn 9(l0): point = 192
   Insn 8(l0): point = 194
   Insn 4(l0): point = 196
   Insn 3(l0): point = 198
   Insn 2(l0): point = 200
 a0(r107): [3..4]
 a1(r106): [5..6]
 a2(r85): [75..76]
 a3(r84): [77..78]
 a4(r129): [79..80]
 a5(r98): [12..31]
 a6(r105): [12..13]
 a7(r104): [14..15]
 a8(r103): [14..17]
 a9(r102): [18..19]
 a10(r128): [20..21]
 a11(r101): [20..23]
 a12(r100): [24..25]
 a13(r99): [26..27]
 a14(r127): [28..29]
 a15(r126): [32..33]
 a16(r97): [32..35]
 a17(r96): [36..37]
 a18(r95): [38..39]
 a19(r125): [40..41]
 a20(r88): [44..61]
 a21(r94): [44..45]
 a22(r93): [46..47]
 a23(r92): [46..49]
 a24(r91): [50..51]
 a25(r124): [52..53]
 a26(r90): [52..55]
 a27(r89): [56..57]
 a28(r123): [58..59]
 a29(r122): [62..63]
 a30(r87): [62..65]
 a31(r86): [66..67]
 a32(r121): [68..69]
 a33(r120): [178..179]
 a34(r119): [91..92]
 a35(r118): [95..96]
 a36(r83): [101..102]
 a37(r82): [103..104]
 a38(r69): [103..138]
 a39(r81): [105..106]
 a40(r75): [105..122]
 a41(r80): [107..108]
 a42(r79): [109..110]
 a43(r117): [111..112]
 a44(r78): [111..114]
 a45(r77): [115..116]
 a46(r76): [117..118]
 a47(r116): [119..120]
 a48(r74): [123..124]
 a49(r73): [125..126]
 a50(r115): [127..128]
 a51(r72): [127..130]
 a52(r71): [131..132]
 a53(r70): [133..134]
 a54(r114): [135..136]
 a55(r68): [139..140]
 a56(r63): [139..154]
 a57(r67): [141..142]
 a58(r66): [143..144]
 a59(r113): [145..146]
 a60(r65): [145..148]
 a61(r64): [149..150]
 a62(r112): [151..152]
 a63(r62): [155..156]
 a64(r61): [157..158]
 a65(r111): [159..160]
 a66(r60): [159..162]
 a67(r59): [163..164]
 a68(r110): [165..166]
 a69(r109): [187..188]
 a70(r108): [191..192]
Compressing live ranges: from 203 to 112 - 55%
Ranges after the compression:
 a0(r107): [0..1]
 a1(r106): [2..3]
 a2(r85): [44..45]
 a3(r84): [46..47]
 a4(r129): [48..49]
 a5(r98): [4..17]
 a6(r105): [4..5]
 a7(r104): [6..7]
 a8(r103): [6..7]
 a9(r102): [8..9]
 a10(r128): [10..11]
 a11(r101): [10..11]
 a12(r100): [12..13]
 a13(r99): [14..15]
 a14(r127): [16..17]
 a15(r126): [18..19]
 a16(r97): [18..19]
 a17(r96): [20..21]
 a18(r95): [22..23]
 a19(r125): [24..25]
 a20(r88): [26..37]
 a21(r94): [26..27]
 a22(r93): [28..29]
 a23(r92): [28..29]
 a24(r91): [30..31]
 a25(r124): [32..33]
 a26(r90): [32..33]
 a27(r89): [34..35]
 a28(r123): [36..37]
 a29(r122): [38..39]
 a30(r87): [38..39]
 a31(r86): [40..41]
 a32(r121): [42..43]
 a33(r120): [106..107]
 a34(r119): [50..51]
 a35(r118): [52..53]
 a36(r83): [54..55]
 a37(r82): [56..57]
 a38(r69): [56..83]
 a39(r81): [58..59]
 a40(r75): [58..71]
 a41(r80): [60..61]
 a42(r79): [62..63]
 a43(r117): [64..65]
 a44(r78): [64..65]
 a45(r77): [66..67]
 a46(r76): [68..69]
 a47(r116): [70..71]
 a48(r74): [72..73]
 a49(r73): [74..75]
 a50(r115): [76..77]
 a51(r72): [76..77]
 a52(r71): [78..79]
 a53(r70): [80..81]
 a54(r114): [82..83]
 a55(r68): [84..85]
 a56(r63): [84..95]
 a57(r67): [86..87]
 a58(r66): [88..89]
 a59(r113): [90..91]
 a60(r65): [90..91]
 a61(r64): [92..93]
 a62(r112): [94..95]
 a63(r62): [96..97]
 a64(r61): [98..99]
 a65(r111): [100..101]
 a66(r60): [100..101]
 a67(r59): [102..103]
 a68(r110): [104..105]
 a69(r109): [108..109]
 a70(r108): [110..111]
  regions=1, blocks=11, points=112
    allocnos=71 (big 0), copies=0, conflicts=0, ranges=71
Disposition:
   67:r59  l0     0   66:r60  l0     1   64:r61  l0     0   63:r62  l0    21
   56:r63  l0    22   61:r64  l0     0   60:r65  l0     1   58:r66  l0     0
   57:r67  l0    21   55:r68  l0    21   38:r69  l0    22   53:r70  l0     0
   52:r71  l0     0   51:r72  l0     1   49:r73  l0     0   48:r74  l0    21
   40:r75  l0    23   46:r76  l0     0   45:r77  l0     0   44:r78  l0     1
   42:r79  l0     0   41:r80  l0    21   39:r81  l0    21   37:r82  l0    21
   36:r83  l0    21    3:r84  l0     0    2:r85  l0     0   31:r86  l0     0
   30:r87  l0     1   20:r88  l0     0   27:r89  l0     1   26:r90  l0     2
   24:r91  l0     1   23:r92  l0    22   22:r93  l0    21   21:r94  l0    21
   18:r95  l0     0   17:r96  l0     0   16:r97  l0     1    5:r98  l0     0
   13:r99  l0     1   12:r100 l0     1   11:r101 l0     2    9:r102 l0     1
    8:r103 l0    22    7:r104 l0    21    6:r105 l0    21    1:r106 l0     0
    0:r107 l0     0   70:r108 l0     0   69:r109 l0     0   68:r110 l0     0
   65:r111 l0     0   62:r112 l0     0   59:r113 l0     0   54:r114 l0     0
   50:r115 l0     0   47:r116 l0     0   43:r117 l0     0   35:r118 l0     0
   34:r119 l0    21   33:r120 l0     0   32:r121 l0     0   29:r122 l0     0
   28:r123 l0     1   25:r124 l0     1   19:r125 l0     0   15:r126 l0     0
   14:r127 l0     1   10:r128 l0     1    4:r129 l0     0
+++Costs: overall -3, reg -3, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


int normalize(float*, float*, Procpar_info*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={3d,2u} r1={2d,1u} r2={2d} r4={2d,1u} r5={2d,1u} r6={1d,10u} r7={1d,11u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,9u} r17={27d,3u} r18={1d} r19={1d} r20={1d,48u,8e} r21={3d,2u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u,1e} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u,1e} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u,1e} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u,1e} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u,1e} r88={1d,1u} r89={1d,1u} r90={1d,1u,1e} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u,1e} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u,1e} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} 
;;    total ref usage 337{162d,159u,16e} in 97{96 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 108 109
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
        (reg:DI 5 di [ data ])) sim2fitman_preproc.cpp:356 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 scratch+0 S8 A64])
        (reg:DI 4 si [ scratch ])) sim2fitman_preproc.cpp:356 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ scratch ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])
        (reg:DI 1 dx [ procpar_info ])) sim2fitman_preproc.cpp:356 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ procpar_info ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:358 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:DF 108)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:359 133 {*movdf_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 magnitude+0 S8 A64])
        (reg:DF 108)) sim2fitman_preproc.cpp:359 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 108)
        (nil)))
(insn 11 10 12 2 (set (reg:DF 109)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:360 133 {*movdf_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 max_magnitude+0 S8 A64])
        (reg:DF 109)) sim2fitman_preproc.cpp:360 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 109)
        (nil)))
(insn 13 12 132 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:366 89 {*movsi_internal}
     (nil))
(jump_insn 132 13 133 2 (set (pc)
        (label_ref 66)) sim2fitman_preproc.cpp:366 650 {jump}
     (nil)
 -> 66)
;;  succ:       6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 133 132 68)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 110 111 112 113 114 115 116 117 118 119
(code_label 68 133 16 3 71 "" [1 uses])
(note 16 68 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 3 (set (reg:SI 110)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:368 89 {*movsi_internal}
     (nil))
(insn 18 17 19 3 (set (reg:DI 59 [ D.6897 ])
        (sign_extend:DI (reg:SI 110))) sim2fitman_preproc.cpp:368 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 110)
        (nil)))
(insn 19 18 20 3 (parallel [
            (set (reg:DI 60 [ D.6897 ])
                (ashift:DI (reg:DI 59 [ D.6897 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:368 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 59 [ D.6897 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 20 19 21 3 (set (reg/f:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:368 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 3 (parallel [
            (set (reg/f:DI 61 [ D.6898 ])
                (plus:DI (reg:DI 60 [ D.6897 ])
                    (reg/f:DI 111)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:368 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 111)
        (expr_list:REG_DEAD (reg:DI 60 [ D.6897 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
                        (reg:DI 60 [ D.6897 ]))
                    (nil))))))
(insn 22 21 23 3 (set (reg:SF 62 [ D.6899 ])
        (mem:SF (reg/f:DI 61 [ D.6898 ]) [0 *_12+0 S4 A32])) sim2fitman_preproc.cpp:368 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 61 [ D.6898 ])
        (nil)))
(insn 23 22 24 3 (set (reg:DF 63 [ D.6900 ])
        (float_extend:DF (reg:SF 62 [ D.6899 ]))) sim2fitman_preproc.cpp:368 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 62 [ D.6899 ])
        (nil)))
(insn 24 23 25 3 (set (reg:SI 112)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:368 89 {*movsi_internal}
     (nil))
(insn 25 24 26 3 (set (reg:DI 64 [ D.6897 ])
        (sign_extend:DI (reg:SI 112))) sim2fitman_preproc.cpp:368 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 112)
        (nil)))
(insn 26 25 27 3 (parallel [
            (set (reg:DI 65 [ D.6897 ])
                (ashift:DI (reg:DI 64 [ D.6897 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:368 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 64 [ D.6897 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 27 26 28 3 (set (reg/f:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:368 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 3 (parallel [
            (set (reg/f:DI 66 [ D.6898 ])
                (plus:DI (reg:DI 65 [ D.6897 ])
                    (reg/f:DI 113)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:368 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 113)
        (expr_list:REG_DEAD (reg:DI 65 [ D.6897 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
                        (reg:DI 65 [ D.6897 ]))
                    (nil))))))
(insn 29 28 30 3 (set (reg:SF 67 [ D.6899 ])
        (mem:SF (reg/f:DI 66 [ D.6898 ]) [0 *_17+0 S4 A32])) sim2fitman_preproc.cpp:368 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 66 [ D.6898 ])
        (nil)))
(insn 30 29 31 3 (set (reg:DF 68 [ D.6900 ])
        (float_extend:DF (reg:SF 67 [ D.6899 ]))) sim2fitman_preproc.cpp:368 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 67 [ D.6899 ])
        (nil)))
(insn 31 30 32 3 (set (reg:DF 69 [ D.6900 ])
        (mult:DF (reg:DF 63 [ D.6900 ])
            (reg:DF 68 [ D.6900 ]))) sim2fitman_preproc.cpp:368 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 68 [ D.6900 ])
        (expr_list:REG_DEAD (reg:DF 63 [ D.6900 ])
            (nil))))
(insn 32 31 33 3 (set (reg:SI 114)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:369 89 {*movsi_internal}
     (nil))
(insn 33 32 34 3 (set (reg:DI 70 [ D.6901 ])
        (sign_extend:DI (reg:SI 114))) sim2fitman_preproc.cpp:369 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 114)
        (nil)))
(insn 34 33 35 3 (parallel [
            (set (reg:DI 71 [ D.6901 ])
                (plus:DI (reg:DI 70 [ D.6901 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:369 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 70 [ D.6901 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 35 34 36 3 (parallel [
            (set (reg:DI 72 [ D.6901 ])
                (ashift:DI (reg:DI 71 [ D.6901 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:369 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 71 [ D.6901 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 36 35 37 3 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:369 87 {*movdi_internal_rex64}
     (nil))
(insn 37 36 38 3 (parallel [
            (set (reg/f:DI 73 [ D.6898 ])
                (plus:DI (reg:DI 72 [ D.6901 ])
                    (reg/f:DI 115)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:369 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 115)
        (expr_list:REG_DEAD (reg:DI 72 [ D.6901 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
                        (reg:DI 72 [ D.6901 ]))
                    (nil))))))
(insn 38 37 39 3 (set (reg:SF 74 [ D.6899 ])
        (mem:SF (reg/f:DI 73 [ D.6898 ]) [0 *_24+0 S4 A32])) sim2fitman_preproc.cpp:369 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 73 [ D.6898 ])
        (nil)))
(insn 39 38 40 3 (set (reg:DF 75 [ D.6900 ])
        (float_extend:DF (reg:SF 74 [ D.6899 ]))) sim2fitman_preproc.cpp:369 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 74 [ D.6899 ])
        (nil)))
(insn 40 39 41 3 (set (reg:SI 116)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:369 89 {*movsi_internal}
     (nil))
(insn 41 40 42 3 (set (reg:DI 76 [ D.6901 ])
        (sign_extend:DI (reg:SI 116))) sim2fitman_preproc.cpp:369 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(insn 42 41 43 3 (parallel [
            (set (reg:DI 77 [ D.6901 ])
                (plus:DI (reg:DI 76 [ D.6901 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:369 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 76 [ D.6901 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 43 42 44 3 (parallel [
            (set (reg:DI 78 [ D.6901 ])
                (ashift:DI (reg:DI 77 [ D.6901 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:369 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 77 [ D.6901 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 44 43 45 3 (set (reg/f:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:369 87 {*movdi_internal_rex64}
     (nil))
(insn 45 44 46 3 (parallel [
            (set (reg/f:DI 79 [ D.6898 ])
                (plus:DI (reg:DI 78 [ D.6901 ])
                    (reg/f:DI 117)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:369 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 117)
        (expr_list:REG_DEAD (reg:DI 78 [ D.6901 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
                        (reg:DI 78 [ D.6901 ]))
                    (nil))))))
(insn 46 45 47 3 (set (reg:SF 80 [ D.6899 ])
        (mem:SF (reg/f:DI 79 [ D.6898 ]) [0 *_30+0 S4 A32])) sim2fitman_preproc.cpp:369 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 79 [ D.6898 ])
        (nil)))
(insn 47 46 48 3 (set (reg:DF 81 [ D.6900 ])
        (float_extend:DF (reg:SF 80 [ D.6899 ]))) sim2fitman_preproc.cpp:369 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 80 [ D.6899 ])
        (nil)))
(insn 48 47 49 3 (set (reg:DF 82 [ D.6900 ])
        (mult:DF (reg:DF 75 [ D.6900 ])
            (reg:DF 81 [ D.6900 ]))) sim2fitman_preproc.cpp:369 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 81 [ D.6900 ])
        (expr_list:REG_DEAD (reg:DF 75 [ D.6900 ])
            (nil))))
(insn 49 48 50 3 (set (reg:DF 83 [ D.6900 ])
        (plus:DF (reg:DF 69 [ D.6900 ])
            (reg:DF 82 [ D.6900 ]))) sim2fitman_preproc.cpp:369 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 82 [ D.6900 ])
        (expr_list:REG_DEAD (reg:DF 69 [ D.6900 ])
            (nil))))
(insn 50 49 51 3 (set (reg:DF 21 xmm0)
        (reg:DF 83 [ D.6900 ])) sim2fitman_preproc.cpp:369 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 83 [ D.6900 ])
        (nil)))
(call_insn 51 50 52 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:369 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 52 51 53 3 (set (reg:DF 118)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:369 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 53 52 54 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 magnitude+0 S8 A64])
        (reg:DF 118)) sim2fitman_preproc.cpp:369 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 118)
        (nil)))
(insn 54 53 55 3 (set (reg:DF 119)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 magnitude+0 S8 A64])) sim2fitman_preproc.cpp:371 133 {*movdf_internal_rex64}
     (nil))
(insn 55 54 56 3 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 119)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [0 max_magnitude+0 S8 A64]))) sim2fitman_preproc.cpp:371 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 119)
        (nil)))
(jump_insn 56 55 60 3 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 63)
            (pc))) sim2fitman_preproc.cpp:371 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 63)
;;  succ:       4 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
(note 60 56 61 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 4 (set (reg:DF 120)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 magnitude+0 S8 A64])) sim2fitman_preproc.cpp:371 133 {*movdf_internal_rex64}
     (nil))
(insn 62 61 63 4 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 max_magnitude+0 S8 A64])
        (reg:DF 120)) sim2fitman_preproc.cpp:371 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 120)
        (nil)))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 63 62 64 5 69 "" [1 uses])
(note 64 63 65 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 5 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:366 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       6 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 66 65 67 6 68 "" [1 uses])
(note 67 66 69 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 69 67 70 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
            (const_int 99 [0x63]))) sim2fitman_preproc.cpp:366 7 {*cmpsi_1}
     (nil))
(jump_insn 70 69 71 6 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) sim2fitman_preproc.cpp:366 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 68)
;;  succ:       3
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 71 70 72 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 134 7 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:375 89 {*movsi_internal}
     (nil))
(jump_insn 134 72 135 7 (set (pc)
        (label_ref 107)) sim2fitman_preproc.cpp:375 650 {jump}
     (nil)
 -> 107)
;;  succ:       9 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 135 134 112)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 121 122 123 124 125 126 127 128
(code_label 112 135 75 8 73 "" [1 uses])
(note 75 112 76 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 8 (set (reg:SI 121)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:377 89 {*movsi_internal}
     (nil))
(insn 77 76 78 8 (set (reg:DI 86 [ D.6897 ])
        (sign_extend:DI (reg:SI 121))) sim2fitman_preproc.cpp:377 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 78 77 79 8 (parallel [
            (set (reg:DI 87 [ D.6897 ])
                (ashift:DI (reg:DI 86 [ D.6897 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:377 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 86 [ D.6897 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 79 78 80 8 (set (reg/f:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 80 79 81 8 (parallel [
            (set (reg/f:DI 88 [ D.6898 ])
                (plus:DI (reg:DI 87 [ D.6897 ])
                    (reg/f:DI 122)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:377 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 122)
        (expr_list:REG_DEAD (reg:DI 87 [ D.6897 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 scratch+0 S8 A64])
                        (reg:DI 87 [ D.6897 ]))
                    (nil))))))
(insn 81 80 82 8 (set (reg:SI 123)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:377 89 {*movsi_internal}
     (nil))
(insn 82 81 83 8 (set (reg:DI 89 [ D.6897 ])
        (sign_extend:DI (reg:SI 123))) sim2fitman_preproc.cpp:377 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 83 82 84 8 (parallel [
            (set (reg:DI 90 [ D.6897 ])
                (ashift:DI (reg:DI 89 [ D.6897 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:377 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 89 [ D.6897 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 84 83 85 8 (set (reg/f:DI 124)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 85 84 86 8 (parallel [
            (set (reg/f:DI 91 [ D.6898 ])
                (plus:DI (reg:DI 90 [ D.6897 ])
                    (reg/f:DI 124)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:377 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 124)
        (expr_list:REG_DEAD (reg:DI 90 [ D.6897 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
                        (reg:DI 90 [ D.6897 ]))
                    (nil))))))
(insn 86 85 87 8 (set (reg:SF 92 [ D.6899 ])
        (mem:SF (reg/f:DI 91 [ D.6898 ]) [0 *_48+0 S4 A32])) sim2fitman_preproc.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6898 ])
        (nil)))
(insn 87 86 88 8 (set (reg:SF 93 [ D.6899 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [0 max_magnitude+0 S8 A64]))) sim2fitman_preproc.cpp:377 164 {*truncdfsf_fast_sse}
     (nil))
(insn 88 87 89 8 (set (reg:SF 94 [ D.6899 ])
        (div:SF (reg:SF 92 [ D.6899 ])
            (reg:SF 93 [ D.6899 ]))) sim2fitman_preproc.cpp:377 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 93 [ D.6899 ])
        (expr_list:REG_DEAD (reg:SF 92 [ D.6899 ])
            (nil))))
(insn 89 88 90 8 (set (mem:SF (reg/f:DI 88 [ D.6898 ]) [0 *_45+0 S4 A32])
        (reg:SF 94 [ D.6899 ])) sim2fitman_preproc.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 94 [ D.6899 ])
        (expr_list:REG_DEAD (reg/f:DI 88 [ D.6898 ])
            (nil))))
(insn 90 89 91 8 (set (reg:SI 125)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:378 89 {*movsi_internal}
     (nil))
(insn 91 90 92 8 (set (reg:DI 95 [ D.6901 ])
        (sign_extend:DI (reg:SI 125))) sim2fitman_preproc.cpp:378 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 92 91 93 8 (parallel [
            (set (reg:DI 96 [ D.6901 ])
                (plus:DI (reg:DI 95 [ D.6901 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:378 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 95 [ D.6901 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 93 92 94 8 (parallel [
            (set (reg:DI 97 [ D.6901 ])
                (ashift:DI (reg:DI 96 [ D.6901 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:378 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 96 [ D.6901 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 94 93 95 8 (set (reg/f:DI 126)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:378 87 {*movdi_internal_rex64}
     (nil))
(insn 95 94 96 8 (parallel [
            (set (reg/f:DI 98 [ D.6898 ])
                (plus:DI (reg:DI 97 [ D.6901 ])
                    (reg/f:DI 126)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:378 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 126)
        (expr_list:REG_DEAD (reg:DI 97 [ D.6901 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 scratch+0 S8 A64])
                        (reg:DI 97 [ D.6901 ]))
                    (nil))))))
(insn 96 95 97 8 (set (reg:SI 127)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:378 89 {*movsi_internal}
     (nil))
(insn 97 96 98 8 (set (reg:DI 99 [ D.6901 ])
        (sign_extend:DI (reg:SI 127))) sim2fitman_preproc.cpp:378 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 98 97 99 8 (parallel [
            (set (reg:DI 100 [ D.6901 ])
                (plus:DI (reg:DI 99 [ D.6901 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:378 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 99 [ D.6901 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 99 98 100 8 (parallel [
            (set (reg:DI 101 [ D.6901 ])
                (ashift:DI (reg:DI 100 [ D.6901 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:378 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 100 [ D.6901 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 100 99 101 8 (set (reg/f:DI 128)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:378 87 {*movdi_internal_rex64}
     (nil))
(insn 101 100 102 8 (parallel [
            (set (reg/f:DI 102 [ D.6898 ])
                (plus:DI (reg:DI 101 [ D.6901 ])
                    (reg/f:DI 128)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:378 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 128)
        (expr_list:REG_DEAD (reg:DI 101 [ D.6901 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
                        (reg:DI 101 [ D.6901 ]))
                    (nil))))))
(insn 102 101 103 8 (set (reg:SF 103 [ D.6899 ])
        (mem:SF (reg/f:DI 102 [ D.6898 ]) [0 *_59+0 S4 A32])) sim2fitman_preproc.cpp:378 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 102 [ D.6898 ])
        (nil)))
(insn 103 102 104 8 (set (reg:SF 104 [ D.6899 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [0 max_magnitude+0 S8 A64]))) sim2fitman_preproc.cpp:378 164 {*truncdfsf_fast_sse}
     (nil))
(insn 104 103 105 8 (set (reg:SF 105 [ D.6899 ])
        (div:SF (reg:SF 103 [ D.6899 ])
            (reg:SF 104 [ D.6899 ]))) sim2fitman_preproc.cpp:378 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 104 [ D.6899 ])
        (expr_list:REG_DEAD (reg:SF 103 [ D.6899 ])
            (nil))))
(insn 105 104 106 8 (set (mem:SF (reg/f:DI 98 [ D.6898 ]) [0 *_55+0 S4 A32])
        (reg:SF 105 [ D.6899 ])) sim2fitman_preproc.cpp:378 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 105 [ D.6899 ])
        (expr_list:REG_DEAD (reg/f:DI 98 [ D.6898 ])
            (nil))))
(insn 106 105 107 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:375 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       9 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU,DFS_BACK)
;;              7 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 84 85 129
(code_label 107 106 108 9 72 "" [1 uses])
(note 108 107 109 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 9 (set (reg/f:DI 129)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:375 87 {*movdi_internal_rex64}
     (nil))
(insn 110 109 111 9 (set (reg:SI 84 [ D.6902 ])
        (mem/j:SI (plus:DI (reg/f:DI 129)
                (const_int 328 [0x148])) [0 procpar_info_39(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:375 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 129)
        (nil)))
(insn 111 110 113 9 (parallel [
            (set (reg:SI 85 [ D.6902 ])
                (ashift:SI (reg:SI 84 [ D.6902 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:375 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 84 [ D.6902 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 113 111 114 9 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 85 [ D.6902 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:375 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 85 [ D.6902 ])
        (nil)))
(jump_insn 114 113 115 9 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 112)
            (pc))) sim2fitman_preproc.cpp:375 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 112)
;;  succ:       8
;;              10 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 106 107
(note 115 114 116 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 119 10 (set (reg:SI 106 [ D.6902 ])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:382 89 {*movsi_internal}
     (nil))
(insn 119 116 123 10 (set (reg:SI 107 [ <retval> ])
        (reg:SI 106 [ D.6902 ])) sim2fitman_preproc.cpp:382 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 106 [ D.6902 ])
        (nil)))
(insn 123 119 126 10 (set (reg/i:SI 0 ax)
        (reg:SI 107 [ <retval> ])) sim2fitman_preproc.cpp:384 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 107 [ <retval> ])
        (nil)))
(insn 126 123 0 10 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:384 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int quality(float*, float*, float*, Procpar_info*, Preprocess*) (_Z7qualityPfS_S_P12Procpar_infoP10Preprocess, funcdef_no=8, decl_uid=5340, cgraph_uid=8)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
Building IRA IR
verify found no changes in insn with uid = 69.
verify found no changes in insn with uid = 89.
verify found no changes in insn with uid = 126.
verify found no changes in insn with uid = 146.
verify found no changes in insn with uid = 183.
verify found no changes in insn with uid = 203.
verify found no changes in insn with uid = 220.
verify found no changes in insn with uid = 234.
verify found no changes in insn with uid = 253.
verify found no changes in insn with uid = 267.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r273: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r273,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r272: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a10 (r272,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r271: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r271,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r270: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r270,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r269: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a21 (r269,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r268: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a22 (r268,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r267: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r267,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r266: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a27 (r266,l0) best SSE_REGS, allocno SSE_REGS
    r265: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a26 (r265,l0) best SSE_REGS, allocno SSE_REGS
    r264: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a29 (r264,l0) best SSE_REGS, allocno SSE_REGS
    r263: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a28 (r263,l0) best SSE_REGS, allocno SSE_REGS
    r262: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a35 (r262,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r261: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a36 (r261,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r260: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a40 (r260,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r259: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a46 (r259,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r258: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a47 (r258,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r257: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a50 (r257,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r256: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a52 (r256,l0) best SSE_REGS, allocno SSE_REGS
    r255: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a51 (r255,l0) best SSE_REGS, allocno SSE_REGS
    r254: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a54 (r254,l0) best SSE_REGS, allocno SSE_REGS
    r253: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a53 (r253,l0) best SSE_REGS, allocno SSE_REGS
    r252: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a55 (r252,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r251: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a60 (r251,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r250: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a64 (r250,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r249: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a67 (r249,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r248: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a70 (r248,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r247: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a71 (r247,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r246: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a79 (r246,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a83 (r245,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r244: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a86 (r244,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r243: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a90 (r243,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r242: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a95 (r242,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r241: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a98 (r241,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r240: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a101 (r240,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r239: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a104 (r239,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a105 (r238,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r237: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a110 (r237,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r236: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a114 (r236,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r235: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a117 (r235,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a120 (r234,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r233: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a121 (r233,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r232: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a129 (r232,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r231: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a133 (r231,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r230: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a136 (r230,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r229: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a140 (r229,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r228: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a145 (r228,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r227: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a148 (r227,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r226: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a151 (r226,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a154 (r225,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r224: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a155 (r224,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r223: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a160 (r223,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a164 (r222,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r221: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a167 (r221,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a170 (r220,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a171 (r219,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a179 (r218,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a183 (r217,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a186 (r216,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r215: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a190 (r215,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a195 (r214,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a198 (r213,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a201 (r212,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a204 (r211,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r210: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a205 (r210,l0) best SSE_REGS, allocno INT_SSE_REGS
    r209: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a206 (r209,l0) best SSE_REGS, allocno INT_SSE_REGS
    r208: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a207 (r208,l0) best SSE_REGS, allocno INT_SSE_REGS
    r207: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a208 (r207,l0) best SSE_REGS, allocno INT_SSE_REGS
    r206: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a209 (r206,l0) best SSE_REGS, allocno INT_SSE_REGS
    r205: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a210 (r205,l0) best SSE_REGS, allocno INT_SSE_REGS
    r204: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a211 (r204,l0) best SSE_REGS, allocno INT_SSE_REGS
    r203: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a212 (r203,l0) best SSE_REGS, allocno INT_SSE_REGS
    r202: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a213 (r202,l0) best SSE_REGS, allocno INT_SSE_REGS
    r201: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a214 (r201,l0) best SSE_REGS, allocno INT_SSE_REGS
    r200: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r200,l0) best AREG, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r199,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r198: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a6 (r198,l0) best SSE_REGS, allocno SSE_REGS
    r197: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a7 (r197,l0) best SSE_REGS, allocno SSE_REGS
    r196: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a9 (r196,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r195: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a8 (r195,l0) best SSE_REGS, allocno SSE_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r194,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r193,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r192,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r191,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a17 (r190,l0) best SSE_REGS, allocno SSE_REGS
    r189: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a18 (r189,l0) best SSE_REGS, allocno SSE_REGS
    r188: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a20 (r188,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r187: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a19 (r187,l0) best SSE_REGS, allocno SSE_REGS
    r186: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r186,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a23 (r185,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r184,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a31 (r183,l0) best SSE_REGS, allocno SSE_REGS
    r182: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a32 (r182,l0) best SSE_REGS, allocno SSE_REGS
    r181: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a34 (r181,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r180: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a33 (r180,l0) best SSE_REGS, allocno SSE_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a30 (r179,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a37 (r178,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a38 (r177,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a39 (r176,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a42 (r175,l0) best SSE_REGS, allocno SSE_REGS
    r174: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a43 (r174,l0) best SSE_REGS, allocno SSE_REGS
    r173: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a45 (r173,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r172: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a44 (r172,l0) best SSE_REGS, allocno SSE_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a41 (r171,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a48 (r170,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a49 (r169,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a56 (r168,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r167: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a58 (r167,l0) best SSE_REGS, allocno SSE_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a59 (r166,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a61 (r165,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a62 (r164,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a63 (r163,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a57 (r162,l0) best SSE_REGS, allocno SSE_REGS
    r161: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a65 (r161,l0) best SSE_REGS, allocno SSE_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a66 (r160,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a68 (r159,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a69 (r158,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a72 (r157,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r156: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a73 (r156,l0) best SSE_REGS, allocno SSE_REGS
    r155: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a75 (r155,l0) best SSE_REGS, allocno SSE_REGS
    r154: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a77 (r154,l0) best SSE_REGS, allocno SSE_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a78 (r153,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a80 (r152,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a81 (r151,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a82 (r150,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a76 (r149,l0) best SSE_REGS, allocno SSE_REGS
    r148: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a84 (r148,l0) best SSE_REGS, allocno SSE_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a85 (r147,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a87 (r146,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a88 (r145,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a89 (r144,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a74 (r143,l0) best SSE_REGS, allocno SSE_REGS
    r142: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a91 (r142,l0) best SSE_REGS, allocno SSE_REGS
    r141: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a93 (r141,l0) best SSE_REGS, allocno SSE_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a94 (r140,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a96 (r139,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a97 (r138,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a92 (r137,l0) best SSE_REGS, allocno SSE_REGS
    r136: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a99 (r136,l0) best SSE_REGS, allocno SSE_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a100 (r135,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a102 (r134,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a103 (r133,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a106 (r132,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r131: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a108 (r131,l0) best SSE_REGS, allocno SSE_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a109 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a111 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a112 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a113 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a107 (r126,l0) best SSE_REGS, allocno SSE_REGS
    r125: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a115 (r125,l0) best SSE_REGS, allocno SSE_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a116 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a118 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a119 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a122 (r121,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r120: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a123 (r120,l0) best SSE_REGS, allocno SSE_REGS
    r119: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a125 (r119,l0) best SSE_REGS, allocno SSE_REGS
    r118: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a127 (r118,l0) best SSE_REGS, allocno SSE_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a128 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a130 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a131 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a132 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a126 (r113,l0) best SSE_REGS, allocno SSE_REGS
    r112: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a134 (r112,l0) best SSE_REGS, allocno SSE_REGS
    r111: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a135 (r111,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r110: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a137 (r110,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r109: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a138 (r109,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r108: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a139 (r108,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r107: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a124 (r107,l0) best SSE_REGS, allocno SSE_REGS
    r106: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a141 (r106,l0) best SSE_REGS, allocno SSE_REGS
    r105: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a143 (r105,l0) best SSE_REGS, allocno SSE_REGS
    r104: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a144 (r104,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r103: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a146 (r103,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r102: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a147 (r102,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r101: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a142 (r101,l0) best SSE_REGS, allocno SSE_REGS
    r100: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a149 (r100,l0) best SSE_REGS, allocno SSE_REGS
    r99: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a150 (r99,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a152 (r98,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r97: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a153 (r97,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r96: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a156 (r96,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r95: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a158 (r95,l0) best SSE_REGS, allocno SSE_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a159 (r94,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a161 (r93,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r92: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a162 (r92,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a163 (r91,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r90: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a157 (r90,l0) best SSE_REGS, allocno SSE_REGS
    r89: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a165 (r89,l0) best SSE_REGS, allocno SSE_REGS
    r88: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a166 (r88,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a168 (r87,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a169 (r86,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r85: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a172 (r85,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r84: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a173 (r84,l0) best SSE_REGS, allocno SSE_REGS
    r83: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a175 (r83,l0) best SSE_REGS, allocno SSE_REGS
    r82: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a177 (r82,l0) best SSE_REGS, allocno SSE_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a178 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a180 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a181 (r79,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r78: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a182 (r78,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r77: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a176 (r77,l0) best SSE_REGS, allocno SSE_REGS
    r76: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a184 (r76,l0) best SSE_REGS, allocno SSE_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a185 (r75,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a187 (r74,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a188 (r73,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a189 (r72,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r71: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a174 (r71,l0) best SSE_REGS, allocno SSE_REGS
    r70: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a191 (r70,l0) best SSE_REGS, allocno SSE_REGS
    r69: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a193 (r69,l0) best SSE_REGS, allocno SSE_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a194 (r68,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a196 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a197 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a192 (r65,l0) best SSE_REGS, allocno SSE_REGS
    r64: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a199 (r64,l0) best SSE_REGS, allocno SSE_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a200 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a202 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a203 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r200,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a1(r199,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a2(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a3(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a4(r273,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a5(r194,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a6(r198,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a7(r197,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a8(r195,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a9(r196,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a10(r272,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a11(r271,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a12(r193,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a13(r192,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a14(r191,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a15(r270,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a16(r186,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a17(r190,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a18(r189,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a19(r187,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a20(r188,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a21(r269,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a22(r268,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a23(r185,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a24(r184,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a25(r267,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a26(r265,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a27(r266,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a28(r263,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a29(r264,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a30(r179,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a31(r183,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a32(r182,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a33(r180,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a34(r181,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a35(r262,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a36(r261,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a37(r178,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a38(r177,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a39(r176,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a40(r260,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a41(r171,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a42(r175,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a43(r174,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a44(r172,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a45(r173,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a46(r259,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a47(r258,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a48(r170,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a49(r169,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a50(r257,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a51(r255,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a52(r256,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a53(r253,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a54(r254,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a55(r252,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a56(r168,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a57(r162,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a58(r167,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a59(r166,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a60(r251,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a61(r165,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a62(r164,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a63(r163,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a64(r250,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a65(r161,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a66(r160,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a67(r249,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a68(r159,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a69(r158,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a70(r248,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a71(r247,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a72(r157,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a73(r156,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a74(r143,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a75(r155,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a76(r149,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a77(r154,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a78(r153,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a79(r246,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a80(r152,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a81(r151,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a82(r150,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a83(r245,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a84(r148,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a85(r147,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a86(r244,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a87(r146,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a88(r145,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a89(r144,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a90(r243,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a91(r142,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a92(r137,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a93(r141,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a94(r140,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a95(r242,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a96(r139,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a97(r138,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a98(r241,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a99(r136,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a100(r135,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a101(r240,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a102(r134,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a103(r133,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a104(r239,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a105(r238,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a106(r132,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a107(r126,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a108(r131,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a109(r130,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a110(r237,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a111(r129,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a112(r128,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a113(r127,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a114(r236,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a115(r125,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a116(r124,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a117(r235,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a118(r123,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a119(r122,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a120(r234,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a121(r233,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a122(r121,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a123(r120,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a124(r107,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a125(r119,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a126(r113,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a127(r118,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a128(r117,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a129(r232,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a130(r116,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a131(r115,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a132(r114,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a133(r231,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a134(r112,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a135(r111,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a136(r230,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a137(r110,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a138(r109,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a139(r108,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a140(r229,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a141(r106,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a142(r101,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a143(r105,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a144(r104,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a145(r228,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a146(r103,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a147(r102,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a148(r227,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a149(r100,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a150(r99,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a151(r226,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a152(r98,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a153(r97,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a154(r225,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a155(r224,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a156(r96,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a157(r90,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a158(r95,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a159(r94,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a160(r223,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a161(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a162(r92,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a163(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a164(r222,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a165(r89,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a166(r88,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a167(r221,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a168(r87,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a169(r86,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a170(r220,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a171(r219,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a172(r85,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a173(r84,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a174(r71,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a175(r83,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a176(r77,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a177(r82,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a178(r81,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a179(r218,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a180(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a181(r79,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a182(r78,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a183(r217,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a184(r76,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a185(r75,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a186(r216,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a187(r74,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a188(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a189(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a190(r215,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a191(r70,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a192(r65,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a193(r69,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a194(r68,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a195(r214,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a196(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a197(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a198(r213,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a199(r64,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a200(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a201(r212,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a202(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a203(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a204(r211,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a205(r210,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a206(r209,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a207(r208,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a208(r207,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a209(r206,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a210(r205,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a211(r204,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a212(r203,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a213(r202,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a214(r201,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12

   Insn 292(l0): point = 0
   Insn 289(l0): point = 2
   Insn 285(l0): point = 4
   Insn 282(l0): point = 6
   Insn 272(l0): point = 9
   Insn 271(l0): point = 11
   Insn 270(l0): point = 13
   Insn 269(l0): point = 15
   Insn 268(l0): point = 17
   Insn 267(l0): point = 19
   Insn 266(l0): point = 21
   Insn 265(l0): point = 23
   Insn 264(l0): point = 25
   Insn 263(l0): point = 27
   Insn 262(l0): point = 29
   Insn 261(l0): point = 31
   Insn 260(l0): point = 33
   Insn 259(l0): point = 35
   Insn 258(l0): point = 37
   Insn 257(l0): point = 39
   Insn 256(l0): point = 41
   Insn 255(l0): point = 43
   Insn 254(l0): point = 45
   Insn 253(l0): point = 47
   Insn 252(l0): point = 49
   Insn 251(l0): point = 51
   Insn 250(l0): point = 53
   Insn 249(l0): point = 55
   Insn 248(l0): point = 57
   Insn 247(l0): point = 59
   Insn 246(l0): point = 61
   Insn 245(l0): point = 63
   Insn 244(l0): point = 65
   Insn 243(l0): point = 67
   Insn 242(l0): point = 69
   Insn 241(l0): point = 71
   Insn 240(l0): point = 73
   Insn 239(l0): point = 75
   Insn 238(l0): point = 77
   Insn 237(l0): point = 79
   Insn 236(l0): point = 81
   Insn 235(l0): point = 83
   Insn 234(l0): point = 85
   Insn 233(l0): point = 87
   Insn 232(l0): point = 89
   Insn 231(l0): point = 91
   Insn 230(l0): point = 93
   Insn 229(l0): point = 95
   Insn 228(l0): point = 97
   Insn 227(l0): point = 99
   Insn 226(l0): point = 101
   Insn 225(l0): point = 103
   Insn 224(l0): point = 105
   Insn 223(l0): point = 107
   Insn 222(l0): point = 109
   Insn 221(l0): point = 111
   Insn 220(l0): point = 113
   Insn 219(l0): point = 115
   Insn 218(l0): point = 117
   Insn 217(l0): point = 119
   Insn 216(l0): point = 121
   Insn 215(l0): point = 123
   Insn 214(l0): point = 125
   Insn 213(l0): point = 127
   Insn 212(l0): point = 129
   Insn 211(l0): point = 131
   Insn 210(l0): point = 133
   Insn 209(l0): point = 135
   Insn 208(l0): point = 137
   Insn 207(l0): point = 139
   Insn 206(l0): point = 141
   Insn 205(l0): point = 143
   Insn 204(l0): point = 145
   Insn 203(l0): point = 147
   Insn 202(l0): point = 149
   Insn 201(l0): point = 151
   Insn 200(l0): point = 153
   Insn 199(l0): point = 155
   Insn 198(l0): point = 157
   Insn 197(l0): point = 159
   Insn 196(l0): point = 161
   Insn 195(l0): point = 163
   Insn 194(l0): point = 165
   Insn 193(l0): point = 167
   Insn 192(l0): point = 169
   Insn 191(l0): point = 171
   Insn 190(l0): point = 173
   Insn 189(l0): point = 175
   Insn 188(l0): point = 177
   Insn 187(l0): point = 179
   Insn 186(l0): point = 181
   Insn 185(l0): point = 183
   Insn 184(l0): point = 185
   Insn 183(l0): point = 187
   Insn 182(l0): point = 189
   Insn 181(l0): point = 191
   Insn 180(l0): point = 193
   Insn 179(l0): point = 195
   Insn 178(l0): point = 197
   Insn 177(l0): point = 199
   Insn 176(l0): point = 201
   Insn 175(l0): point = 203
   Insn 174(l0): point = 205
   Insn 173(l0): point = 207
   Insn 172(l0): point = 209
   Insn 171(l0): point = 211
   Insn 170(l0): point = 213
   Insn 169(l0): point = 215
   Insn 168(l0): point = 217
   Insn 167(l0): point = 219
   Insn 166(l0): point = 221
   Insn 165(l0): point = 223
   Insn 164(l0): point = 225
   Insn 163(l0): point = 227
   Insn 162(l0): point = 229
   Insn 161(l0): point = 231
   Insn 160(l0): point = 233
   Insn 159(l0): point = 235
   Insn 158(l0): point = 237
   Insn 157(l0): point = 239
   Insn 156(l0): point = 241
   Insn 155(l0): point = 243
   Insn 154(l0): point = 245
   Insn 153(l0): point = 247
   Insn 152(l0): point = 249
   Insn 151(l0): point = 251
   Insn 150(l0): point = 253
   Insn 149(l0): point = 255
   Insn 148(l0): point = 257
   Insn 147(l0): point = 259
   Insn 146(l0): point = 261
   Insn 145(l0): point = 263
   Insn 144(l0): point = 265
   Insn 143(l0): point = 267
   Insn 142(l0): point = 269
   Insn 141(l0): point = 271
   Insn 140(l0): point = 273
   Insn 139(l0): point = 275
   Insn 138(l0): point = 277
   Insn 137(l0): point = 279
   Insn 136(l0): point = 281
   Insn 135(l0): point = 283
   Insn 134(l0): point = 285
   Insn 133(l0): point = 287
   Insn 132(l0): point = 289
   Insn 131(l0): point = 291
   Insn 130(l0): point = 293
   Insn 129(l0): point = 295
   Insn 128(l0): point = 297
   Insn 127(l0): point = 299
   Insn 126(l0): point = 301
   Insn 125(l0): point = 303
   Insn 124(l0): point = 305
   Insn 123(l0): point = 307
   Insn 122(l0): point = 309
   Insn 121(l0): point = 311
   Insn 120(l0): point = 313
   Insn 119(l0): point = 315
   Insn 118(l0): point = 317
   Insn 117(l0): point = 319
   Insn 116(l0): point = 321
   Insn 115(l0): point = 323
   Insn 114(l0): point = 325
   Insn 113(l0): point = 327
   Insn 112(l0): point = 329
   Insn 111(l0): point = 331
   Insn 110(l0): point = 333
   Insn 109(l0): point = 335
   Insn 108(l0): point = 337
   Insn 107(l0): point = 339
   Insn 106(l0): point = 341
   Insn 105(l0): point = 343
   Insn 104(l0): point = 345
   Insn 103(l0): point = 347
   Insn 102(l0): point = 349
   Insn 101(l0): point = 351
   Insn 100(l0): point = 353
   Insn 99(l0): point = 355
   Insn 98(l0): point = 357
   Insn 97(l0): point = 359
   Insn 96(l0): point = 361
   Insn 95(l0): point = 363
   Insn 94(l0): point = 365
   Insn 93(l0): point = 367
   Insn 92(l0): point = 369
   Insn 91(l0): point = 371
   Insn 90(l0): point = 373
   Insn 89(l0): point = 375
   Insn 88(l0): point = 377
   Insn 87(l0): point = 379
   Insn 86(l0): point = 381
   Insn 85(l0): point = 383
   Insn 84(l0): point = 385
   Insn 83(l0): point = 387
   Insn 82(l0): point = 389
   Insn 81(l0): point = 391
   Insn 80(l0): point = 393
   Insn 79(l0): point = 395
   Insn 78(l0): point = 397
   Insn 77(l0): point = 399
   Insn 76(l0): point = 401
   Insn 75(l0): point = 403
   Insn 74(l0): point = 405
   Insn 73(l0): point = 407
   Insn 72(l0): point = 409
   Insn 71(l0): point = 411
   Insn 70(l0): point = 413
   Insn 69(l0): point = 415
   Insn 68(l0): point = 417
   Insn 67(l0): point = 419
   Insn 66(l0): point = 421
   Insn 65(l0): point = 423
   Insn 64(l0): point = 425
   Insn 63(l0): point = 427
   Insn 62(l0): point = 429
   Insn 61(l0): point = 431
   Insn 60(l0): point = 433
   Insn 59(l0): point = 435
   Insn 58(l0): point = 437
   Insn 57(l0): point = 439
   Insn 56(l0): point = 441
   Insn 55(l0): point = 443
   Insn 54(l0): point = 445
   Insn 53(l0): point = 447
   Insn 52(l0): point = 449
   Insn 51(l0): point = 451
   Insn 50(l0): point = 453
   Insn 49(l0): point = 455
   Insn 48(l0): point = 457
   Insn 47(l0): point = 459
   Insn 46(l0): point = 461
   Insn 45(l0): point = 463
   Insn 44(l0): point = 465
   Insn 43(l0): point = 467
   Insn 42(l0): point = 469
   Insn 41(l0): point = 471
   Insn 40(l0): point = 473
   Insn 39(l0): point = 475
   Insn 38(l0): point = 477
   Insn 37(l0): point = 479
   Insn 36(l0): point = 481
   Insn 35(l0): point = 483
   Insn 280(l0): point = 486
   Insn 279(l0): point = 488
   Insn 277(l0): point = 490
   Insn 276(l0): point = 492
   Insn 275(l0): point = 494
   Insn 295(l0): point = 497
   Insn 31(l0): point = 499
   Insn 30(l0): point = 501
   Insn 29(l0): point = 503
   Insn 28(l0): point = 505
   Insn 27(l0): point = 507
   Insn 26(l0): point = 509
   Insn 25(l0): point = 511
   Insn 24(l0): point = 513
   Insn 23(l0): point = 515
   Insn 22(l0): point = 517
   Insn 21(l0): point = 519
   Insn 20(l0): point = 521
   Insn 19(l0): point = 523
   Insn 18(l0): point = 525
   Insn 17(l0): point = 527
   Insn 16(l0): point = 529
   Insn 15(l0): point = 531
   Insn 14(l0): point = 533
   Insn 13(l0): point = 535
   Insn 12(l0): point = 537
   Insn 11(l0): point = 539
   Insn 10(l0): point = 541
   Insn 6(l0): point = 543
   Insn 5(l0): point = 545
   Insn 4(l0): point = 547
   Insn 3(l0): point = 549
   Insn 2(l0): point = 551
 a0(r200): [3..4]
 a1(r199): [5..6]
 a2(r60): [489..490]
 a3(r59): [491..492]
 a4(r273): [493..494]
 a5(r194): [12..27]
 a6(r198): [12..13]
 a7(r197): [14..15]
 a8(r195): [14..25]
 a9(r196): [16..17]
 a10(r272): [22..23]
 a11(r271): [28..29]
 a12(r193): [28..31]
 a13(r192): [32..33]
 a14(r191): [34..35]
 a15(r270): [36..37]
 a16(r186): [40..55]
 a17(r190): [40..41]
 a18(r189): [42..43]
 a19(r187): [42..53]
 a20(r188): [44..45]
 a21(r269): [50..51]
 a22(r268): [56..57]
 a23(r185): [56..59]
 a24(r184): [60..61]
 a25(r267): [62..63]
 a26(r265): [66..67]
 a27(r266): [68..69]
 a28(r263): [72..73]
 a29(r264): [74..75]
 a30(r179): [78..93]
 a31(r183): [78..79]
 a32(r182): [80..81]
 a33(r180): [80..91]
 a34(r181): [82..83]
 a35(r262): [88..89]
 a36(r261): [94..95]
 a37(r178): [94..97]
 a38(r177): [98..99]
 a39(r176): [100..101]
 a40(r260): [102..103]
 a41(r171): [106..121]
 a42(r175): [106..107]
 a43(r174): [108..109]
 a44(r172): [108..119]
 a45(r173): [110..111]
 a46(r259): [116..117]
 a47(r258): [122..123]
 a48(r170): [122..125]
 a49(r169): [126..127]
 a50(r257): [128..129]
 a51(r255): [132..133]
 a52(r256): [134..135]
 a53(r253): [138..139]
 a54(r254): [140..141]
 a55(r252): [144..145]
 a56(r168): [150..153]
 a57(r162): [152..169]
 a58(r167): [154..155]
 a59(r166): [156..157]
 a60(r251): [158..159]
 a61(r165): [158..161]
 a62(r164): [162..163]
 a63(r163): [164..165]
 a64(r250): [166..167]
 a65(r161): [170..171]
 a66(r160): [172..173]
 a67(r249): [174..175]
 a68(r159): [174..177]
 a69(r158): [178..179]
 a70(r248): [180..181]
 a71(r247): [184..185]
 a72(r157): [190..191]
 a73(r156): [192..193]
 a74(r143): [192..227]
 a75(r155): [194..195]
 a76(r149): [194..211]
 a77(r154): [196..197]
 a78(r153): [198..199]
 a79(r246): [200..201]
 a80(r152): [200..203]
 a81(r151): [204..205]
 a82(r150): [206..207]
 a83(r245): [208..209]
 a84(r148): [212..213]
 a85(r147): [214..215]
 a86(r244): [216..217]
 a87(r146): [216..219]
 a88(r145): [220..221]
 a89(r144): [222..223]
 a90(r243): [224..225]
 a91(r142): [228..229]
 a92(r137): [228..243]
 a93(r141): [230..231]
 a94(r140): [232..233]
 a95(r242): [234..235]
 a96(r139): [234..237]
 a97(r138): [238..239]
 a98(r241): [240..241]
 a99(r136): [244..245]
 a100(r135): [246..247]
 a101(r240): [248..249]
 a102(r134): [248..251]
 a103(r133): [252..253]
 a104(r239): [254..255]
 a105(r238): [258..259]
 a106(r132): [264..267]
 a107(r126): [266..283]
 a108(r131): [268..269]
 a109(r130): [270..271]
 a110(r237): [272..273]
 a111(r129): [272..275]
 a112(r128): [276..277]
 a113(r127): [278..279]
 a114(r236): [280..281]
 a115(r125): [284..285]
 a116(r124): [286..287]
 a117(r235): [288..289]
 a118(r123): [288..291]
 a119(r122): [292..293]
 a120(r234): [294..295]
 a121(r233): [298..299]
 a122(r121): [304..305]
 a123(r120): [306..307]
 a124(r107): [306..341]
 a125(r119): [308..309]
 a126(r113): [308..325]
 a127(r118): [310..311]
 a128(r117): [312..313]
 a129(r232): [314..315]
 a130(r116): [314..317]
 a131(r115): [318..319]
 a132(r114): [320..321]
 a133(r231): [322..323]
 a134(r112): [326..327]
 a135(r111): [328..329]
 a136(r230): [330..331]
 a137(r110): [330..333]
 a138(r109): [334..335]
 a139(r108): [336..337]
 a140(r229): [338..339]
 a141(r106): [342..343]
 a142(r101): [342..357]
 a143(r105): [344..345]
 a144(r104): [346..347]
 a145(r228): [348..349]
 a146(r103): [348..351]
 a147(r102): [352..353]
 a148(r227): [354..355]
 a149(r100): [358..359]
 a150(r99): [360..361]
 a151(r226): [362..363]
 a152(r98): [362..365]
 a153(r97): [366..367]
 a154(r225): [368..369]
 a155(r224): [372..373]
 a156(r96): [378..381]
 a157(r90): [380..397]
 a158(r95): [382..383]
 a159(r94): [384..385]
 a160(r223): [386..387]
 a161(r93): [386..389]
 a162(r92): [390..391]
 a163(r91): [392..393]
 a164(r222): [394..395]
 a165(r89): [398..399]
 a166(r88): [400..401]
 a167(r221): [402..403]
 a168(r87): [402..405]
 a169(r86): [406..407]
 a170(r220): [408..409]
 a171(r219): [412..413]
 a172(r85): [418..419]
 a173(r84): [420..421]
 a174(r71): [420..455]
 a175(r83): [422..423]
 a176(r77): [422..439]
 a177(r82): [424..425]
 a178(r81): [426..427]
 a179(r218): [428..429]
 a180(r80): [428..431]
 a181(r79): [432..433]
 a182(r78): [434..435]
 a183(r217): [436..437]
 a184(r76): [440..441]
 a185(r75): [442..443]
 a186(r216): [444..445]
 a187(r74): [444..447]
 a188(r73): [448..449]
 a189(r72): [450..451]
 a190(r215): [452..453]
 a191(r70): [456..457]
 a192(r65): [456..471]
 a193(r69): [458..459]
 a194(r68): [460..461]
 a195(r214): [462..463]
 a196(r67): [462..465]
 a197(r66): [466..467]
 a198(r213): [468..469]
 a199(r64): [472..473]
 a200(r63): [474..475]
 a201(r212): [476..477]
 a202(r62): [476..479]
 a203(r61): [480..481]
 a204(r211): [482..483]
 a205(r210): [502..503]
 a206(r209): [506..507]
 a207(r208): [510..511]
 a208(r207): [514..515]
 a209(r206): [518..519]
 a210(r205): [522..523]
 a211(r204): [526..527]
 a212(r203): [530..531]
 a213(r202): [534..535]
 a214(r201): [538..539]
Compressing live ranges: from 554 to 346 - 62%
Ranges after the compression:
 a0(r200): [0..1]
 a1(r199): [2..3]
 a2(r60): [320..321]
 a3(r59): [322..323]
 a4(r273): [324..325]
 a5(r194): [4..11]
 a6(r198): [4..5]
 a7(r197): [6..7]
 a8(r195): [6..11]
 a9(r196): [8..9]
 a10(r272): [10..11]
 a11(r271): [12..13]
 a12(r193): [12..13]
 a13(r192): [14..15]
 a14(r191): [16..17]
 a15(r270): [18..19]
 a16(r186): [20..27]
 a17(r190): [20..21]
 a18(r189): [22..23]
 a19(r187): [22..27]
 a20(r188): [24..25]
 a21(r269): [26..27]
 a22(r268): [28..29]
 a23(r185): [28..29]
 a24(r184): [30..31]
 a25(r267): [32..33]
 a26(r265): [34..35]
 a27(r266): [36..37]
 a28(r263): [38..39]
 a29(r264): [40..41]
 a30(r179): [42..49]
 a31(r183): [42..43]
 a32(r182): [44..45]
 a33(r180): [44..49]
 a34(r181): [46..47]
 a35(r262): [48..49]
 a36(r261): [50..51]
 a37(r178): [50..51]
 a38(r177): [52..53]
 a39(r176): [54..55]
 a40(r260): [56..57]
 a41(r171): [58..65]
 a42(r175): [58..59]
 a43(r174): [60..61]
 a44(r172): [60..65]
 a45(r173): [62..63]
 a46(r259): [64..65]
 a47(r258): [66..67]
 a48(r170): [66..67]
 a49(r169): [68..69]
 a50(r257): [70..71]
 a51(r255): [72..73]
 a52(r256): [74..75]
 a53(r253): [76..77]
 a54(r254): [78..79]
 a55(r252): [80..81]
 a56(r168): [82..83]
 a57(r162): [82..95]
 a58(r167): [84..85]
 a59(r166): [86..87]
 a60(r251): [88..89]
 a61(r165): [88..89]
 a62(r164): [90..91]
 a63(r163): [92..93]
 a64(r250): [94..95]
 a65(r161): [96..97]
 a66(r160): [98..99]
 a67(r249): [100..101]
 a68(r159): [100..101]
 a69(r158): [102..103]
 a70(r248): [104..105]
 a71(r247): [106..107]
 a72(r157): [108..109]
 a73(r156): [110..111]
 a74(r143): [110..137]
 a75(r155): [112..113]
 a76(r149): [112..125]
 a77(r154): [114..115]
 a78(r153): [116..117]
 a79(r246): [118..119]
 a80(r152): [118..119]
 a81(r151): [120..121]
 a82(r150): [122..123]
 a83(r245): [124..125]
 a84(r148): [126..127]
 a85(r147): [128..129]
 a86(r244): [130..131]
 a87(r146): [130..131]
 a88(r145): [132..133]
 a89(r144): [134..135]
 a90(r243): [136..137]
 a91(r142): [138..139]
 a92(r137): [138..149]
 a93(r141): [140..141]
 a94(r140): [142..143]
 a95(r242): [144..145]
 a96(r139): [144..145]
 a97(r138): [146..147]
 a98(r241): [148..149]
 a99(r136): [150..151]
 a100(r135): [152..153]
 a101(r240): [154..155]
 a102(r134): [154..155]
 a103(r133): [156..157]
 a104(r239): [158..159]
 a105(r238): [160..161]
 a106(r132): [162..163]
 a107(r126): [162..175]
 a108(r131): [164..165]
 a109(r130): [166..167]
 a110(r237): [168..169]
 a111(r129): [168..169]
 a112(r128): [170..171]
 a113(r127): [172..173]
 a114(r236): [174..175]
 a115(r125): [176..177]
 a116(r124): [178..179]
 a117(r235): [180..181]
 a118(r123): [180..181]
 a119(r122): [182..183]
 a120(r234): [184..185]
 a121(r233): [186..187]
 a122(r121): [188..189]
 a123(r120): [190..191]
 a124(r107): [190..217]
 a125(r119): [192..193]
 a126(r113): [192..205]
 a127(r118): [194..195]
 a128(r117): [196..197]
 a129(r232): [198..199]
 a130(r116): [198..199]
 a131(r115): [200..201]
 a132(r114): [202..203]
 a133(r231): [204..205]
 a134(r112): [206..207]
 a135(r111): [208..209]
 a136(r230): [210..211]
 a137(r110): [210..211]
 a138(r109): [212..213]
 a139(r108): [214..215]
 a140(r229): [216..217]
 a141(r106): [218..219]
 a142(r101): [218..229]
 a143(r105): [220..221]
 a144(r104): [222..223]
 a145(r228): [224..225]
 a146(r103): [224..225]
 a147(r102): [226..227]
 a148(r227): [228..229]
 a149(r100): [230..231]
 a150(r99): [232..233]
 a151(r226): [234..235]
 a152(r98): [234..235]
 a153(r97): [236..237]
 a154(r225): [238..239]
 a155(r224): [240..241]
 a156(r96): [242..243]
 a157(r90): [242..255]
 a158(r95): [244..245]
 a159(r94): [246..247]
 a160(r223): [248..249]
 a161(r93): [248..249]
 a162(r92): [250..251]
 a163(r91): [252..253]
 a164(r222): [254..255]
 a165(r89): [256..257]
 a166(r88): [258..259]
 a167(r221): [260..261]
 a168(r87): [260..261]
 a169(r86): [262..263]
 a170(r220): [264..265]
 a171(r219): [266..267]
 a172(r85): [268..269]
 a173(r84): [270..271]
 a174(r71): [270..297]
 a175(r83): [272..273]
 a176(r77): [272..285]
 a177(r82): [274..275]
 a178(r81): [276..277]
 a179(r218): [278..279]
 a180(r80): [278..279]
 a181(r79): [280..281]
 a182(r78): [282..283]
 a183(r217): [284..285]
 a184(r76): [286..287]
 a185(r75): [288..289]
 a186(r216): [290..291]
 a187(r74): [290..291]
 a188(r73): [292..293]
 a189(r72): [294..295]
 a190(r215): [296..297]
 a191(r70): [298..299]
 a192(r65): [298..309]
 a193(r69): [300..301]
 a194(r68): [302..303]
 a195(r214): [304..305]
 a196(r67): [304..305]
 a197(r66): [306..307]
 a198(r213): [308..309]
 a199(r64): [310..311]
 a200(r63): [312..313]
 a201(r212): [314..315]
 a202(r62): [314..315]
 a203(r61): [316..317]
 a204(r211): [318..319]
 a205(r210): [326..327]
 a206(r209): [328..329]
 a207(r208): [330..331]
 a208(r207): [332..333]
 a209(r206): [334..335]
 a210(r205): [336..337]
 a211(r204): [338..339]
 a212(r203): [340..341]
 a213(r202): [342..343]
 a214(r201): [344..345]
  regions=1, blocks=6, points=346
    allocnos=215 (big 0), copies=0, conflicts=0, ranges=215
Disposition:
    3:r59  l0     0    2:r60  l0     0  203:r61  l0     0  202:r62  l0     1
  200:r63  l0     0  199:r64  l0    21  192:r65  l0    22  197:r66  l0     0
  196:r67  l0     1  194:r68  l0     0  193:r69  l0    21  191:r70  l0    21
  174:r71  l0    22  189:r72  l0     0  188:r73  l0     0  187:r74  l0     1
  185:r75  l0     0  184:r76  l0    21  176:r77  l0    23  182:r78  l0     0
  181:r79  l0     0  180:r80  l0     1  178:r81  l0     0  177:r82  l0    21
  175:r83  l0    21  173:r84  l0    21  172:r85  l0    21  169:r86  l0     0
  168:r87  l0     1  166:r88  l0     0  165:r89  l0    21  157:r90  l0    22
  163:r91  l0     0  162:r92  l0     0  161:r93  l0     1  159:r94  l0     0
  158:r95  l0    21  156:r96  l0    21  153:r97  l0     0  152:r98  l0     1
  150:r99  l0     0  149:r100 l0    21  142:r101 l0    22  147:r102 l0     0
  146:r103 l0     1  144:r104 l0     0  143:r105 l0    21  141:r106 l0    21
  124:r107 l0    22  139:r108 l0     0  138:r109 l0     0  137:r110 l0     1
  135:r111 l0     0  134:r112 l0    21  126:r113 l0    23  132:r114 l0     0
  131:r115 l0     0  130:r116 l0     1  128:r117 l0     0  127:r118 l0    21
  125:r119 l0    21  123:r120 l0    21  122:r121 l0    21  119:r122 l0     0
  118:r123 l0     1  116:r124 l0     0  115:r125 l0    21  107:r126 l0    22
  113:r127 l0     0  112:r128 l0     0  111:r129 l0     1  109:r130 l0     0
  108:r131 l0    21  106:r132 l0    21  103:r133 l0     0  102:r134 l0     1
  100:r135 l0     0   99:r136 l0    21   92:r137 l0    22   97:r138 l0     0
   96:r139 l0     1   94:r140 l0     0   93:r141 l0    21   91:r142 l0    21
   74:r143 l0    22   89:r144 l0     0   88:r145 l0     0   87:r146 l0     1
   85:r147 l0     0   84:r148 l0    21   76:r149 l0    23   82:r150 l0     0
   81:r151 l0     0   80:r152 l0     1   78:r153 l0     0   77:r154 l0    21
   75:r155 l0    21   73:r156 l0    21   72:r157 l0    21   69:r158 l0     0
   68:r159 l0     1   66:r160 l0     0   65:r161 l0    21   57:r162 l0    22
   63:r163 l0     0   62:r164 l0     0   61:r165 l0     1   59:r166 l0     0
   58:r167 l0    21   56:r168 l0    21   49:r169 l0     0   48:r170 l0     1
   41:r171 l0     3   44:r172 l0   mem   45:r173 l0    21   43:r174 l0    21
   42:r175 l0    21   39:r176 l0     0   38:r177 l0     0   37:r178 l0     1
   30:r179 l0     3   33:r180 l0   mem   34:r181 l0    21   32:r182 l0    21
   31:r183 l0    21   24:r184 l0     0   23:r185 l0     1   16:r186 l0     3
   19:r187 l0   mem   20:r188 l0    21   18:r189 l0    21   17:r190 l0    21
   14:r191 l0     0   13:r192 l0     0   12:r193 l0     1    5:r194 l0     3
    8:r195 l0   mem    9:r196 l0    21    7:r197 l0    21    6:r198 l0    21
    1:r199 l0     0    0:r200 l0     0  214:r201 l0     0  213:r202 l0     0
  212:r203 l0     0  211:r204 l0     0  210:r205 l0     0  209:r206 l0     0
  208:r207 l0     0  207:r208 l0     0  206:r209 l0     0  205:r210 l0     0
  204:r211 l0     0  201:r212 l0     0  198:r213 l0     0  195:r214 l0     0
  190:r215 l0     0  186:r216 l0     0  183:r217 l0     0  179:r218 l0     0
  171:r219 l0     0  170:r220 l0     0  167:r221 l0     0  164:r222 l0     0
  160:r223 l0     0  155:r224 l0     0  154:r225 l0     0  151:r226 l0     0
  148:r227 l0     0  145:r228 l0     0  140:r229 l0     0  136:r230 l0     0
  133:r231 l0     0  129:r232 l0     0  121:r233 l0     0  120:r234 l0     0
  117:r235 l0     0  114:r236 l0     0  110:r237 l0     0  105:r238 l0     0
  104:r239 l0     0  101:r240 l0     0   98:r241 l0     0   95:r242 l0     0
   90:r243 l0     0   86:r244 l0     0   83:r245 l0     0   79:r246 l0     0
   71:r247 l0     0   70:r248 l0     0   67:r249 l0     0   64:r250 l0     0
   60:r251 l0     0   55:r252 l0     0   53:r253 l0    21   54:r254 l0    21
   51:r255 l0    21   52:r256 l0    21   50:r257 l0     0   47:r258 l0     0
   46:r259 l0     0   40:r260 l0     0   36:r261 l0     0   35:r262 l0     0
   28:r263 l0    21   29:r264 l0    21   26:r265 l0    21   27:r266 l0    21
   25:r267 l0     0   22:r268 l0     0   21:r269 l0     0   15:r270 l0     0
   11:r271 l0     0   10:r272 l0     0    4:r273 l0     0
+++Costs: overall 39, reg -21, mem 60, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


int quality(float*, float*, float*, Procpar_info*, Preprocess*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8]
;;  ref usage 	r0={12d,2u} r1={11d,1u} r2={11d,1u} r4={11d,1u} r5={11d,1u} r6={1d,5u} r7={1d,15u} r8={10d} r9={10d} r10={10d} r11={10d} r12={10d} r13={10d} r14={10d} r15={10d} r16={1d,4u} r17={68d,1u} r18={10d} r19={10d} r20={1d,96u,22e} r21={21d,20u} r22={14d,3u} r23={11d} r24={11d} r25={11d} r26={11d} r27={11d} r28={11d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={11d,1u} r38={11d} r39={10d} r40={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u,1e} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u,1e} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u,1e} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u,1e} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u,1e} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u,1e} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u,1e} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u,1e} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u,1e} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u,1e} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u,1e} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u,1e} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u,1e} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u,1e} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u,1e} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u,1e} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u,1e} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u,1e} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u,1e} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u,1e} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} 
;;    total ref usage 1156{746d,366u,44e} in 275{265 regular + 10 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 201 202 203 204 205 206 207 208 209 210
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
        (reg:DI 5 di [ sup_data ])) sim2fitman_preproc.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ sup_data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
        (reg:DI 4 si [ unsup_data ])) sim2fitman_preproc.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ unsup_data ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])
        (reg:DI 1 dx [ scratch ])) sim2fitman_preproc.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ scratch ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 procpar_info+0 S8 A64])
        (reg:DI 2 cx [ procpar_info ])) sim2fitman_preproc.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ procpar_info ])
        (nil)))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 preprocess+0 S8 A64])
        (reg:DI 37 r8 [ preprocess ])) sim2fitman_preproc.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [ preprocess ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:389 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DF 201)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 mag_sup+0 S8 A64])
        (reg:DF 201)) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 201)
        (nil)))
(insn 13 12 14 2 (set (reg:DF 202)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 mag_unsup+0 S8 A64])
        (reg:DF 202)) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 202)
        (nil)))
(insn 15 14 16 2 (set (reg:DF 203)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 div_sup_mag+0 S8 A64])
        (reg:DF 203)) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 203)
        (nil)))
(insn 17 16 18 2 (set (reg:DF 204)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 div_unsup_mag+0 S8 A64])
        (reg:DF 204)) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 204)
        (nil)))
(insn 19 18 20 2 (set (reg:DF 205)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (nil))
(insn 20 19 21 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 phase_sup+0 S8 A64])
        (reg:DF 205)) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 205)
        (nil)))
(insn 21 20 22 2 (set (reg:DF 206)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 phase_unsup+0 S8 A64])
        (reg:DF 206)) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 206)
        (nil)))
(insn 23 22 24 2 (set (reg:DF 207)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (nil))
(insn 24 23 25 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 div_sup_phase+0 S8 A64])
        (reg:DF 207)) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 207)
        (nil)))
(insn 25 24 26 2 (set (reg:DF 208)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (nil))
(insn 26 25 27 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 div_unsup_phase+0 S8 A64])
        (reg:DF 208)) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 208)
        (nil)))
(insn 27 26 28 2 (set (reg:DF 209)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:392 133 {*movdf_internal_rex64}
     (nil))
(insn 28 27 29 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 phase_scratch+0 S8 A64])
        (reg:DF 209)) sim2fitman_preproc.cpp:392 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 209)
        (nil)))
(insn 29 28 30 2 (set (reg:DF 210)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:392 133 {*movdf_internal_rex64}
     (nil))
(insn 30 29 31 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 mag_scratch+0 S8 A64])
        (reg:DF 210)) sim2fitman_preproc.cpp:392 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 210)
        (nil)))
(insn 31 30 295 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:394 89 {*movsi_internal}
     (nil))
(jump_insn 295 31 296 2 (set (pc)
        (label_ref 273)) sim2fitman_preproc.cpp:394 650 {jump}
     (nil)
 -> 273)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 296 295 278)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272
(code_label 278 296 34 3 78 "" [1 uses])
(note 34 278 35 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 3 (set (reg:SI 211)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:396 89 {*movsi_internal}
     (nil))
(insn 36 35 37 3 (set (reg:DI 61 [ D.6904 ])
        (sign_extend:DI (reg:SI 211))) sim2fitman_preproc.cpp:396 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(insn 37 36 38 3 (parallel [
            (set (reg:DI 62 [ D.6904 ])
                (ashift:DI (reg:DI 61 [ D.6904 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:396 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 61 [ D.6904 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 38 37 39 3 (set (reg/f:DI 212)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:396 87 {*movdi_internal_rex64}
     (nil))
(insn 39 38 40 3 (parallel [
            (set (reg/f:DI 63 [ D.6905 ])
                (plus:DI (reg:DI 62 [ D.6904 ])
                    (reg/f:DI 212)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:396 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 212)
        (expr_list:REG_DEAD (reg:DI 62 [ D.6904 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                        (reg:DI 62 [ D.6904 ]))
                    (nil))))))
(insn 40 39 41 3 (set (reg:SF 64 [ D.6906 ])
        (mem:SF (reg/f:DI 63 [ D.6905 ]) [0 *_20+0 S4 A32])) sim2fitman_preproc.cpp:396 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 63 [ D.6905 ])
        (nil)))
(insn 41 40 42 3 (set (reg:DF 65 [ D.6907 ])
        (float_extend:DF (reg:SF 64 [ D.6906 ]))) sim2fitman_preproc.cpp:396 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 64 [ D.6906 ])
        (nil)))
(insn 42 41 43 3 (set (reg:SI 213)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:396 89 {*movsi_internal}
     (nil))
(insn 43 42 44 3 (set (reg:DI 66 [ D.6904 ])
        (sign_extend:DI (reg:SI 213))) sim2fitman_preproc.cpp:396 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(insn 44 43 45 3 (parallel [
            (set (reg:DI 67 [ D.6904 ])
                (ashift:DI (reg:DI 66 [ D.6904 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:396 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 66 [ D.6904 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 45 44 46 3 (set (reg/f:DI 214)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:396 87 {*movdi_internal_rex64}
     (nil))
(insn 46 45 47 3 (parallel [
            (set (reg/f:DI 68 [ D.6905 ])
                (plus:DI (reg:DI 67 [ D.6904 ])
                    (reg/f:DI 214)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:396 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 214)
        (expr_list:REG_DEAD (reg:DI 67 [ D.6904 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                        (reg:DI 67 [ D.6904 ]))
                    (nil))))))
(insn 47 46 48 3 (set (reg:SF 69 [ D.6906 ])
        (mem:SF (reg/f:DI 68 [ D.6905 ]) [0 *_25+0 S4 A32])) sim2fitman_preproc.cpp:396 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 68 [ D.6905 ])
        (nil)))
(insn 48 47 49 3 (set (reg:DF 70 [ D.6907 ])
        (float_extend:DF (reg:SF 69 [ D.6906 ]))) sim2fitman_preproc.cpp:396 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 69 [ D.6906 ])
        (nil)))
(insn 49 48 50 3 (set (reg:DF 71 [ D.6907 ])
        (mult:DF (reg:DF 65 [ D.6907 ])
            (reg:DF 70 [ D.6907 ]))) sim2fitman_preproc.cpp:396 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 70 [ D.6907 ])
        (expr_list:REG_DEAD (reg:DF 65 [ D.6907 ])
            (nil))))
(insn 50 49 51 3 (set (reg:SI 215)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:397 89 {*movsi_internal}
     (nil))
(insn 51 50 52 3 (set (reg:DI 72 [ D.6908 ])
        (sign_extend:DI (reg:SI 215))) sim2fitman_preproc.cpp:397 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(insn 52 51 53 3 (parallel [
            (set (reg:DI 73 [ D.6908 ])
                (plus:DI (reg:DI 72 [ D.6908 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:397 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 72 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 53 52 54 3 (parallel [
            (set (reg:DI 74 [ D.6908 ])
                (ashift:DI (reg:DI 73 [ D.6908 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:397 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 73 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 54 53 55 3 (set (reg/f:DI 216)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:397 87 {*movdi_internal_rex64}
     (nil))
(insn 55 54 56 3 (parallel [
            (set (reg/f:DI 75 [ D.6905 ])
                (plus:DI (reg:DI 74 [ D.6908 ])
                    (reg/f:DI 216)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:397 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 216)
        (expr_list:REG_DEAD (reg:DI 74 [ D.6908 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                        (reg:DI 74 [ D.6908 ]))
                    (nil))))))
(insn 56 55 57 3 (set (reg:SF 76 [ D.6906 ])
        (mem:SF (reg/f:DI 75 [ D.6905 ]) [0 *_32+0 S4 A32])) sim2fitman_preproc.cpp:397 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 75 [ D.6905 ])
        (nil)))
(insn 57 56 58 3 (set (reg:DF 77 [ D.6907 ])
        (float_extend:DF (reg:SF 76 [ D.6906 ]))) sim2fitman_preproc.cpp:397 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 76 [ D.6906 ])
        (nil)))
(insn 58 57 59 3 (set (reg:SI 217)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:397 89 {*movsi_internal}
     (nil))
(insn 59 58 60 3 (set (reg:DI 78 [ D.6908 ])
        (sign_extend:DI (reg:SI 217))) sim2fitman_preproc.cpp:397 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(insn 60 59 61 3 (parallel [
            (set (reg:DI 79 [ D.6908 ])
                (plus:DI (reg:DI 78 [ D.6908 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:397 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 78 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 61 60 62 3 (parallel [
            (set (reg:DI 80 [ D.6908 ])
                (ashift:DI (reg:DI 79 [ D.6908 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:397 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 79 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 62 61 63 3 (set (reg/f:DI 218)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:397 87 {*movdi_internal_rex64}
     (nil))
(insn 63 62 64 3 (parallel [
            (set (reg/f:DI 81 [ D.6905 ])
                (plus:DI (reg:DI 80 [ D.6908 ])
                    (reg/f:DI 218)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:397 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 218)
        (expr_list:REG_DEAD (reg:DI 80 [ D.6908 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                        (reg:DI 80 [ D.6908 ]))
                    (nil))))))
(insn 64 63 65 3 (set (reg:SF 82 [ D.6906 ])
        (mem:SF (reg/f:DI 81 [ D.6905 ]) [0 *_38+0 S4 A32])) sim2fitman_preproc.cpp:397 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 81 [ D.6905 ])
        (nil)))
(insn 65 64 66 3 (set (reg:DF 83 [ D.6907 ])
        (float_extend:DF (reg:SF 82 [ D.6906 ]))) sim2fitman_preproc.cpp:397 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 82 [ D.6906 ])
        (nil)))
(insn 66 65 67 3 (set (reg:DF 84 [ D.6907 ])
        (mult:DF (reg:DF 77 [ D.6907 ])
            (reg:DF 83 [ D.6907 ]))) sim2fitman_preproc.cpp:397 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 83 [ D.6907 ])
        (expr_list:REG_DEAD (reg:DF 77 [ D.6907 ])
            (nil))))
(insn 67 66 68 3 (set (reg:DF 85 [ D.6907 ])
        (plus:DF (reg:DF 71 [ D.6907 ])
            (reg:DF 84 [ D.6907 ]))) sim2fitman_preproc.cpp:397 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 84 [ D.6907 ])
        (expr_list:REG_DEAD (reg:DF 71 [ D.6907 ])
            (nil))))
(insn 68 67 69 3 (set (reg:DF 21 xmm0)
        (reg:DF 85 [ D.6907 ])) sim2fitman_preproc.cpp:397 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 85 [ D.6907 ])
        (nil)))
(call_insn 69 68 70 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:397 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 70 69 71 3 (set (reg:DF 219)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:397 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 71 70 72 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 mag_sup+0 S8 A64])
        (reg:DF 219)) sim2fitman_preproc.cpp:397 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 219)
        (nil)))
(insn 72 71 73 3 (set (reg:SI 220)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:399 89 {*movsi_internal}
     (nil))
(insn 73 72 74 3 (set (reg:DI 86 [ D.6904 ])
        (sign_extend:DI (reg:SI 220))) sim2fitman_preproc.cpp:399 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 220)
        (nil)))
(insn 74 73 75 3 (parallel [
            (set (reg:DI 87 [ D.6904 ])
                (ashift:DI (reg:DI 86 [ D.6904 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:399 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 86 [ D.6904 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 75 74 76 3 (set (reg/f:DI 221)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:399 87 {*movdi_internal_rex64}
     (nil))
(insn 76 75 77 3 (parallel [
            (set (reg/f:DI 88 [ D.6905 ])
                (plus:DI (reg:DI 87 [ D.6904 ])
                    (reg/f:DI 221)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:399 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 221)
        (expr_list:REG_DEAD (reg:DI 87 [ D.6904 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                        (reg:DI 87 [ D.6904 ]))
                    (nil))))))
(insn 77 76 78 3 (set (reg:SF 89 [ D.6906 ])
        (mem:SF (reg/f:DI 88 [ D.6905 ]) [0 *_46+0 S4 A32])) sim2fitman_preproc.cpp:399 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 88 [ D.6905 ])
        (nil)))
(insn 78 77 79 3 (set (reg:DF 90 [ D.6907 ])
        (float_extend:DF (reg:SF 89 [ D.6906 ]))) sim2fitman_preproc.cpp:399 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 89 [ D.6906 ])
        (nil)))
(insn 79 78 80 3 (set (reg:SI 222)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:399 89 {*movsi_internal}
     (nil))
(insn 80 79 81 3 (set (reg:DI 91 [ D.6908 ])
        (sign_extend:DI (reg:SI 222))) sim2fitman_preproc.cpp:399 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 222)
        (nil)))
(insn 81 80 82 3 (parallel [
            (set (reg:DI 92 [ D.6908 ])
                (plus:DI (reg:DI 91 [ D.6908 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:399 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 91 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 82 81 83 3 (parallel [
            (set (reg:DI 93 [ D.6908 ])
                (ashift:DI (reg:DI 92 [ D.6908 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:399 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 92 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 83 82 84 3 (set (reg/f:DI 223)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:399 87 {*movdi_internal_rex64}
     (nil))
(insn 84 83 85 3 (parallel [
            (set (reg/f:DI 94 [ D.6905 ])
                (plus:DI (reg:DI 93 [ D.6908 ])
                    (reg/f:DI 223)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:399 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 223)
        (expr_list:REG_DEAD (reg:DI 93 [ D.6908 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                        (reg:DI 93 [ D.6908 ]))
                    (nil))))))
(insn 85 84 86 3 (set (reg:SF 95 [ D.6906 ])
        (mem:SF (reg/f:DI 94 [ D.6905 ]) [0 *_52+0 S4 A32])) sim2fitman_preproc.cpp:399 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 94 [ D.6905 ])
        (nil)))
(insn 86 85 87 3 (set (reg:DF 96 [ D.6907 ])
        (float_extend:DF (reg:SF 95 [ D.6906 ]))) sim2fitman_preproc.cpp:399 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 95 [ D.6906 ])
        (nil)))
(insn 87 86 88 3 (set (reg:DF 22 xmm1)
        (reg:DF 90 [ D.6907 ])) sim2fitman_preproc.cpp:399 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 90 [ D.6907 ])
        (nil)))
(insn 88 87 89 3 (set (reg:DF 21 xmm0)
        (reg:DF 96 [ D.6907 ])) sim2fitman_preproc.cpp:399 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 96 [ D.6907 ])
        (nil)))
(call_insn 89 88 90 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:399 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 90 89 91 3 (set (reg:DF 224)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:399 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 91 90 92 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 phase_sup+0 S8 A64])
        (reg:DF 224)) sim2fitman_preproc.cpp:399 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 224)
        (nil)))
(insn 92 91 93 3 (set (reg:SI 225)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:401 89 {*movsi_internal}
     (nil))
(insn 93 92 94 3 (set (reg:DI 97 [ D.6904 ])
        (sign_extend:DI (reg:SI 225))) sim2fitman_preproc.cpp:401 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(insn 94 93 95 3 (parallel [
            (set (reg:DI 98 [ D.6904 ])
                (ashift:DI (reg:DI 97 [ D.6904 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:401 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 97 [ D.6904 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 95 94 96 3 (set (reg/f:DI 226)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:401 87 {*movdi_internal_rex64}
     (nil))
(insn 96 95 97 3 (parallel [
            (set (reg/f:DI 99 [ D.6905 ])
                (plus:DI (reg:DI 98 [ D.6904 ])
                    (reg/f:DI 226)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:401 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 226)
        (expr_list:REG_DEAD (reg:DI 98 [ D.6904 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                        (reg:DI 98 [ D.6904 ]))
                    (nil))))))
(insn 97 96 98 3 (set (reg:SF 100 [ D.6906 ])
        (mem:SF (reg/f:DI 99 [ D.6905 ]) [0 *_59+0 S4 A32])) sim2fitman_preproc.cpp:401 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 99 [ D.6905 ])
        (nil)))
(insn 98 97 99 3 (set (reg:DF 101 [ D.6907 ])
        (float_extend:DF (reg:SF 100 [ D.6906 ]))) sim2fitman_preproc.cpp:401 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 100 [ D.6906 ])
        (nil)))
(insn 99 98 100 3 (set (reg:SI 227)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:401 89 {*movsi_internal}
     (nil))
(insn 100 99 101 3 (set (reg:DI 102 [ D.6904 ])
        (sign_extend:DI (reg:SI 227))) sim2fitman_preproc.cpp:401 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 227)
        (nil)))
(insn 101 100 102 3 (parallel [
            (set (reg:DI 103 [ D.6904 ])
                (ashift:DI (reg:DI 102 [ D.6904 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:401 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 102 [ D.6904 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 102 101 103 3 (set (reg/f:DI 228)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:401 87 {*movdi_internal_rex64}
     (nil))
(insn 103 102 104 3 (parallel [
            (set (reg/f:DI 104 [ D.6905 ])
                (plus:DI (reg:DI 103 [ D.6904 ])
                    (reg/f:DI 228)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:401 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 228)
        (expr_list:REG_DEAD (reg:DI 103 [ D.6904 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                        (reg:DI 103 [ D.6904 ]))
                    (nil))))))
(insn 104 103 105 3 (set (reg:SF 105 [ D.6906 ])
        (mem:SF (reg/f:DI 104 [ D.6905 ]) [0 *_64+0 S4 A32])) sim2fitman_preproc.cpp:401 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 104 [ D.6905 ])
        (nil)))
(insn 105 104 106 3 (set (reg:DF 106 [ D.6907 ])
        (float_extend:DF (reg:SF 105 [ D.6906 ]))) sim2fitman_preproc.cpp:401 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 105 [ D.6906 ])
        (nil)))
(insn 106 105 107 3 (set (reg:DF 107 [ D.6907 ])
        (mult:DF (reg:DF 101 [ D.6907 ])
            (reg:DF 106 [ D.6907 ]))) sim2fitman_preproc.cpp:401 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 106 [ D.6907 ])
        (expr_list:REG_DEAD (reg:DF 101 [ D.6907 ])
            (nil))))
(insn 107 106 108 3 (set (reg:SI 229)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:402 89 {*movsi_internal}
     (nil))
(insn 108 107 109 3 (set (reg:DI 108 [ D.6908 ])
        (sign_extend:DI (reg:SI 229))) sim2fitman_preproc.cpp:402 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 229)
        (nil)))
(insn 109 108 110 3 (parallel [
            (set (reg:DI 109 [ D.6908 ])
                (plus:DI (reg:DI 108 [ D.6908 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:402 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 108 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 110 109 111 3 (parallel [
            (set (reg:DI 110 [ D.6908 ])
                (ashift:DI (reg:DI 109 [ D.6908 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:402 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 109 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 111 110 112 3 (set (reg/f:DI 230)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:402 87 {*movdi_internal_rex64}
     (nil))
(insn 112 111 113 3 (parallel [
            (set (reg/f:DI 111 [ D.6905 ])
                (plus:DI (reg:DI 110 [ D.6908 ])
                    (reg/f:DI 230)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:402 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 230)
        (expr_list:REG_DEAD (reg:DI 110 [ D.6908 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                        (reg:DI 110 [ D.6908 ]))
                    (nil))))))
(insn 113 112 114 3 (set (reg:SF 112 [ D.6906 ])
        (mem:SF (reg/f:DI 111 [ D.6905 ]) [0 *_71+0 S4 A32])) sim2fitman_preproc.cpp:402 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 111 [ D.6905 ])
        (nil)))
(insn 114 113 115 3 (set (reg:DF 113 [ D.6907 ])
        (float_extend:DF (reg:SF 112 [ D.6906 ]))) sim2fitman_preproc.cpp:402 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 112 [ D.6906 ])
        (nil)))
(insn 115 114 116 3 (set (reg:SI 231)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:402 89 {*movsi_internal}
     (nil))
(insn 116 115 117 3 (set (reg:DI 114 [ D.6908 ])
        (sign_extend:DI (reg:SI 231))) sim2fitman_preproc.cpp:402 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 231)
        (nil)))
(insn 117 116 118 3 (parallel [
            (set (reg:DI 115 [ D.6908 ])
                (plus:DI (reg:DI 114 [ D.6908 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:402 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 114 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 118 117 119 3 (parallel [
            (set (reg:DI 116 [ D.6908 ])
                (ashift:DI (reg:DI 115 [ D.6908 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:402 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 115 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 119 118 120 3 (set (reg/f:DI 232)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:402 87 {*movdi_internal_rex64}
     (nil))
(insn 120 119 121 3 (parallel [
            (set (reg/f:DI 117 [ D.6905 ])
                (plus:DI (reg:DI 116 [ D.6908 ])
                    (reg/f:DI 232)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:402 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 232)
        (expr_list:REG_DEAD (reg:DI 116 [ D.6908 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                        (reg:DI 116 [ D.6908 ]))
                    (nil))))))
(insn 121 120 122 3 (set (reg:SF 118 [ D.6906 ])
        (mem:SF (reg/f:DI 117 [ D.6905 ]) [0 *_77+0 S4 A32])) sim2fitman_preproc.cpp:402 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 117 [ D.6905 ])
        (nil)))
(insn 122 121 123 3 (set (reg:DF 119 [ D.6907 ])
        (float_extend:DF (reg:SF 118 [ D.6906 ]))) sim2fitman_preproc.cpp:402 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 118 [ D.6906 ])
        (nil)))
(insn 123 122 124 3 (set (reg:DF 120 [ D.6907 ])
        (mult:DF (reg:DF 113 [ D.6907 ])
            (reg:DF 119 [ D.6907 ]))) sim2fitman_preproc.cpp:402 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 119 [ D.6907 ])
        (expr_list:REG_DEAD (reg:DF 113 [ D.6907 ])
            (nil))))
(insn 124 123 125 3 (set (reg:DF 121 [ D.6907 ])
        (plus:DF (reg:DF 107 [ D.6907 ])
            (reg:DF 120 [ D.6907 ]))) sim2fitman_preproc.cpp:402 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 120 [ D.6907 ])
        (expr_list:REG_DEAD (reg:DF 107 [ D.6907 ])
            (nil))))
(insn 125 124 126 3 (set (reg:DF 21 xmm0)
        (reg:DF 121 [ D.6907 ])) sim2fitman_preproc.cpp:402 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 121 [ D.6907 ])
        (nil)))
(call_insn 126 125 127 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:402 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 127 126 128 3 (set (reg:DF 233)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:402 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 128 127 129 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 mag_unsup+0 S8 A64])
        (reg:DF 233)) sim2fitman_preproc.cpp:402 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 233)
        (nil)))
(insn 129 128 130 3 (set (reg:SI 234)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:404 89 {*movsi_internal}
     (nil))
(insn 130 129 131 3 (set (reg:DI 122 [ D.6904 ])
        (sign_extend:DI (reg:SI 234))) sim2fitman_preproc.cpp:404 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 234)
        (nil)))
(insn 131 130 132 3 (parallel [
            (set (reg:DI 123 [ D.6904 ])
                (ashift:DI (reg:DI 122 [ D.6904 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:404 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 122 [ D.6904 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 132 131 133 3 (set (reg/f:DI 235)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:404 87 {*movdi_internal_rex64}
     (nil))
(insn 133 132 134 3 (parallel [
            (set (reg/f:DI 124 [ D.6905 ])
                (plus:DI (reg:DI 123 [ D.6904 ])
                    (reg/f:DI 235)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:404 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 235)
        (expr_list:REG_DEAD (reg:DI 123 [ D.6904 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                        (reg:DI 123 [ D.6904 ]))
                    (nil))))))
(insn 134 133 135 3 (set (reg:SF 125 [ D.6906 ])
        (mem:SF (reg/f:DI 124 [ D.6905 ]) [0 *_85+0 S4 A32])) sim2fitman_preproc.cpp:404 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 124 [ D.6905 ])
        (nil)))
(insn 135 134 136 3 (set (reg:DF 126 [ D.6907 ])
        (float_extend:DF (reg:SF 125 [ D.6906 ]))) sim2fitman_preproc.cpp:404 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 125 [ D.6906 ])
        (nil)))
(insn 136 135 137 3 (set (reg:SI 236)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:404 89 {*movsi_internal}
     (nil))
(insn 137 136 138 3 (set (reg:DI 127 [ D.6908 ])
        (sign_extend:DI (reg:SI 236))) sim2fitman_preproc.cpp:404 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 236)
        (nil)))
(insn 138 137 139 3 (parallel [
            (set (reg:DI 128 [ D.6908 ])
                (plus:DI (reg:DI 127 [ D.6908 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:404 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 127 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 139 138 140 3 (parallel [
            (set (reg:DI 129 [ D.6908 ])
                (ashift:DI (reg:DI 128 [ D.6908 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:404 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 128 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 140 139 141 3 (set (reg/f:DI 237)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:404 87 {*movdi_internal_rex64}
     (nil))
(insn 141 140 142 3 (parallel [
            (set (reg/f:DI 130 [ D.6905 ])
                (plus:DI (reg:DI 129 [ D.6908 ])
                    (reg/f:DI 237)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:404 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 237)
        (expr_list:REG_DEAD (reg:DI 129 [ D.6908 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                        (reg:DI 129 [ D.6908 ]))
                    (nil))))))
(insn 142 141 143 3 (set (reg:SF 131 [ D.6906 ])
        (mem:SF (reg/f:DI 130 [ D.6905 ]) [0 *_91+0 S4 A32])) sim2fitman_preproc.cpp:404 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 130 [ D.6905 ])
        (nil)))
(insn 143 142 144 3 (set (reg:DF 132 [ D.6907 ])
        (float_extend:DF (reg:SF 131 [ D.6906 ]))) sim2fitman_preproc.cpp:404 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 131 [ D.6906 ])
        (nil)))
(insn 144 143 145 3 (set (reg:DF 22 xmm1)
        (reg:DF 126 [ D.6907 ])) sim2fitman_preproc.cpp:404 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 126 [ D.6907 ])
        (nil)))
(insn 145 144 146 3 (set (reg:DF 21 xmm0)
        (reg:DF 132 [ D.6907 ])) sim2fitman_preproc.cpp:404 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 132 [ D.6907 ])
        (nil)))
(call_insn 146 145 147 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:404 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 147 146 148 3 (set (reg:DF 238)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:404 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 148 147 149 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 phase_unsup+0 S8 A64])
        (reg:DF 238)) sim2fitman_preproc.cpp:404 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 238)
        (nil)))
(insn 149 148 150 3 (set (reg:SI 239)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:406 89 {*movsi_internal}
     (nil))
(insn 150 149 151 3 (set (reg:DI 133 [ D.6904 ])
        (sign_extend:DI (reg:SI 239))) sim2fitman_preproc.cpp:406 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 239)
        (nil)))
(insn 151 150 152 3 (parallel [
            (set (reg:DI 134 [ D.6904 ])
                (ashift:DI (reg:DI 133 [ D.6904 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:406 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 133 [ D.6904 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 152 151 153 3 (set (reg/f:DI 240)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:406 87 {*movdi_internal_rex64}
     (nil))
(insn 153 152 154 3 (parallel [
            (set (reg/f:DI 135 [ D.6905 ])
                (plus:DI (reg:DI 134 [ D.6904 ])
                    (reg/f:DI 240)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:406 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 240)
        (expr_list:REG_DEAD (reg:DI 134 [ D.6904 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])
                        (reg:DI 134 [ D.6904 ]))
                    (nil))))))
(insn 154 153 155 3 (set (reg:SF 136 [ D.6906 ])
        (mem:SF (reg/f:DI 135 [ D.6905 ]) [0 *_98+0 S4 A32])) sim2fitman_preproc.cpp:406 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 135 [ D.6905 ])
        (nil)))
(insn 155 154 156 3 (set (reg:DF 137 [ D.6907 ])
        (float_extend:DF (reg:SF 136 [ D.6906 ]))) sim2fitman_preproc.cpp:406 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 136 [ D.6906 ])
        (nil)))
(insn 156 155 157 3 (set (reg:SI 241)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:406 89 {*movsi_internal}
     (nil))
(insn 157 156 158 3 (set (reg:DI 138 [ D.6904 ])
        (sign_extend:DI (reg:SI 241))) sim2fitman_preproc.cpp:406 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 241)
        (nil)))
(insn 158 157 159 3 (parallel [
            (set (reg:DI 139 [ D.6904 ])
                (ashift:DI (reg:DI 138 [ D.6904 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:406 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 138 [ D.6904 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 159 158 160 3 (set (reg/f:DI 242)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:406 87 {*movdi_internal_rex64}
     (nil))
(insn 160 159 161 3 (parallel [
            (set (reg/f:DI 140 [ D.6905 ])
                (plus:DI (reg:DI 139 [ D.6904 ])
                    (reg/f:DI 242)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:406 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 242)
        (expr_list:REG_DEAD (reg:DI 139 [ D.6904 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])
                        (reg:DI 139 [ D.6904 ]))
                    (nil))))))
(insn 161 160 162 3 (set (reg:SF 141 [ D.6906 ])
        (mem:SF (reg/f:DI 140 [ D.6905 ]) [0 *_103+0 S4 A32])) sim2fitman_preproc.cpp:406 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 140 [ D.6905 ])
        (nil)))
(insn 162 161 163 3 (set (reg:DF 142 [ D.6907 ])
        (float_extend:DF (reg:SF 141 [ D.6906 ]))) sim2fitman_preproc.cpp:406 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 141 [ D.6906 ])
        (nil)))
(insn 163 162 164 3 (set (reg:DF 143 [ D.6907 ])
        (mult:DF (reg:DF 137 [ D.6907 ])
            (reg:DF 142 [ D.6907 ]))) sim2fitman_preproc.cpp:406 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 142 [ D.6907 ])
        (expr_list:REG_DEAD (reg:DF 137 [ D.6907 ])
            (nil))))
(insn 164 163 165 3 (set (reg:SI 243)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:407 89 {*movsi_internal}
     (nil))
(insn 165 164 166 3 (set (reg:DI 144 [ D.6908 ])
        (sign_extend:DI (reg:SI 243))) sim2fitman_preproc.cpp:407 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 243)
        (nil)))
(insn 166 165 167 3 (parallel [
            (set (reg:DI 145 [ D.6908 ])
                (plus:DI (reg:DI 144 [ D.6908 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:407 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 144 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 167 166 168 3 (parallel [
            (set (reg:DI 146 [ D.6908 ])
                (ashift:DI (reg:DI 145 [ D.6908 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:407 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 145 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 168 167 169 3 (set (reg/f:DI 244)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:407 87 {*movdi_internal_rex64}
     (nil))
(insn 169 168 170 3 (parallel [
            (set (reg/f:DI 147 [ D.6905 ])
                (plus:DI (reg:DI 146 [ D.6908 ])
                    (reg/f:DI 244)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:407 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 244)
        (expr_list:REG_DEAD (reg:DI 146 [ D.6908 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])
                        (reg:DI 146 [ D.6908 ]))
                    (nil))))))
(insn 170 169 171 3 (set (reg:SF 148 [ D.6906 ])
        (mem:SF (reg/f:DI 147 [ D.6905 ]) [0 *_110+0 S4 A32])) sim2fitman_preproc.cpp:407 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 147 [ D.6905 ])
        (nil)))
(insn 171 170 172 3 (set (reg:DF 149 [ D.6907 ])
        (float_extend:DF (reg:SF 148 [ D.6906 ]))) sim2fitman_preproc.cpp:407 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 148 [ D.6906 ])
        (nil)))
(insn 172 171 173 3 (set (reg:SI 245)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:407 89 {*movsi_internal}
     (nil))
(insn 173 172 174 3 (set (reg:DI 150 [ D.6908 ])
        (sign_extend:DI (reg:SI 245))) sim2fitman_preproc.cpp:407 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 245)
        (nil)))
(insn 174 173 175 3 (parallel [
            (set (reg:DI 151 [ D.6908 ])
                (plus:DI (reg:DI 150 [ D.6908 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:407 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 150 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 175 174 176 3 (parallel [
            (set (reg:DI 152 [ D.6908 ])
                (ashift:DI (reg:DI 151 [ D.6908 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:407 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 151 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 176 175 177 3 (set (reg/f:DI 246)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:407 87 {*movdi_internal_rex64}
     (nil))
(insn 177 176 178 3 (parallel [
            (set (reg/f:DI 153 [ D.6905 ])
                (plus:DI (reg:DI 152 [ D.6908 ])
                    (reg/f:DI 246)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:407 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 246)
        (expr_list:REG_DEAD (reg:DI 152 [ D.6908 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])
                        (reg:DI 152 [ D.6908 ]))
                    (nil))))))
(insn 178 177 179 3 (set (reg:SF 154 [ D.6906 ])
        (mem:SF (reg/f:DI 153 [ D.6905 ]) [0 *_116+0 S4 A32])) sim2fitman_preproc.cpp:407 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 153 [ D.6905 ])
        (nil)))
(insn 179 178 180 3 (set (reg:DF 155 [ D.6907 ])
        (float_extend:DF (reg:SF 154 [ D.6906 ]))) sim2fitman_preproc.cpp:407 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 154 [ D.6906 ])
        (nil)))
(insn 180 179 181 3 (set (reg:DF 156 [ D.6907 ])
        (mult:DF (reg:DF 149 [ D.6907 ])
            (reg:DF 155 [ D.6907 ]))) sim2fitman_preproc.cpp:407 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 155 [ D.6907 ])
        (expr_list:REG_DEAD (reg:DF 149 [ D.6907 ])
            (nil))))
(insn 181 180 182 3 (set (reg:DF 157 [ D.6907 ])
        (plus:DF (reg:DF 143 [ D.6907 ])
            (reg:DF 156 [ D.6907 ]))) sim2fitman_preproc.cpp:407 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 156 [ D.6907 ])
        (expr_list:REG_DEAD (reg:DF 143 [ D.6907 ])
            (nil))))
(insn 182 181 183 3 (set (reg:DF 21 xmm0)
        (reg:DF 157 [ D.6907 ])) sim2fitman_preproc.cpp:407 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 157 [ D.6907 ])
        (nil)))
(call_insn 183 182 184 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:407 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 184 183 185 3 (set (reg:DF 247)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:407 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 185 184 186 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 mag_scratch+0 S8 A64])
        (reg:DF 247)) sim2fitman_preproc.cpp:407 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 247)
        (nil)))
(insn 186 185 187 3 (set (reg:SI 248)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:409 89 {*movsi_internal}
     (nil))
(insn 187 186 188 3 (set (reg:DI 158 [ D.6904 ])
        (sign_extend:DI (reg:SI 248))) sim2fitman_preproc.cpp:409 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 248)
        (nil)))
(insn 188 187 189 3 (parallel [
            (set (reg:DI 159 [ D.6904 ])
                (ashift:DI (reg:DI 158 [ D.6904 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:409 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 158 [ D.6904 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 189 188 190 3 (set (reg/f:DI 249)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:409 87 {*movdi_internal_rex64}
     (nil))
(insn 190 189 191 3 (parallel [
            (set (reg/f:DI 160 [ D.6905 ])
                (plus:DI (reg:DI 159 [ D.6904 ])
                    (reg/f:DI 249)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:409 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 249)
        (expr_list:REG_DEAD (reg:DI 159 [ D.6904 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])
                        (reg:DI 159 [ D.6904 ]))
                    (nil))))))
(insn 191 190 192 3 (set (reg:SF 161 [ D.6906 ])
        (mem:SF (reg/f:DI 160 [ D.6905 ]) [0 *_124+0 S4 A32])) sim2fitman_preproc.cpp:409 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 160 [ D.6905 ])
        (nil)))
(insn 192 191 193 3 (set (reg:DF 162 [ D.6907 ])
        (float_extend:DF (reg:SF 161 [ D.6906 ]))) sim2fitman_preproc.cpp:409 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 161 [ D.6906 ])
        (nil)))
(insn 193 192 194 3 (set (reg:SI 250)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:409 89 {*movsi_internal}
     (nil))
(insn 194 193 195 3 (set (reg:DI 163 [ D.6908 ])
        (sign_extend:DI (reg:SI 250))) sim2fitman_preproc.cpp:409 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
(insn 195 194 196 3 (parallel [
            (set (reg:DI 164 [ D.6908 ])
                (plus:DI (reg:DI 163 [ D.6908 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:409 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 163 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 196 195 197 3 (parallel [
            (set (reg:DI 165 [ D.6908 ])
                (ashift:DI (reg:DI 164 [ D.6908 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:409 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 164 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 197 196 198 3 (set (reg/f:DI 251)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:409 87 {*movdi_internal_rex64}
     (nil))
(insn 198 197 199 3 (parallel [
            (set (reg/f:DI 166 [ D.6905 ])
                (plus:DI (reg:DI 165 [ D.6908 ])
                    (reg/f:DI 251)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:409 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 251)
        (expr_list:REG_DEAD (reg:DI 165 [ D.6908 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])
                        (reg:DI 165 [ D.6908 ]))
                    (nil))))))
(insn 199 198 200 3 (set (reg:SF 167 [ D.6906 ])
        (mem:SF (reg/f:DI 166 [ D.6905 ]) [0 *_130+0 S4 A32])) sim2fitman_preproc.cpp:409 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 166 [ D.6905 ])
        (nil)))
(insn 200 199 201 3 (set (reg:DF 168 [ D.6907 ])
        (float_extend:DF (reg:SF 167 [ D.6906 ]))) sim2fitman_preproc.cpp:409 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 167 [ D.6906 ])
        (nil)))
(insn 201 200 202 3 (set (reg:DF 22 xmm1)
        (reg:DF 162 [ D.6907 ])) sim2fitman_preproc.cpp:409 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 162 [ D.6907 ])
        (nil)))
(insn 202 201 203 3 (set (reg:DF 21 xmm0)
        (reg:DF 168 [ D.6907 ])) sim2fitman_preproc.cpp:409 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 168 [ D.6907 ])
        (nil)))
(call_insn 203 202 204 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:409 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 204 203 205 3 (set (reg:DF 252)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:409 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 205 204 206 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 phase_scratch+0 S8 A64])
        (reg:DF 252)) sim2fitman_preproc.cpp:409 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 252)
        (nil)))
(insn 206 205 207 3 (set (reg:DF 254)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 mag_sup+0 S8 A64])) sim2fitman_preproc.cpp:413 133 {*movdf_internal_rex64}
     (nil))
(insn 207 206 208 3 (set (reg:DF 253)
        (div:DF (reg:DF 254)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 mag_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:413 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 254)
        (nil)))
(insn 208 207 209 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 div_sup_mag+0 S8 A64])
        (reg:DF 253)) sim2fitman_preproc.cpp:413 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 253)
        (nil)))
(insn 209 208 210 3 (set (reg:DF 256)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 phase_sup+0 S8 A64])) sim2fitman_preproc.cpp:414 133 {*movdf_internal_rex64}
     (nil))
(insn 210 209 211 3 (set (reg:DF 255)
        (minus:DF (reg:DF 256)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [0 phase_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:414 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 256)
        (nil)))
(insn 211 210 212 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 div_sup_phase+0 S8 A64])
        (reg:DF 255)) sim2fitman_preproc.cpp:414 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 255)
        (nil)))
(insn 212 211 213 3 (set (reg:SI 257)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:416 89 {*movsi_internal}
     (nil))
(insn 213 212 214 3 (set (reg:DI 169 [ D.6904 ])
        (sign_extend:DI (reg:SI 257))) sim2fitman_preproc.cpp:416 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
(insn 214 213 215 3 (parallel [
            (set (reg:DI 170 [ D.6904 ])
                (ashift:DI (reg:DI 169 [ D.6904 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:416 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 169 [ D.6904 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 215 214 216 3 (set (reg/f:DI 258)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:416 87 {*movdi_internal_rex64}
     (nil))
(insn 216 215 217 3 (parallel [
            (set (reg/f:DI 171 [ D.6905 ])
                (plus:DI (reg:DI 170 [ D.6904 ])
                    (reg/f:DI 258)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:416 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 258)
        (expr_list:REG_DEAD (reg:DI 170 [ D.6904 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                        (reg:DI 170 [ D.6904 ]))
                    (nil))))))
(insn 217 216 218 3 (set (reg:SF 172 [ D.6906 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 div_sup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:416 164 {*truncdfsf_fast_sse}
     (nil))
(insn 218 217 219 3 (set (reg:DF 259)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 div_sup_phase+0 S8 A64])) sim2fitman_preproc.cpp:416 133 {*movdf_internal_rex64}
     (nil))
(insn 219 218 220 3 (set (reg:DF 21 xmm0)
        (reg:DF 259)) sim2fitman_preproc.cpp:416 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 259)
        (nil)))
(call_insn/u 220 219 221 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:416 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 221 220 222 3 (set (reg:DF 173 [ D.6907 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:416 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 222 221 223 3 (set (reg:SF 174 [ D.6906 ])
        (float_truncate:SF (reg:DF 173 [ D.6907 ]))) sim2fitman_preproc.cpp:416 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 173 [ D.6907 ])
        (nil)))
(insn 223 222 224 3 (set (reg:SF 175 [ D.6906 ])
        (mult:SF (reg:SF 172 [ D.6906 ])
            (reg:SF 174 [ D.6906 ]))) sim2fitman_preproc.cpp:416 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 174 [ D.6906 ])
        (expr_list:REG_DEAD (reg:SF 172 [ D.6906 ])
            (nil))))
(insn 224 223 225 3 (set (mem:SF (reg/f:DI 171 [ D.6905 ]) [0 *_138+0 S4 A32])
        (reg:SF 175 [ D.6906 ])) sim2fitman_preproc.cpp:416 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 175 [ D.6906 ])
        (expr_list:REG_DEAD (reg/f:DI 171 [ D.6905 ])
            (nil))))
(insn 225 224 226 3 (set (reg:SI 260)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:417 89 {*movsi_internal}
     (nil))
(insn 226 225 227 3 (set (reg:DI 176 [ D.6908 ])
        (sign_extend:DI (reg:SI 260))) sim2fitman_preproc.cpp:417 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 260)
        (nil)))
(insn 227 226 228 3 (parallel [
            (set (reg:DI 177 [ D.6908 ])
                (plus:DI (reg:DI 176 [ D.6908 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:417 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 176 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 228 227 229 3 (parallel [
            (set (reg:DI 178 [ D.6908 ])
                (ashift:DI (reg:DI 177 [ D.6908 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:417 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 177 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 229 228 230 3 (set (reg/f:DI 261)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:417 87 {*movdi_internal_rex64}
     (nil))
(insn 230 229 231 3 (parallel [
            (set (reg/f:DI 179 [ D.6905 ])
                (plus:DI (reg:DI 178 [ D.6908 ])
                    (reg/f:DI 261)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:417 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 261)
        (expr_list:REG_DEAD (reg:DI 178 [ D.6908 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                        (reg:DI 178 [ D.6908 ]))
                    (nil))))))
(insn 231 230 232 3 (set (reg:SF 180 [ D.6906 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 div_sup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:417 164 {*truncdfsf_fast_sse}
     (nil))
(insn 232 231 233 3 (set (reg:DF 262)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 div_sup_phase+0 S8 A64])) sim2fitman_preproc.cpp:417 133 {*movdf_internal_rex64}
     (nil))
(insn 233 232 234 3 (set (reg:DF 21 xmm0)
        (reg:DF 262)) sim2fitman_preproc.cpp:417 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 262)
        (nil)))
(call_insn/u 234 233 235 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:417 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 235 234 236 3 (set (reg:DF 181 [ D.6907 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:417 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 236 235 237 3 (set (reg:SF 182 [ D.6906 ])
        (float_truncate:SF (reg:DF 181 [ D.6907 ]))) sim2fitman_preproc.cpp:417 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 181 [ D.6907 ])
        (nil)))
(insn 237 236 238 3 (set (reg:SF 183 [ D.6906 ])
        (mult:SF (reg:SF 180 [ D.6906 ])
            (reg:SF 182 [ D.6906 ]))) sim2fitman_preproc.cpp:417 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 182 [ D.6906 ])
        (expr_list:REG_DEAD (reg:SF 180 [ D.6906 ])
            (nil))))
(insn 238 237 239 3 (set (mem:SF (reg/f:DI 179 [ D.6905 ]) [0 *_146+0 S4 A32])
        (reg:SF 183 [ D.6906 ])) sim2fitman_preproc.cpp:417 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 183 [ D.6906 ])
        (expr_list:REG_DEAD (reg/f:DI 179 [ D.6905 ])
            (nil))))
(insn 239 238 240 3 (set (reg:DF 264)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 mag_unsup+0 S8 A64])) sim2fitman_preproc.cpp:421 133 {*movdf_internal_rex64}
     (nil))
(insn 240 239 241 3 (set (reg:DF 263)
        (div:DF (reg:DF 264)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 mag_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:421 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 264)
        (nil)))
(insn 241 240 242 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 div_unsup_mag+0 S8 A64])
        (reg:DF 263)) sim2fitman_preproc.cpp:421 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 263)
        (nil)))
(insn 242 241 243 3 (set (reg:DF 266)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 phase_unsup+0 S8 A64])) sim2fitman_preproc.cpp:422 133 {*movdf_internal_rex64}
     (nil))
(insn 243 242 244 3 (set (reg:DF 265)
        (minus:DF (reg:DF 266)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [0 phase_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:422 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 266)
        (nil)))
(insn 244 243 245 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 div_unsup_phase+0 S8 A64])
        (reg:DF 265)) sim2fitman_preproc.cpp:422 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 265)
        (nil)))
(insn 245 244 246 3 (set (reg:SI 267)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:424 89 {*movsi_internal}
     (nil))
(insn 246 245 247 3 (set (reg:DI 184 [ D.6904 ])
        (sign_extend:DI (reg:SI 267))) sim2fitman_preproc.cpp:424 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 267)
        (nil)))
(insn 247 246 248 3 (parallel [
            (set (reg:DI 185 [ D.6904 ])
                (ashift:DI (reg:DI 184 [ D.6904 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:424 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 184 [ D.6904 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 248 247 249 3 (set (reg/f:DI 268)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:424 87 {*movdi_internal_rex64}
     (nil))
(insn 249 248 250 3 (parallel [
            (set (reg/f:DI 186 [ D.6905 ])
                (plus:DI (reg:DI 185 [ D.6904 ])
                    (reg/f:DI 268)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:424 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 268)
        (expr_list:REG_DEAD (reg:DI 185 [ D.6904 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                        (reg:DI 185 [ D.6904 ]))
                    (nil))))))
(insn 250 249 251 3 (set (reg:SF 187 [ D.6906 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 div_unsup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:424 164 {*truncdfsf_fast_sse}
     (nil))
(insn 251 250 252 3 (set (reg:DF 269)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 div_unsup_phase+0 S8 A64])) sim2fitman_preproc.cpp:424 133 {*movdf_internal_rex64}
     (nil))
(insn 252 251 253 3 (set (reg:DF 21 xmm0)
        (reg:DF 269)) sim2fitman_preproc.cpp:424 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 269)
        (nil)))
(call_insn/u 253 252 254 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:424 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 254 253 255 3 (set (reg:DF 188 [ D.6907 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:424 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 255 254 256 3 (set (reg:SF 189 [ D.6906 ])
        (float_truncate:SF (reg:DF 188 [ D.6907 ]))) sim2fitman_preproc.cpp:424 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 188 [ D.6907 ])
        (nil)))
(insn 256 255 257 3 (set (reg:SF 190 [ D.6906 ])
        (mult:SF (reg:SF 187 [ D.6906 ])
            (reg:SF 189 [ D.6906 ]))) sim2fitman_preproc.cpp:424 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 189 [ D.6906 ])
        (expr_list:REG_DEAD (reg:SF 187 [ D.6906 ])
            (nil))))
(insn 257 256 258 3 (set (mem:SF (reg/f:DI 186 [ D.6905 ]) [0 *_155+0 S4 A32])
        (reg:SF 190 [ D.6906 ])) sim2fitman_preproc.cpp:424 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 190 [ D.6906 ])
        (expr_list:REG_DEAD (reg/f:DI 186 [ D.6905 ])
            (nil))))
(insn 258 257 259 3 (set (reg:SI 270)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:425 89 {*movsi_internal}
     (nil))
(insn 259 258 260 3 (set (reg:DI 191 [ D.6908 ])
        (sign_extend:DI (reg:SI 270))) sim2fitman_preproc.cpp:425 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 270)
        (nil)))
(insn 260 259 261 3 (parallel [
            (set (reg:DI 192 [ D.6908 ])
                (plus:DI (reg:DI 191 [ D.6908 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:425 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 191 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 261 260 262 3 (parallel [
            (set (reg:DI 193 [ D.6908 ])
                (ashift:DI (reg:DI 192 [ D.6908 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:425 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 192 [ D.6908 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 262 261 263 3 (set (reg/f:DI 271)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:425 87 {*movdi_internal_rex64}
     (nil))
(insn 263 262 264 3 (parallel [
            (set (reg/f:DI 194 [ D.6905 ])
                (plus:DI (reg:DI 193 [ D.6908 ])
                    (reg/f:DI 271)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:425 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 271)
        (expr_list:REG_DEAD (reg:DI 193 [ D.6908 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                        (reg:DI 193 [ D.6908 ]))
                    (nil))))))
(insn 264 263 265 3 (set (reg:SF 195 [ D.6906 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 div_unsup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:425 164 {*truncdfsf_fast_sse}
     (nil))
(insn 265 264 266 3 (set (reg:DF 272)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 div_unsup_phase+0 S8 A64])) sim2fitman_preproc.cpp:425 133 {*movdf_internal_rex64}
     (nil))
(insn 266 265 267 3 (set (reg:DF 21 xmm0)
        (reg:DF 272)) sim2fitman_preproc.cpp:425 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 272)
        (nil)))
(call_insn/u 267 266 268 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:425 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 268 267 269 3 (set (reg:DF 196 [ D.6907 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:425 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 269 268 270 3 (set (reg:SF 197 [ D.6906 ])
        (float_truncate:SF (reg:DF 196 [ D.6907 ]))) sim2fitman_preproc.cpp:425 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 196 [ D.6907 ])
        (nil)))
(insn 270 269 271 3 (set (reg:SF 198 [ D.6906 ])
        (mult:SF (reg:SF 195 [ D.6906 ])
            (reg:SF 197 [ D.6906 ]))) sim2fitman_preproc.cpp:425 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 197 [ D.6906 ])
        (expr_list:REG_DEAD (reg:SF 195 [ D.6906 ])
            (nil))))
(insn 271 270 272 3 (set (mem:SF (reg/f:DI 194 [ D.6905 ]) [0 *_163+0 S4 A32])
        (reg:SF 198 [ D.6906 ])) sim2fitman_preproc.cpp:425 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 198 [ D.6906 ])
        (expr_list:REG_DEAD (reg/f:DI 194 [ D.6905 ])
            (nil))))
(insn 272 271 273 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:394 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 273
(code_label 273 272 274 4 77 "" [1 uses])
(note 274 273 275 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 275 274 276 4 (set (reg/f:DI 273)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:394 87 {*movdi_internal_rex64}
     (nil))
(insn 276 275 277 4 (set (reg:SI 59 [ D.6903 ])
        (mem/j:SI (plus:DI (reg/f:DI 273)
                (const_int 328 [0x148])) [0 procpar_info_14(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:394 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 273)
        (nil)))
(insn 277 276 279 4 (parallel [
            (set (reg:SI 60 [ D.6903 ])
                (ashift:SI (reg:SI 59 [ D.6903 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:394 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 59 [ D.6903 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 279 277 280 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 60 [ D.6903 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:394 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 60 [ D.6903 ])
        (nil)))
(jump_insn 280 279 281 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 278)
            (pc))) sim2fitman_preproc.cpp:394 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 278)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 199 200
(note 281 280 282 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 282 281 285 5 (set (reg:SI 199 [ D.6903 ])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:428 89 {*movsi_internal}
     (nil))
(insn 285 282 289 5 (set (reg:SI 200 [ <retval> ])
        (reg:SI 199 [ D.6903 ])) sim2fitman_preproc.cpp:428 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 199 [ D.6903 ])
        (nil)))
(insn 289 285 292 5 (set (reg/i:SI 0 ax)
        (reg:SI 200 [ <retval> ])) sim2fitman_preproc.cpp:430 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 200 [ <retval> ])
        (nil)))
(insn 292 289 0 5 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:430 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int filter(float*, float*, Procpar_info*, Preprocess*) (_Z6filterPfS_P12Procpar_infoP10Preprocess, funcdef_no=9, decl_uid=5356, cgraph_uid=9)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 29 n_edges 44 count 29 (    1)
Building IRA IR
verify found no changes in insn with uid = 57.
verify found no changes in insn with uid = 118.
verify found no changes in insn with uid = 200.
verify found no changes in insn with uid = 237.
verify found no changes in insn with uid = 281.
verify found no changes in insn with uid = 318.
verify found no changes in insn with uid = 394.
verify found no changes in insn with uid = 432.
verify found no changes in insn with uid = 477.
verify found no changes in insn with uid = 515.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r459: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r459,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r458: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r458,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r457: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a16 (r457,l0) best SSE_REGS, allocno SSE_REGS
    r456: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a19 (r456,l0) best SSE_REGS, allocno SSE_REGS
    r455: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r455,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r454: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a26 (r454,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r453: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a28 (r453,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r452: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a27 (r452,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r451: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a30 (r451,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r450: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a34 (r450,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r449: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a35 (r449,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r448: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a39 (r448,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r447: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a50 (r447,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r446: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a51 (r446,l0) best SSE_REGS, allocno SSE_REGS
    r445: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a54 (r445,l0) best SSE_REGS, allocno SSE_REGS
    r444: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a60 (r444,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r443: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a61 (r443,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r442: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a63 (r442,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r441: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a62 (r441,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r440: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a65 (r440,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r439: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a68 (r439,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r438: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a69 (r438,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r437: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a72 (r437,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r436: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a74 (r436,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r435: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a85 (r435,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r434: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a86 (r434,l0) best SSE_REGS, allocno SSE_REGS
    r433: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a89 (r433,l0) best SSE_REGS, allocno SSE_REGS
    r432: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a95 (r432,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r431: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a96 (r431,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r430: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a98 (r430,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r429: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a97 (r429,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r428: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a100 (r428,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r427: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a104 (r427,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r426: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a105 (r426,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r425: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a109 (r425,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r424: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a120 (r424,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r423: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a121 (r423,l0) best SSE_REGS, allocno SSE_REGS
    r422: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a124 (r422,l0) best SSE_REGS, allocno SSE_REGS
    r421: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a130 (r421,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r420: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a131 (r420,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r419: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a133 (r419,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r418: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a132 (r418,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r417: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a135 (r417,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r416: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a138 (r416,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r415: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a139 (r415,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r414: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a142 (r414,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r413: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a144 (r413,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r412: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a146 (r412,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r411: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a147 (r411,l0) best SSE_REGS, allocno SSE_REGS
    r410: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a149 (r410,l0) best SSE_REGS, allocno SSE_REGS
    r409: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a151 (r409,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r408: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a154 (r408,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r407: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a164 (r407,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r406: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a165 (r406,l0) best SSE_REGS, allocno SSE_REGS
    r405: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a168 (r405,l0) best SSE_REGS, allocno SSE_REGS
    r404: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a174 (r404,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r403: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a175 (r403,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r402: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a177 (r402,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r401: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a176 (r401,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r400: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a179 (r400,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r399: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a183 (r399,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r398: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a184 (r398,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r397: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a188 (r397,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r396: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a198 (r396,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r395: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a199 (r395,l0) best SSE_REGS, allocno SSE_REGS
    r394: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a202 (r394,l0) best SSE_REGS, allocno SSE_REGS
    r393: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a208 (r393,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r392: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a209 (r392,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r391: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a211 (r391,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r390: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a210 (r390,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r389: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a213 (r389,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r388: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a216 (r388,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r387: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a217 (r387,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r386: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a220 (r386,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r385: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a222 (r385,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r384: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a232 (r384,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r383: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a233 (r383,l0) best SSE_REGS, allocno SSE_REGS
    r382: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a236 (r382,l0) best SSE_REGS, allocno SSE_REGS
    r381: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a242 (r381,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r380: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a243 (r380,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r379: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a245 (r379,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r378: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a244 (r378,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r377: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a247 (r377,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r376: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a251 (r376,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r375: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a252 (r375,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r374: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a256 (r374,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r373: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a266 (r373,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r372: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a267 (r372,l0) best SSE_REGS, allocno SSE_REGS
    r371: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a270 (r371,l0) best SSE_REGS, allocno SSE_REGS
    r370: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a276 (r370,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r369: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a277 (r369,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r368: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a279 (r368,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r367: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a278 (r367,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r366: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a281 (r366,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r365: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a284 (r365,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r364: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a285 (r364,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r363: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a288 (r363,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r362: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a290 (r362,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r361: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a292 (r361,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r360: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a293 (r360,l0) best SSE_REGS, allocno SSE_REGS
    r359: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a295 (r359,l0) best SSE_REGS, allocno SSE_REGS
    r358: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a296 (r358,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r357: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a302 (r357,l0) best SSE_REGS, allocno SSE_REGS
    r356: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a306 (r356,l0) best SSE_REGS, allocno SSE_REGS
    r355: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a310 (r355,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r354: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a311 (r354,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r353: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a313 (r353,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r352: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a315 (r352,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r351: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a317 (r351,l0) best SSE_REGS, allocno SSE_REGS
    r350: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a322 (r350,l0) best SSE_REGS, allocno SSE_REGS
    r349: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a323 (r349,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r348: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a324 (r348,l0) best SSE_REGS, allocno INT_SSE_REGS
    r347: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a326 (r347,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r346: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a330 (r346,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r345: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a331 (r345,l0) best SSE_REGS, allocno INT_SSE_REGS
    r344: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a333 (r344,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r343: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a338 (r343,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r342: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a341 (r342,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r341: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a343 (r341,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r340: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a344 (r340,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r339: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a349 (r339,l0) best SSE_REGS, allocno SSE_REGS
    r338: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a353 (r338,l0) best SSE_REGS, allocno SSE_REGS
    r337: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a357 (r337,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r336: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a358 (r336,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r335: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a360 (r335,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r334: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a362 (r334,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r333: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a364 (r333,l0) best SSE_REGS, allocno SSE_REGS
    r332: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a369 (r332,l0) best SSE_REGS, allocno SSE_REGS
    r331: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a370 (r331,l0) best SSE_REGS, allocno INT_SSE_REGS
    r330: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a372 (r330,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r329: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a376 (r329,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r328: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a377 (r328,l0) best SSE_REGS, allocno INT_SSE_REGS
    r327: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a379 (r327,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r326: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a384 (r326,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r325: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a386 (r325,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r324: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a388 (r324,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r323: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a390 (r323,l0) best SSE_REGS, allocno SSE_REGS
    r322: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a389 (r322,l0) best SSE_REGS, allocno SSE_REGS
    r321: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a392 (r321,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r320: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a393 (r320,l0) best SSE_REGS, allocno SSE_REGS
    r319: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a397 (r319,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r318: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a398 (r318,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r317: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a399 (r317,l0) best SSE_REGS, allocno INT_SSE_REGS
    r316: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a400 (r316,l0) best SSE_REGS, allocno INT_SSE_REGS
    r315: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r315,l0) best AREG, allocno GENERAL_REGS
    r314: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r314,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r313: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a6 (r313,l0) best SSE_REGS, allocno SSE_REGS
    r312: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a7 (r312,l0) best SSE_REGS, allocno SSE_REGS
    r311: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a9 (r311,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r310: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a10 (r310,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r309: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a11 (r309,l0) best SSE_REGS, allocno SSE_REGS
    r308: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a13 (r308,l0) best SSE_REGS, allocno SSE_REGS
    r307: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r307,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r306: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a12 (r306,l0) best SSE_REGS, allocno SSE_REGS
    r305: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a17 (r305,l0) best SSE_REGS, allocno SSE_REGS
    r304: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a18 (r304,l0) best SSE_REGS, allocno SSE_REGS
    r303: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a20 (r303,l0) best SSE_REGS, allocno SSE_REGS
    r302: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a21 (r302,l0) best SSE_REGS, allocno SSE_REGS
    r301: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a22 (r301,l0) best SSE_REGS, allocno SSE_REGS
    r300: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a23 (r300,l0) best SSE_REGS, allocno SSE_REGS
    r299: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r299,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r298: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a8 (r298,l0) best SSE_REGS, allocno SSE_REGS
    r297: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a29 (r297,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r296: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a31 (r296,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r295: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a32 (r295,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r294: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a33 (r294,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r293: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r293,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r292: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a36 (r292,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r291: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a37 (r291,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r290: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a38 (r290,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r289: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a41 (r289,l0) best SSE_REGS, allocno SSE_REGS
    r288: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a42 (r288,l0) best SSE_REGS, allocno SSE_REGS
    r287: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a44 (r287,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r286: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a45 (r286,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r285: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a46 (r285,l0) best SSE_REGS, allocno SSE_REGS
    r284: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a48 (r284,l0) best SSE_REGS, allocno SSE_REGS
    r283: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a49 (r283,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r282: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a47 (r282,l0) best SSE_REGS, allocno SSE_REGS
    r281: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a52 (r281,l0) best SSE_REGS, allocno SSE_REGS
    r280: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a53 (r280,l0) best SSE_REGS, allocno SSE_REGS
    r279: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a55 (r279,l0) best SSE_REGS, allocno SSE_REGS
    r278: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a56 (r278,l0) best SSE_REGS, allocno SSE_REGS
    r277: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a57 (r277,l0) best SSE_REGS, allocno SSE_REGS
    r276: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a58 (r276,l0) best SSE_REGS, allocno SSE_REGS
    r275: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a59 (r275,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r274: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a43 (r274,l0) best SSE_REGS, allocno SSE_REGS
    r273: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a64 (r273,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r272: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a66 (r272,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r271: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a67 (r271,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r270: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a40 (r270,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r269: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a70 (r269,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r268: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a71 (r268,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r267: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a73 (r267,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r266: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a76 (r266,l0) best SSE_REGS, allocno SSE_REGS
    r265: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a77 (r265,l0) best SSE_REGS, allocno SSE_REGS
    r264: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a79 (r264,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r263: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a80 (r263,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r262: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a81 (r262,l0) best SSE_REGS, allocno SSE_REGS
    r261: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a83 (r261,l0) best SSE_REGS, allocno SSE_REGS
    r260: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a84 (r260,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r259: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a82 (r259,l0) best SSE_REGS, allocno SSE_REGS
    r258: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a87 (r258,l0) best SSE_REGS, allocno SSE_REGS
    r257: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a88 (r257,l0) best SSE_REGS, allocno SSE_REGS
    r256: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a90 (r256,l0) best SSE_REGS, allocno SSE_REGS
    r255: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a91 (r255,l0) best SSE_REGS, allocno SSE_REGS
    r254: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a92 (r254,l0) best SSE_REGS, allocno SSE_REGS
    r253: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a93 (r253,l0) best SSE_REGS, allocno SSE_REGS
    r252: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a94 (r252,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r251: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a78 (r251,l0) best SSE_REGS, allocno SSE_REGS
    r250: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a99 (r250,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r249: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a101 (r249,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r248: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a102 (r248,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r247: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a103 (r247,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r246: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a75 (r246,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a106 (r245,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r244: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a107 (r244,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r243: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a108 (r243,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r242: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a111 (r242,l0) best SSE_REGS, allocno SSE_REGS
    r241: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a112 (r241,l0) best SSE_REGS, allocno SSE_REGS
    r240: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a114 (r240,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r239: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a115 (r239,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r238: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a116 (r238,l0) best SSE_REGS, allocno SSE_REGS
    r237: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a118 (r237,l0) best SSE_REGS, allocno SSE_REGS
    r236: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a119 (r236,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r235: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a117 (r235,l0) best SSE_REGS, allocno SSE_REGS
    r234: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a122 (r234,l0) best SSE_REGS, allocno SSE_REGS
    r233: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a123 (r233,l0) best SSE_REGS, allocno SSE_REGS
    r232: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a125 (r232,l0) best SSE_REGS, allocno SSE_REGS
    r231: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a126 (r231,l0) best SSE_REGS, allocno SSE_REGS
    r230: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a127 (r230,l0) best SSE_REGS, allocno SSE_REGS
    r229: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a128 (r229,l0) best SSE_REGS, allocno SSE_REGS
    r228: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a129 (r228,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r227: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a113 (r227,l0) best SSE_REGS, allocno SSE_REGS
    r226: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a134 (r226,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a136 (r225,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r224: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a137 (r224,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r223: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a110 (r223,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a140 (r222,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r221: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a141 (r221,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a143 (r220,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a145 (r219,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r218,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r217,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r216: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a148 (r216,l0) best SSE_REGS, allocno SSE_REGS
    r215: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a150 (r215,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r214: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a156 (r214,l0) best SSE_REGS, allocno SSE_REGS
    r213: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a157 (r213,l0) best SSE_REGS, allocno SSE_REGS
    r212: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a159 (r212,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r211: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a160 (r211,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r210: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a161 (r210,l0) best SSE_REGS, allocno SSE_REGS
    r209: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a163 (r209,l0) best SSE_REGS, allocno SSE_REGS
    r208: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a162 (r208,l0) best SSE_REGS, allocno SSE_REGS
    r207: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a166 (r207,l0) best SSE_REGS, allocno SSE_REGS
    r206: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a167 (r206,l0) best SSE_REGS, allocno SSE_REGS
    r205: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a169 (r205,l0) best SSE_REGS, allocno SSE_REGS
    r204: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a170 (r204,l0) best SSE_REGS, allocno SSE_REGS
    r203: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a171 (r203,l0) best SSE_REGS, allocno SSE_REGS
    r202: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a172 (r202,l0) best SSE_REGS, allocno SSE_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a173 (r201,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r200: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a158 (r200,l0) best SSE_REGS, allocno SSE_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a178 (r199,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a180 (r198,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a181 (r197,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a182 (r196,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a155 (r195,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a185 (r194,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a186 (r193,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a187 (r192,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a190 (r191,l0) best SSE_REGS, allocno SSE_REGS
    r190: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a191 (r190,l0) best SSE_REGS, allocno SSE_REGS
    r189: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a193 (r189,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r188: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a194 (r188,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r187: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a195 (r187,l0) best SSE_REGS, allocno SSE_REGS
    r186: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a197 (r186,l0) best SSE_REGS, allocno SSE_REGS
    r185: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a196 (r185,l0) best SSE_REGS, allocno SSE_REGS
    r184: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a200 (r184,l0) best SSE_REGS, allocno SSE_REGS
    r183: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a201 (r183,l0) best SSE_REGS, allocno SSE_REGS
    r182: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a203 (r182,l0) best SSE_REGS, allocno SSE_REGS
    r181: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a204 (r181,l0) best SSE_REGS, allocno SSE_REGS
    r180: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a205 (r180,l0) best SSE_REGS, allocno SSE_REGS
    r179: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a206 (r179,l0) best SSE_REGS, allocno SSE_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a207 (r178,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a192 (r177,l0) best SSE_REGS, allocno SSE_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a212 (r176,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a214 (r175,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a215 (r174,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a189 (r173,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a218 (r172,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a219 (r171,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a221 (r170,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a224 (r169,l0) best SSE_REGS, allocno SSE_REGS
    r168: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a225 (r168,l0) best SSE_REGS, allocno SSE_REGS
    r167: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a227 (r167,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r166: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a228 (r166,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r165: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a229 (r165,l0) best SSE_REGS, allocno SSE_REGS
    r164: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a231 (r164,l0) best SSE_REGS, allocno SSE_REGS
    r163: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a230 (r163,l0) best SSE_REGS, allocno SSE_REGS
    r162: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a234 (r162,l0) best SSE_REGS, allocno SSE_REGS
    r161: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a235 (r161,l0) best SSE_REGS, allocno SSE_REGS
    r160: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a237 (r160,l0) best SSE_REGS, allocno SSE_REGS
    r159: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a238 (r159,l0) best SSE_REGS, allocno SSE_REGS
    r158: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a239 (r158,l0) best SSE_REGS, allocno SSE_REGS
    r157: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a240 (r157,l0) best SSE_REGS, allocno SSE_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a241 (r156,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a226 (r155,l0) best SSE_REGS, allocno SSE_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a246 (r154,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a248 (r153,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a249 (r152,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a250 (r151,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a223 (r150,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a253 (r149,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a254 (r148,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a255 (r147,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a258 (r146,l0) best SSE_REGS, allocno SSE_REGS
    r145: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a259 (r145,l0) best SSE_REGS, allocno SSE_REGS
    r144: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a261 (r144,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r143: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a262 (r143,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r142: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a263 (r142,l0) best SSE_REGS, allocno SSE_REGS
    r141: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a265 (r141,l0) best SSE_REGS, allocno SSE_REGS
    r140: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a264 (r140,l0) best SSE_REGS, allocno SSE_REGS
    r139: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a268 (r139,l0) best SSE_REGS, allocno SSE_REGS
    r138: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a269 (r138,l0) best SSE_REGS, allocno SSE_REGS
    r137: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a271 (r137,l0) best SSE_REGS, allocno SSE_REGS
    r136: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a272 (r136,l0) best SSE_REGS, allocno SSE_REGS
    r135: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a273 (r135,l0) best SSE_REGS, allocno SSE_REGS
    r134: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a274 (r134,l0) best SSE_REGS, allocno SSE_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a275 (r133,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a260 (r132,l0) best SSE_REGS, allocno SSE_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a280 (r131,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a282 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a283 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a257 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a286 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a287 (r126,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a289 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a291 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a152 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a153 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a294 (r121,l0) best SSE_REGS, allocno SSE_REGS
    r120: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a298 (r120,l0) best SSE_REGS, allocno SSE_REGS
    r119: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a299 (r119,l0) best SSE_REGS, allocno SSE_REGS
    r118: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a300 (r118,l0) best SSE_REGS, allocno SSE_REGS
    r117: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a303 (r117,l0) best SSE_REGS, allocno SSE_REGS
    r116: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a304 (r116,l0) best SSE_REGS, allocno SSE_REGS
    r115: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a305 (r115,l0) best SSE_REGS, allocno SSE_REGS
    r114: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a307 (r114,l0) best SSE_REGS, allocno SSE_REGS
    r113: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a308 (r113,l0) best SSE_REGS, allocno SSE_REGS
    r112: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a309 (r112,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r111: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a312 (r111,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r110: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a314 (r110,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r109: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a301 (r109,l0) best SSE_REGS, allocno SSE_REGS
    r108: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a316 (r108,l0) best SSE_REGS, allocno SSE_REGS
    r107: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a318 (r107,l0) best SSE_REGS, allocno SSE_REGS
    r106: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a319 (r106,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r105: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a320 (r105,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r104: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a321 (r104,l0) best SSE_REGS, allocno SSE_REGS
    r103: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a297 (r103,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r102: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a325 (r102,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r101: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a327 (r101,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r100: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a328 (r100,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r99: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a329 (r99,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a332 (r98,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r97: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a334 (r97,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r96: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a335 (r96,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r95: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a336 (r95,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a337 (r94,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a339 (r93,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r92: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a340 (r92,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a342 (r91,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r90: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a345 (r90,l0) best SSE_REGS, allocno SSE_REGS
    r89: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a346 (r89,l0) best SSE_REGS, allocno SSE_REGS
    r88: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a347 (r88,l0) best SSE_REGS, allocno SSE_REGS
    r87: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a350 (r87,l0) best SSE_REGS, allocno SSE_REGS
    r86: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a351 (r86,l0) best SSE_REGS, allocno SSE_REGS
    r85: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a352 (r85,l0) best SSE_REGS, allocno SSE_REGS
    r84: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a354 (r84,l0) best SSE_REGS, allocno SSE_REGS
    r83: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a355 (r83,l0) best SSE_REGS, allocno SSE_REGS
    r82: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a356 (r82,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a359 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a361 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a348 (r79,l0) best SSE_REGS, allocno SSE_REGS
    r78: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a363 (r78,l0) best SSE_REGS, allocno SSE_REGS
    r77: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a365 (r77,l0) best SSE_REGS, allocno SSE_REGS
    r76: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a366 (r76,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r75: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a367 (r75,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r74: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a368 (r74,l0) best SSE_REGS, allocno SSE_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a371 (r73,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a373 (r72,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a374 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a375 (r70,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a378 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a380 (r68,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a381 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a382 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a383 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a385 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a387 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a391 (r62,l0) best SSE_REGS, allocno SSE_REGS
    r61: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a394 (r61,l0) best SSE_REGS, allocno SSE_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a396 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a395 (r59,l0) best SSE_REGS, allocno SSE_REGS

  a0(r315,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a1(r314,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a2(r218,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a3(r217,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a4(r459,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a5(r293,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a6(r313,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a7(r312,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a8(r298,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a9(r311,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a10(r310,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a11(r309,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a12(r306,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a13(r308,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a14(r307,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a15(r458,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a16(r457,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a17(r305,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a18(r304,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a19(r456,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a20(r303,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a21(r302,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a22(r301,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a23(r300,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a24(r299,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a25(r455,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a26(r454,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a27(r452,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:41 SSE_REGS:41 MMX_REGS:41 FP_TOP_SSE_REGS:196607 FP_SECOND_SSE_REGS:196607 FLOAT_SSE_REGS:196607 FLOAT_INT_REGS:196607 INT_SSE_REGS:41 FLOAT_INT_SSE_REGS:196607 ALL_REGS:196607 MEM:12
  a28(r453,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:28 SSE_REGS:28 MMX_REGS:28 FP_TOP_SSE_REGS:131072 FP_SECOND_SSE_REGS:131072 FLOAT_SSE_REGS:131072 FLOAT_INT_REGS:131072 INT_SSE_REGS:28 FLOAT_INT_SSE_REGS:131072 ALL_REGS:131072 MEM:8
  a29(r297,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a30(r451,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a31(r296,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a32(r295,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a33(r294,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a34(r450,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a35(r449,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a36(r292,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a37(r291,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a38(r290,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a39(r448,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a40(r270,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a41(r289,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a42(r288,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a43(r274,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a44(r287,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a45(r286,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a46(r285,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a47(r282,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a48(r284,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a49(r283,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a50(r447,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a51(r446,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a52(r281,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a53(r280,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a54(r445,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a55(r279,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a56(r278,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a57(r277,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a58(r276,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a59(r275,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a60(r444,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a61(r443,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a62(r441,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:41 SSE_REGS:41 MMX_REGS:41 FP_TOP_SSE_REGS:196607 FP_SECOND_SSE_REGS:196607 FLOAT_SSE_REGS:196607 FLOAT_INT_REGS:196607 INT_SSE_REGS:41 FLOAT_INT_SSE_REGS:196607 ALL_REGS:196607 MEM:12
  a63(r442,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:28 SSE_REGS:28 MMX_REGS:28 FP_TOP_SSE_REGS:131072 FP_SECOND_SSE_REGS:131072 FLOAT_SSE_REGS:131072 FLOAT_INT_REGS:131072 INT_SSE_REGS:28 FLOAT_INT_SSE_REGS:131072 ALL_REGS:131072 MEM:8
  a64(r273,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a65(r440,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a66(r272,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a67(r271,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a68(r439,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a69(r438,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a70(r269,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a71(r268,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a72(r437,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a73(r267,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a74(r436,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a75(r246,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a76(r266,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a77(r265,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a78(r251,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a79(r264,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a80(r263,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a81(r262,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a82(r259,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a83(r261,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a84(r260,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a85(r435,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a86(r434,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a87(r258,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a88(r257,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a89(r433,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a90(r256,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a91(r255,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a92(r254,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a93(r253,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a94(r252,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a95(r432,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a96(r431,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a97(r429,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:41 SSE_REGS:41 MMX_REGS:41 FP_TOP_SSE_REGS:196607 FP_SECOND_SSE_REGS:196607 FLOAT_SSE_REGS:196607 FLOAT_INT_REGS:196607 INT_SSE_REGS:41 FLOAT_INT_SSE_REGS:196607 ALL_REGS:196607 MEM:12
  a98(r430,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:28 SSE_REGS:28 MMX_REGS:28 FP_TOP_SSE_REGS:131072 FP_SECOND_SSE_REGS:131072 FLOAT_SSE_REGS:131072 FLOAT_INT_REGS:131072 INT_SSE_REGS:28 FLOAT_INT_SSE_REGS:131072 ALL_REGS:131072 MEM:8
  a99(r250,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a100(r428,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a101(r249,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a102(r248,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a103(r247,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a104(r427,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a105(r426,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a106(r245,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a107(r244,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a108(r243,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a109(r425,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a110(r223,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a111(r242,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a112(r241,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a113(r227,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a114(r240,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a115(r239,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a116(r238,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a117(r235,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a118(r237,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a119(r236,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a120(r424,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a121(r423,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a122(r234,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a123(r233,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a124(r422,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a125(r232,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a126(r231,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a127(r230,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a128(r229,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a129(r228,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a130(r421,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a131(r420,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a132(r418,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:41 SSE_REGS:41 MMX_REGS:41 FP_TOP_SSE_REGS:196607 FP_SECOND_SSE_REGS:196607 FLOAT_SSE_REGS:196607 FLOAT_INT_REGS:196607 INT_SSE_REGS:41 FLOAT_INT_SSE_REGS:196607 ALL_REGS:196607 MEM:12
  a133(r419,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:28 SSE_REGS:28 MMX_REGS:28 FP_TOP_SSE_REGS:131072 FP_SECOND_SSE_REGS:131072 FLOAT_SSE_REGS:131072 FLOAT_INT_REGS:131072 INT_SSE_REGS:28 FLOAT_INT_SSE_REGS:131072 ALL_REGS:131072 MEM:8
  a134(r226,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a135(r417,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a136(r225,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a137(r224,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a138(r416,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a139(r415,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a140(r222,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a141(r221,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a142(r414,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a143(r220,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a144(r413,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a145(r219,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a146(r412,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a147(r411,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a148(r216,l0) costs: AREG:28 DREG:28 CREG:28 BREG:28 SIREG:28 DIREG:28 AD_REGS:28 Q_REGS:28 NON_Q_REGS:28 INDEX_REGS:28 GENERAL_REGS:28 LEGACY_REGS:28 CLOBBERED_REGS:28 FP_TOP_REG:61 FP_SECOND_REG:61 FLOAT_REGS:61 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:49 FP_TOP_SSE_REGS:61 FP_SECOND_SSE_REGS:61 FLOAT_SSE_REGS:61 FLOAT_INT_REGS:61 INT_SSE_REGS:39 FLOAT_INT_SSE_REGS:61 ALL_REGS:61 MEM:22
  a149(r410,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a150(r215,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a151(r409,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a152(r123,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a153(r122,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a154(r408,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a155(r195,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a156(r214,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a157(r213,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a158(r200,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a159(r212,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a160(r211,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a161(r210,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a162(r208,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a163(r209,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a164(r407,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a165(r406,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a166(r207,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a167(r206,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a168(r405,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a169(r205,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a170(r204,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a171(r203,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a172(r202,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a173(r201,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a174(r404,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a175(r403,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a176(r401,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:41 SSE_REGS:41 MMX_REGS:41 FP_TOP_SSE_REGS:196607 FP_SECOND_SSE_REGS:196607 FLOAT_SSE_REGS:196607 FLOAT_INT_REGS:196607 INT_SSE_REGS:41 FLOAT_INT_SSE_REGS:196607 ALL_REGS:196607 MEM:12
  a177(r402,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:28 SSE_REGS:28 MMX_REGS:28 FP_TOP_SSE_REGS:131072 FP_SECOND_SSE_REGS:131072 FLOAT_SSE_REGS:131072 FLOAT_INT_REGS:131072 INT_SSE_REGS:28 FLOAT_INT_SSE_REGS:131072 ALL_REGS:131072 MEM:8
  a178(r199,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a179(r400,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a180(r198,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a181(r197,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a182(r196,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a183(r399,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a184(r398,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a185(r194,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a186(r193,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a187(r192,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a188(r397,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a189(r173,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a190(r191,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a191(r190,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a192(r177,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a193(r189,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a194(r188,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a195(r187,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a196(r185,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a197(r186,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a198(r396,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a199(r395,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a200(r184,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a201(r183,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a202(r394,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a203(r182,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a204(r181,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a205(r180,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a206(r179,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a207(r178,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a208(r393,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a209(r392,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a210(r390,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:41 SSE_REGS:41 MMX_REGS:41 FP_TOP_SSE_REGS:196607 FP_SECOND_SSE_REGS:196607 FLOAT_SSE_REGS:196607 FLOAT_INT_REGS:196607 INT_SSE_REGS:41 FLOAT_INT_SSE_REGS:196607 ALL_REGS:196607 MEM:12
  a211(r391,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:28 SSE_REGS:28 MMX_REGS:28 FP_TOP_SSE_REGS:131072 FP_SECOND_SSE_REGS:131072 FLOAT_SSE_REGS:131072 FLOAT_INT_REGS:131072 INT_SSE_REGS:28 FLOAT_INT_SSE_REGS:131072 ALL_REGS:131072 MEM:8
  a212(r176,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a213(r389,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a214(r175,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a215(r174,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a216(r388,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a217(r387,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a218(r172,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a219(r171,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a220(r386,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a221(r170,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a222(r385,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a223(r150,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a224(r169,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a225(r168,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a226(r155,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a227(r167,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a228(r166,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a229(r165,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a230(r163,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a231(r164,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a232(r384,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a233(r383,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a234(r162,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a235(r161,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a236(r382,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a237(r160,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a238(r159,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a239(r158,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a240(r157,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a241(r156,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a242(r381,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a243(r380,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a244(r378,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:41 SSE_REGS:41 MMX_REGS:41 FP_TOP_SSE_REGS:196607 FP_SECOND_SSE_REGS:196607 FLOAT_SSE_REGS:196607 FLOAT_INT_REGS:196607 INT_SSE_REGS:41 FLOAT_INT_SSE_REGS:196607 ALL_REGS:196607 MEM:12
  a245(r379,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:28 SSE_REGS:28 MMX_REGS:28 FP_TOP_SSE_REGS:131072 FP_SECOND_SSE_REGS:131072 FLOAT_SSE_REGS:131072 FLOAT_INT_REGS:131072 INT_SSE_REGS:28 FLOAT_INT_SSE_REGS:131072 ALL_REGS:131072 MEM:8
  a246(r154,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a247(r377,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a248(r153,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a249(r152,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a250(r151,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a251(r376,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a252(r375,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a253(r149,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a254(r148,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a255(r147,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a256(r374,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a257(r128,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a258(r146,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a259(r145,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a260(r132,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a261(r144,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a262(r143,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a263(r142,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a264(r140,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a265(r141,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a266(r373,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a267(r372,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a268(r139,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a269(r138,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a270(r371,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a271(r137,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a272(r136,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a273(r135,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a274(r134,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a275(r133,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a276(r370,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a277(r369,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a278(r367,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:41 SSE_REGS:41 MMX_REGS:41 FP_TOP_SSE_REGS:196607 FP_SECOND_SSE_REGS:196607 FLOAT_SSE_REGS:196607 FLOAT_INT_REGS:196607 INT_SSE_REGS:41 FLOAT_INT_SSE_REGS:196607 ALL_REGS:196607 MEM:12
  a279(r368,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:28 SSE_REGS:28 MMX_REGS:28 FP_TOP_SSE_REGS:131072 FP_SECOND_SSE_REGS:131072 FLOAT_SSE_REGS:131072 FLOAT_INT_REGS:131072 INT_SSE_REGS:28 FLOAT_INT_SSE_REGS:131072 ALL_REGS:131072 MEM:8
  a280(r131,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a281(r366,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a282(r130,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a283(r129,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a284(r365,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a285(r364,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a286(r127,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a287(r126,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a288(r363,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a289(r125,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a290(r362,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a291(r124,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a292(r361,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a293(r360,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a294(r121,l0) costs: AREG:28 DREG:28 CREG:28 BREG:28 SIREG:28 DIREG:28 AD_REGS:28 Q_REGS:28 NON_Q_REGS:28 INDEX_REGS:28 GENERAL_REGS:28 LEGACY_REGS:28 CLOBBERED_REGS:28 FP_TOP_REG:61 FP_SECOND_REG:61 FLOAT_REGS:61 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:49 FP_TOP_SSE_REGS:61 FP_SECOND_SSE_REGS:61 FLOAT_SSE_REGS:61 FLOAT_INT_REGS:61 INT_SSE_REGS:39 FLOAT_INT_SSE_REGS:61 ALL_REGS:61 MEM:22
  a295(r359,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a296(r358,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a297(r103,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a298(r120,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a299(r119,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a300(r118,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a301(r109,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a302(r357,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a303(r117,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a304(r116,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a305(r115,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:16
  a306(r356,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a307(r114,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:16
  a308(r113,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:16
  a309(r112,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a310(r355,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a311(r354,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a312(r111,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:41 SSE_REGS:41 MMX_REGS:41 FP_TOP_SSE_REGS:196607 FP_SECOND_SSE_REGS:196607 FLOAT_SSE_REGS:196607 FLOAT_INT_REGS:196607 INT_SSE_REGS:41 FLOAT_INT_SSE_REGS:196607 ALL_REGS:196607 MEM:11
  a313(r353,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:28 SSE_REGS:28 MMX_REGS:28 FP_TOP_SSE_REGS:131072 FP_SECOND_SSE_REGS:131072 FLOAT_SSE_REGS:131072 FLOAT_INT_REGS:131072 INT_SSE_REGS:28 FLOAT_INT_SSE_REGS:131072 ALL_REGS:131072 MEM:8
  a314(r110,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a315(r352,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a316(r108,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a317(r351,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a318(r107,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a319(r106,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a320(r105,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a321(r104,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a322(r350,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a323(r349,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a324(r348,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:30 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:38 MEM:12
  a325(r102,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a326(r347,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a327(r101,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a328(r100,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a329(r99,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a330(r346,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a331(r345,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:30 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:38 MEM:12
  a332(r98,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a333(r344,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a334(r97,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a335(r96,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a336(r95,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a337(r94,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a338(r343,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a339(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a340(r92,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a341(r342,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a342(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a343(r341,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a344(r340,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a345(r90,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a346(r89,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a347(r88,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a348(r79,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a349(r339,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:13
  a350(r87,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a351(r86,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a352(r85,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:16
  a353(r338,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a354(r84,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:16
  a355(r83,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:16
  a356(r82,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a357(r337,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a358(r336,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a359(r81,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:41 SSE_REGS:41 MMX_REGS:41 FP_TOP_SSE_REGS:196607 FP_SECOND_SSE_REGS:196607 FLOAT_SSE_REGS:196607 FLOAT_INT_REGS:196607 INT_SSE_REGS:41 FLOAT_INT_SSE_REGS:196607 ALL_REGS:196607 MEM:11
  a360(r335,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:28 SSE_REGS:28 MMX_REGS:28 FP_TOP_SSE_REGS:131072 FP_SECOND_SSE_REGS:131072 FLOAT_SSE_REGS:131072 FLOAT_INT_REGS:131072 INT_SSE_REGS:28 FLOAT_INT_SSE_REGS:131072 ALL_REGS:131072 MEM:8
  a361(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a362(r334,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a363(r78,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a364(r333,l0) costs: SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 INT_SSE_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:15
  a365(r77,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a366(r76,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a367(r75,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a368(r74,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a369(r332,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a370(r331,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:30 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:38 MEM:12
  a371(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a372(r330,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a373(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a374(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a375(r70,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a376(r329,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a377(r328,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:30 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:38 MEM:12
  a378(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a379(r327,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a380(r68,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a381(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a382(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a383(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a384(r326,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a385(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a386(r325,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a387(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a388(r324,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a389(r322,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a390(r323,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a391(r62,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a392(r321,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a393(r320,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a394(r61,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a395(r59,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a396(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a397(r319,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a398(r318,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a399(r317,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:30 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:38 MEM:12
  a400(r316,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:30 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:38 MEM:12

   Insn 543(l0): point = 0
   Insn 540(l0): point = 2
   Insn 536(l0): point = 4
   Insn 533(l0): point = 6
   Insn 356(l0): point = 9
   Insn 355(l0): point = 11
   Insn 354(l0): point = 13
   Insn 353(l0): point = 15
   Insn 530(l0): point = 18
   Insn 529(l0): point = 20
   Insn 527(l0): point = 22
   Insn 526(l0): point = 24
   Insn 525(l0): point = 26
   Insn 522(l0): point = 29
   Insn 519(l0): point = 32
   Insn 518(l0): point = 34
   Insn 517(l0): point = 36
   Insn 516(l0): point = 38
   Insn 515(l0): point = 40
   Insn 514(l0): point = 42
   Insn 513(l0): point = 44
   Insn 512(l0): point = 46
   Insn 511(l0): point = 48
   Insn 510(l0): point = 50
   Insn 509(l0): point = 52
   Insn 508(l0): point = 54
   Insn 507(l0): point = 56
   Insn 506(l0): point = 58
   Insn 505(l0): point = 60
   Insn 504(l0): point = 62
   Insn 503(l0): point = 64
   Insn 502(l0): point = 66
   Insn 501(l0): point = 68
   Insn 500(l0): point = 70
   Insn 499(l0): point = 72
   Insn 498(l0): point = 74
   Insn 497(l0): point = 76
   Insn 496(l0): point = 78
   Insn 495(l0): point = 80
   Insn 494(l0): point = 82
   Insn 493(l0): point = 84
   Insn 492(l0): point = 86
   Insn 491(l0): point = 88
   Insn 490(l0): point = 90
   Insn 489(l0): point = 92
   Insn 488(l0): point = 94
   Insn 487(l0): point = 96
   Insn 486(l0): point = 98
   Insn 485(l0): point = 100
   Insn 484(l0): point = 102
   Insn 483(l0): point = 104
   Insn 482(l0): point = 106
   Insn 481(l0): point = 108
   Insn 480(l0): point = 110
   Insn 479(l0): point = 112
   Insn 478(l0): point = 114
   Insn 477(l0): point = 116
   Insn 476(l0): point = 118
   Insn 475(l0): point = 120
   Insn 474(l0): point = 122
   Insn 473(l0): point = 124
   Insn 472(l0): point = 126
   Insn 471(l0): point = 128
   Insn 470(l0): point = 130
   Insn 469(l0): point = 132
   Insn 468(l0): point = 134
   Insn 467(l0): point = 136
   Insn 466(l0): point = 138
   Insn 465(l0): point = 140
   Insn 464(l0): point = 142
   Insn 463(l0): point = 144
   Insn 462(l0): point = 146
   Insn 461(l0): point = 148
   Insn 460(l0): point = 150
   Insn 459(l0): point = 152
   Insn 458(l0): point = 154
   Insn 457(l0): point = 156
   Insn 456(l0): point = 158
   Insn 455(l0): point = 160
   Insn 454(l0): point = 162
   Insn 453(l0): point = 164
   Insn 452(l0): point = 166
   Insn 451(l0): point = 168
   Insn 450(l0): point = 170
   Insn 449(l0): point = 172
   Insn 448(l0): point = 174
   Insn 447(l0): point = 176
   Insn 446(l0): point = 178
   Insn 444(l0): point = 181
   Insn 443(l0): point = 183
   Insn 442(l0): point = 185
   Insn 441(l0): point = 187
   Insn 560(l0): point = 190
   Insn 436(l0): point = 192
   Insn 435(l0): point = 194
   Insn 434(l0): point = 196
   Insn 433(l0): point = 198
   Insn 432(l0): point = 200
   Insn 431(l0): point = 202
   Insn 430(l0): point = 204
   Insn 429(l0): point = 206
   Insn 428(l0): point = 208
   Insn 427(l0): point = 210
   Insn 426(l0): point = 212
   Insn 425(l0): point = 214
   Insn 424(l0): point = 216
   Insn 423(l0): point = 218
   Insn 422(l0): point = 220
   Insn 421(l0): point = 222
   Insn 420(l0): point = 224
   Insn 419(l0): point = 226
   Insn 418(l0): point = 228
   Insn 417(l0): point = 230
   Insn 416(l0): point = 232
   Insn 415(l0): point = 234
   Insn 414(l0): point = 236
   Insn 413(l0): point = 238
   Insn 412(l0): point = 240
   Insn 411(l0): point = 242
   Insn 410(l0): point = 244
   Insn 409(l0): point = 246
   Insn 408(l0): point = 248
   Insn 407(l0): point = 250
   Insn 406(l0): point = 252
   Insn 405(l0): point = 254
   Insn 404(l0): point = 256
   Insn 403(l0): point = 258
   Insn 402(l0): point = 260
   Insn 401(l0): point = 262
   Insn 400(l0): point = 264
   Insn 399(l0): point = 266
   Insn 398(l0): point = 268
   Insn 397(l0): point = 270
   Insn 396(l0): point = 272
   Insn 395(l0): point = 274
   Insn 394(l0): point = 276
   Insn 393(l0): point = 278
   Insn 392(l0): point = 280
   Insn 391(l0): point = 282
   Insn 390(l0): point = 284
   Insn 389(l0): point = 286
   Insn 388(l0): point = 288
   Insn 387(l0): point = 290
   Insn 386(l0): point = 292
   Insn 385(l0): point = 294
   Insn 384(l0): point = 296
   Insn 383(l0): point = 298
   Insn 382(l0): point = 300
   Insn 381(l0): point = 302
   Insn 380(l0): point = 304
   Insn 379(l0): point = 306
   Insn 378(l0): point = 308
   Insn 377(l0): point = 310
   Insn 376(l0): point = 312
   Insn 375(l0): point = 314
   Insn 374(l0): point = 316
   Insn 373(l0): point = 318
   Insn 372(l0): point = 320
   Insn 371(l0): point = 322
   Insn 370(l0): point = 324
   Insn 369(l0): point = 326
   Insn 368(l0): point = 328
   Insn 367(l0): point = 330
   Insn 366(l0): point = 332
   Insn 365(l0): point = 334
   Insn 364(l0): point = 336
   Insn 363(l0): point = 338
   Insn 361(l0): point = 341
   Insn 360(l0): point = 343
   Insn 359(l0): point = 345
   Insn 358(l0): point = 347
   Insn 558(l0): point = 350
   Insn 349(l0): point = 352
   Insn 344(l0): point = 355
   Insn 343(l0): point = 357
   Insn 342(l0): point = 359
   Insn 341(l0): point = 362
   Insn 340(l0): point = 364
   Insn 339(l0): point = 366
   Insn 338(l0): point = 368
   Insn 337(l0): point = 370
   Insn 336(l0): point = 372
   Insn 163(l0): point = 375
   Insn 162(l0): point = 377
   Insn 161(l0): point = 379
   Insn 160(l0): point = 381
   Insn 333(l0): point = 384
   Insn 332(l0): point = 386
   Insn 330(l0): point = 388
   Insn 329(l0): point = 390
   Insn 328(l0): point = 392
   Insn 325(l0): point = 395
   Insn 322(l0): point = 398
   Insn 321(l0): point = 400
   Insn 320(l0): point = 402
   Insn 319(l0): point = 404
   Insn 318(l0): point = 406
   Insn 317(l0): point = 408
   Insn 316(l0): point = 410
   Insn 315(l0): point = 412
   Insn 314(l0): point = 414
   Insn 313(l0): point = 416
   Insn 312(l0): point = 418
   Insn 311(l0): point = 420
   Insn 310(l0): point = 422
   Insn 309(l0): point = 424
   Insn 308(l0): point = 426
   Insn 307(l0): point = 428
   Insn 306(l0): point = 430
   Insn 305(l0): point = 432
   Insn 304(l0): point = 434
   Insn 303(l0): point = 436
   Insn 302(l0): point = 438
   Insn 301(l0): point = 440
   Insn 300(l0): point = 442
   Insn 299(l0): point = 444
   Insn 298(l0): point = 446
   Insn 297(l0): point = 448
   Insn 296(l0): point = 450
   Insn 295(l0): point = 452
   Insn 294(l0): point = 454
   Insn 293(l0): point = 456
   Insn 292(l0): point = 458
   Insn 291(l0): point = 460
   Insn 290(l0): point = 462
   Insn 289(l0): point = 464
   Insn 288(l0): point = 466
   Insn 287(l0): point = 468
   Insn 286(l0): point = 470
   Insn 285(l0): point = 472
   Insn 284(l0): point = 474
   Insn 283(l0): point = 476
   Insn 282(l0): point = 478
   Insn 281(l0): point = 480
   Insn 280(l0): point = 482
   Insn 279(l0): point = 484
   Insn 278(l0): point = 486
   Insn 277(l0): point = 488
   Insn 276(l0): point = 490
   Insn 275(l0): point = 492
   Insn 274(l0): point = 494
   Insn 273(l0): point = 496
   Insn 272(l0): point = 498
   Insn 271(l0): point = 500
   Insn 270(l0): point = 502
   Insn 269(l0): point = 504
   Insn 268(l0): point = 506
   Insn 267(l0): point = 508
   Insn 266(l0): point = 510
   Insn 265(l0): point = 512
   Insn 264(l0): point = 514
   Insn 263(l0): point = 516
   Insn 262(l0): point = 518
   Insn 261(l0): point = 520
   Insn 260(l0): point = 522
   Insn 259(l0): point = 524
   Insn 258(l0): point = 526
   Insn 257(l0): point = 528
   Insn 256(l0): point = 530
   Insn 255(l0): point = 532
   Insn 254(l0): point = 534
   Insn 253(l0): point = 536
   Insn 252(l0): point = 538
   Insn 251(l0): point = 540
   Insn 249(l0): point = 543
   Insn 248(l0): point = 545
   Insn 247(l0): point = 547
   Insn 246(l0): point = 549
   Insn 556(l0): point = 552
   Insn 241(l0): point = 554
   Insn 240(l0): point = 556
   Insn 239(l0): point = 558
   Insn 238(l0): point = 560
   Insn 237(l0): point = 562
   Insn 236(l0): point = 564
   Insn 235(l0): point = 566
   Insn 234(l0): point = 568
   Insn 233(l0): point = 570
   Insn 232(l0): point = 572
   Insn 231(l0): point = 574
   Insn 230(l0): point = 576
   Insn 229(l0): point = 578
   Insn 228(l0): point = 580
   Insn 227(l0): point = 582
   Insn 226(l0): point = 584
   Insn 225(l0): point = 586
   Insn 224(l0): point = 588
   Insn 223(l0): point = 590
   Insn 222(l0): point = 592
   Insn 221(l0): point = 594
   Insn 220(l0): point = 596
   Insn 219(l0): point = 598
   Insn 218(l0): point = 600
   Insn 217(l0): point = 602
   Insn 216(l0): point = 604
   Insn 215(l0): point = 606
   Insn 214(l0): point = 608
   Insn 213(l0): point = 610
   Insn 212(l0): point = 612
   Insn 211(l0): point = 614
   Insn 210(l0): point = 616
   Insn 209(l0): point = 618
   Insn 208(l0): point = 620
   Insn 207(l0): point = 622
   Insn 206(l0): point = 624
   Insn 205(l0): point = 626
   Insn 204(l0): point = 628
   Insn 203(l0): point = 630
   Insn 202(l0): point = 632
   Insn 201(l0): point = 634
   Insn 200(l0): point = 636
   Insn 199(l0): point = 638
   Insn 198(l0): point = 640
   Insn 197(l0): point = 642
   Insn 196(l0): point = 644
   Insn 195(l0): point = 646
   Insn 194(l0): point = 648
   Insn 193(l0): point = 650
   Insn 192(l0): point = 652
   Insn 191(l0): point = 654
   Insn 190(l0): point = 656
   Insn 189(l0): point = 658
   Insn 188(l0): point = 660
   Insn 187(l0): point = 662
   Insn 186(l0): point = 664
   Insn 185(l0): point = 666
   Insn 184(l0): point = 668
   Insn 183(l0): point = 670
   Insn 182(l0): point = 672
   Insn 181(l0): point = 674
   Insn 180(l0): point = 676
   Insn 179(l0): point = 678
   Insn 178(l0): point = 680
   Insn 177(l0): point = 682
   Insn 176(l0): point = 684
   Insn 175(l0): point = 686
   Insn 174(l0): point = 688
   Insn 173(l0): point = 690
   Insn 172(l0): point = 692
   Insn 171(l0): point = 694
   Insn 170(l0): point = 696
   Insn 168(l0): point = 699
   Insn 167(l0): point = 701
   Insn 166(l0): point = 703
   Insn 165(l0): point = 705
   Insn 554(l0): point = 708
   Insn 156(l0): point = 710
   Insn 151(l0): point = 713
   Insn 150(l0): point = 715
   Insn 149(l0): point = 717
   Insn 148(l0): point = 720
   Insn 147(l0): point = 722
   Insn 146(l0): point = 724
   Insn 145(l0): point = 726
   Insn 144(l0): point = 728
   Insn 141(l0): point = 731
   Insn 140(l0): point = 733
   Insn 139(l0): point = 735
   Insn 138(l0): point = 737
   Insn 137(l0): point = 739
   Insn 136(l0): point = 741
   Insn 135(l0): point = 743
   Insn 134(l0): point = 745
   Insn 133(l0): point = 747
   Insn 132(l0): point = 749
   Insn 131(l0): point = 751
   Insn 130(l0): point = 753
   Insn 129(l0): point = 755
   Insn 128(l0): point = 757
   Insn 127(l0): point = 759
   Insn 126(l0): point = 761
   Insn 125(l0): point = 763
   Insn 124(l0): point = 765
   Insn 123(l0): point = 767
   Insn 122(l0): point = 769
   Insn 121(l0): point = 771
   Insn 120(l0): point = 773
   Insn 119(l0): point = 775
   Insn 118(l0): point = 777
   Insn 117(l0): point = 779
   Insn 116(l0): point = 781
   Insn 115(l0): point = 783
   Insn 114(l0): point = 785
   Insn 113(l0): point = 787
   Insn 112(l0): point = 789
   Insn 111(l0): point = 791
   Insn 110(l0): point = 793
   Insn 109(l0): point = 795
   Insn 108(l0): point = 797
   Insn 107(l0): point = 799
   Insn 106(l0): point = 801
   Insn 105(l0): point = 803
   Insn 104(l0): point = 805
   Insn 103(l0): point = 807
   Insn 102(l0): point = 809
   Insn 101(l0): point = 811
   Insn 100(l0): point = 813
   Insn 99(l0): point = 815
   Insn 98(l0): point = 817
   Insn 97(l0): point = 819
   Insn 96(l0): point = 821
   Insn 95(l0): point = 823
   Insn 93(l0): point = 826
   Insn 92(l0): point = 828
   Insn 91(l0): point = 830
   Insn 90(l0): point = 832
   Insn 89(l0): point = 834
   Insn 87(l0): point = 837
   Insn 86(l0): point = 839
   Insn 85(l0): point = 841
   Insn 84(l0): point = 843
   Insn 81(l0): point = 846
   Insn 80(l0): point = 848
   Insn 79(l0): point = 850
   Insn 78(l0): point = 852
   Insn 77(l0): point = 854
   Insn 76(l0): point = 856
   Insn 75(l0): point = 858
   Insn 74(l0): point = 860
   Insn 73(l0): point = 862
   Insn 72(l0): point = 864
   Insn 71(l0): point = 866
   Insn 70(l0): point = 868
   Insn 69(l0): point = 870
   Insn 68(l0): point = 872
   Insn 67(l0): point = 874
   Insn 66(l0): point = 876
   Insn 65(l0): point = 878
   Insn 64(l0): point = 880
   Insn 63(l0): point = 882
   Insn 62(l0): point = 884
   Insn 61(l0): point = 886
   Insn 60(l0): point = 888
   Insn 59(l0): point = 890
   Insn 58(l0): point = 892
   Insn 57(l0): point = 894
   Insn 56(l0): point = 896
   Insn 55(l0): point = 898
   Insn 54(l0): point = 900
   Insn 53(l0): point = 902
   Insn 52(l0): point = 904
   Insn 51(l0): point = 906
   Insn 50(l0): point = 908
   Insn 49(l0): point = 910
   Insn 48(l0): point = 912
   Insn 47(l0): point = 914
   Insn 46(l0): point = 916
   Insn 45(l0): point = 918
   Insn 44(l0): point = 920
   Insn 43(l0): point = 922
   Insn 42(l0): point = 924
   Insn 41(l0): point = 926
   Insn 40(l0): point = 928
   Insn 39(l0): point = 930
   Insn 38(l0): point = 932
   Insn 37(l0): point = 934
   Insn 36(l0): point = 936
   Insn 34(l0): point = 939
   Insn 33(l0): point = 941
   Insn 32(l0): point = 943
   Insn 31(l0): point = 945
   Insn 29(l0): point = 948
   Insn 28(l0): point = 950
   Insn 27(l0): point = 952
   Insn 26(l0): point = 954
   Insn 25(l0): point = 956
   Insn 24(l0): point = 958
   Insn 23(l0): point = 960
   Insn 22(l0): point = 962
   Insn 21(l0): point = 964
   Insn 20(l0): point = 966
   Insn 19(l0): point = 968
   Insn 18(l0): point = 970
   Insn 17(l0): point = 972
   Insn 16(l0): point = 974
   Insn 15(l0): point = 976
   Insn 14(l0): point = 978
   Insn 13(l0): point = 980
   Insn 12(l0): point = 982
   Insn 11(l0): point = 984
   Insn 10(l0): point = 986
   Insn 9(l0): point = 988
   Insn 5(l0): point = 990
   Insn 4(l0): point = 992
   Insn 3(l0): point = 994
   Insn 2(l0): point = 996
 a0(r315): [3..4]
 a1(r314): [5..6]
 a2(r218): [21..22]
 a3(r217): [23..24]
 a4(r459): [25..26]
 a5(r293): [33..96]
 a6(r313): [33..34]
 a7(r312): [35..36]
 a8(r298): [35..82]
 a9(r311): [37..38]
 a10(r310): [43..44]
 a11(r309): [45..46]
 a12(r306): [45..54]
 a13(r308): [47..48]
 a14(r307): [49..50]
 a15(r458): [51..52]
 a16(r457): [55..56]
 a17(r305): [55..58]
 a18(r304): [59..62]
 a19(r456): [59..60]
 a20(r303): [63..64]
 a21(r302): [63..66]
 a22(r301): [67..68]
 a23(r300): [67..70]
 a24(r299): [71..72]
 a25(r455): [73..74]
 a26(r454): [75..76]
 a27(r452): [77..80]
 a28(r453): [77..78]
 a29(r297): [83..84]
 a30(r451): [85..86]
 a31(r296): [85..88]
 a32(r295): [89..90]
 a33(r294): [91..92]
 a34(r450): [93..94]
 a35(r449): [97..98]
 a36(r292): [97..100]
 a37(r291): [101..102]
 a38(r290): [103..104]
 a39(r448): [105..106]
 a40(r270): [109..170]
 a41(r289): [109..110]
 a42(r288): [111..112]
 a43(r274): [111..158]
 a44(r287): [113..114]
 a45(r286): [119..120]
 a46(r285): [121..122]
 a47(r282): [121..130]
 a48(r284): [123..124]
 a49(r283): [125..126]
 a50(r447): [127..128]
 a51(r446): [131..132]
 a52(r281): [131..134]
 a53(r280): [135..138]
 a54(r445): [135..136]
 a55(r279): [139..140]
 a56(r278): [139..142]
 a57(r277): [143..144]
 a58(r276): [143..146]
 a59(r275): [147..148]
 a60(r444): [149..150]
 a61(r443): [151..152]
 a62(r441): [153..156]
 a63(r442): [153..154]
 a64(r273): [159..160]
 a65(r440): [161..162]
 a66(r272): [161..164]
 a67(r271): [165..166]
 a68(r439): [167..168]
 a69(r438): [171..172]
 a70(r269): [171..174]
 a71(r268): [175..176]
 a72(r437): [177..178]
 a73(r267): [184..185]
 a74(r436): [186..187]
 a75(r246): [193..256]
 a76(r266): [193..194]
 a77(r265): [195..196]
 a78(r251): [195..242]
 a79(r264): [197..198]
 a80(r263): [203..204]
 a81(r262): [205..206]
 a82(r259): [205..214]
 a83(r261): [207..208]
 a84(r260): [209..210]
 a85(r435): [211..212]
 a86(r434): [215..216]
 a87(r258): [215..218]
 a88(r257): [219..222]
 a89(r433): [219..220]
 a90(r256): [223..224]
 a91(r255): [223..226]
 a92(r254): [227..228]
 a93(r253): [227..230]
 a94(r252): [231..232]
 a95(r432): [233..234]
 a96(r431): [235..236]
 a97(r429): [237..240]
 a98(r430): [237..238]
 a99(r250): [243..244]
 a100(r428): [245..246]
 a101(r249): [245..248]
 a102(r248): [249..250]
 a103(r247): [251..252]
 a104(r427): [253..254]
 a105(r426): [257..258]
 a106(r245): [257..260]
 a107(r244): [261..262]
 a108(r243): [263..264]
 a109(r425): [265..266]
 a110(r223): [269..330]
 a111(r242): [269..270]
 a112(r241): [271..272]
 a113(r227): [271..318]
 a114(r240): [273..274]
 a115(r239): [279..280]
 a116(r238): [281..282]
 a117(r235): [281..290]
 a118(r237): [283..284]
 a119(r236): [285..286]
 a120(r424): [287..288]
 a121(r423): [291..292]
 a122(r234): [291..294]
 a123(r233): [295..298]
 a124(r422): [295..296]
 a125(r232): [299..300]
 a126(r231): [299..302]
 a127(r230): [303..304]
 a128(r229): [303..306]
 a129(r228): [307..308]
 a130(r421): [309..310]
 a131(r420): [311..312]
 a132(r418): [313..316]
 a133(r419): [313..314]
 a134(r226): [319..320]
 a135(r417): [321..322]
 a136(r225): [321..324]
 a137(r224): [325..326]
 a138(r416): [327..328]
 a139(r415): [331..332]
 a140(r222): [331..334]
 a141(r221): [335..336]
 a142(r414): [337..338]
 a143(r220): [344..345]
 a144(r413): [346..347]
 a145(r219): [12..13]
 a146(r412): [14..15]
 a147(r411): [358..359]
 a148(r216): [358..368]
 a149(r410): [365..366]
 a150(r215): [369..370]
 a151(r409): [371..372]
 a152(r123): [387..388]
 a153(r122): [389..390]
 a154(r408): [391..392]
 a155(r195): [399..460]
 a156(r214): [399..400]
 a157(r213): [401..402]
 a158(r200): [401..446]
 a159(r212): [403..404]
 a160(r211): [409..410]
 a161(r210): [411..412]
 a162(r208): [411..418]
 a163(r209): [413..414]
 a164(r407): [415..416]
 a165(r406): [419..420]
 a166(r207): [419..422]
 a167(r206): [423..426]
 a168(r405): [423..424]
 a169(r205): [427..428]
 a170(r204): [427..430]
 a171(r203): [431..432]
 a172(r202): [431..434]
 a173(r201): [435..436]
 a174(r404): [437..438]
 a175(r403): [439..440]
 a176(r401): [441..444]
 a177(r402): [441..442]
 a178(r199): [447..448]
 a179(r400): [449..450]
 a180(r198): [449..452]
 a181(r197): [453..454]
 a182(r196): [455..456]
 a183(r399): [457..458]
 a184(r398): [461..462]
 a185(r194): [461..464]
 a186(r193): [465..466]
 a187(r192): [467..468]
 a188(r397): [469..470]
 a189(r173): [473..532]
 a190(r191): [473..474]
 a191(r190): [475..476]
 a192(r177): [475..520]
 a193(r189): [477..478]
 a194(r188): [483..484]
 a195(r187): [485..486]
 a196(r185): [485..492]
 a197(r186): [487..488]
 a198(r396): [489..490]
 a199(r395): [493..494]
 a200(r184): [493..496]
 a201(r183): [497..500]
 a202(r394): [497..498]
 a203(r182): [501..502]
 a204(r181): [501..504]
 a205(r180): [505..506]
 a206(r179): [505..508]
 a207(r178): [509..510]
 a208(r393): [511..512]
 a209(r392): [513..514]
 a210(r390): [515..518]
 a211(r391): [515..516]
 a212(r176): [521..522]
 a213(r389): [523..524]
 a214(r175): [523..526]
 a215(r174): [527..528]
 a216(r388): [529..530]
 a217(r387): [533..534]
 a218(r172): [533..536]
 a219(r171): [537..538]
 a220(r386): [539..540]
 a221(r170): [546..547]
 a222(r385): [548..549]
 a223(r150): [555..616]
 a224(r169): [555..556]
 a225(r168): [557..558]
 a226(r155): [557..602]
 a227(r167): [559..560]
 a228(r166): [565..566]
 a229(r165): [567..568]
 a230(r163): [567..574]
 a231(r164): [569..570]
 a232(r384): [571..572]
 a233(r383): [575..576]
 a234(r162): [575..578]
 a235(r161): [579..582]
 a236(r382): [579..580]
 a237(r160): [583..584]
 a238(r159): [583..586]
 a239(r158): [587..588]
 a240(r157): [587..590]
 a241(r156): [591..592]
 a242(r381): [593..594]
 a243(r380): [595..596]
 a244(r378): [597..600]
 a245(r379): [597..598]
 a246(r154): [603..604]
 a247(r377): [605..606]
 a248(r153): [605..608]
 a249(r152): [609..610]
 a250(r151): [611..612]
 a251(r376): [613..614]
 a252(r375): [617..618]
 a253(r149): [617..620]
 a254(r148): [621..622]
 a255(r147): [623..624]
 a256(r374): [625..626]
 a257(r128): [629..688]
 a258(r146): [629..630]
 a259(r145): [631..632]
 a260(r132): [631..676]
 a261(r144): [633..634]
 a262(r143): [639..640]
 a263(r142): [641..642]
 a264(r140): [641..648]
 a265(r141): [643..644]
 a266(r373): [645..646]
 a267(r372): [649..650]
 a268(r139): [649..652]
 a269(r138): [653..656]
 a270(r371): [653..654]
 a271(r137): [657..658]
 a272(r136): [657..660]
 a273(r135): [661..662]
 a274(r134): [661..664]
 a275(r133): [665..666]
 a276(r370): [667..668]
 a277(r369): [669..670]
 a278(r367): [671..674]
 a279(r368): [671..672]
 a280(r131): [677..678]
 a281(r366): [679..680]
 a282(r130): [679..682]
 a283(r129): [683..684]
 a284(r365): [685..686]
 a285(r364): [689..690]
 a286(r127): [689..692]
 a287(r126): [693..694]
 a288(r363): [695..696]
 a289(r125): [702..703]
 a290(r362): [704..705]
 a291(r124): [378..379]
 a292(r361): [380..381]
 a293(r360): [716..717]
 a294(r121): [716..726]
 a295(r359): [723..724]
 a296(r358): [727..728]
 a297(r103): [732..787]
 a298(r120): [732..733]
 a299(r119): [734..735]
 a300(r118): [736..737]
 a301(r109): [736..767]
 a302(r357): [738..739]
 a303(r117): [738..741]
 a304(r116): [742..743]
 a305(r115): [744..747]
 a306(r356): [744..745]
 a307(r114): [748..749]
 a308(r113): [750..751]
 a309(r112): [752..753]
 a310(r355): [754..755]
 a311(r354): [756..757]
 a312(r111): [758..761]
 a313(r353): [758..759]
 a314(r110): [762..763]
 a315(r352): [764..765]
 a316(r108): [768..771]
 a317(r351): [768..769]
 a318(r107): [772..773]
 a319(r106): [774..775]
 a320(r105): [780..781]
 a321(r104): [782..783]
 a322(r350): [784..785]
 a323(r349): [788..789]
 a324(r348): [792..793]
 a325(r102): [794..795]
 a326(r347): [796..797]
 a327(r101): [796..799]
 a328(r100): [800..801]
 a329(r99): [802..803]
 a330(r346): [804..805]
 a331(r345): [808..809]
 a332(r98): [810..811]
 a333(r344): [812..813]
 a334(r97): [812..815]
 a335(r96): [816..817]
 a336(r95): [818..819]
 a337(r94): [820..821]
 a338(r343): [822..823]
 a339(r93): [829..830]
 a340(r92): [831..832]
 a341(r342): [833..834]
 a342(r91): [840..841]
 a343(r341): [842..843]
 a344(r340): [847..848]
 a345(r90): [847..850]
 a346(r89): [851..852]
 a347(r88): [853..854]
 a348(r79): [853..884]
 a349(r339): [855..856]
 a350(r87): [855..858]
 a351(r86): [859..860]
 a352(r85): [861..864]
 a353(r338): [861..862]
 a354(r84): [865..866]
 a355(r83): [867..868]
 a356(r82): [869..870]
 a357(r337): [871..872]
 a358(r336): [873..874]
 a359(r81): [875..878]
 a360(r335): [875..876]
 a361(r80): [879..880]
 a362(r334): [881..882]
 a363(r78): [885..888]
 a364(r333): [885..886]
 a365(r77): [889..890]
 a366(r76): [891..892]
 a367(r75): [897..898]
 a368(r74): [899..900]
 a369(r332): [901..902]
 a370(r331): [905..906]
 a371(r73): [907..908]
 a372(r330): [909..910]
 a373(r72): [909..912]
 a374(r71): [913..914]
 a375(r70): [915..916]
 a376(r329): [917..918]
 a377(r328): [921..922]
 a378(r69): [923..924]
 a379(r327): [925..926]
 a380(r68): [925..928]
 a381(r67): [929..930]
 a382(r66): [931..932]
 a383(r65): [933..934]
 a384(r326): [935..936]
 a385(r64): [942..943]
 a386(r325): [944..945]
 a387(r63): [951..952]
 a388(r324): [953..954]
 a389(r322): [957..958]
 a390(r323): [959..960]
 a391(r62): [959..962]
 a392(r321): [963..964]
 a393(r320): [967..968]
 a394(r61): [969..970]
 a395(r59): [969..976]
 a396(r60): [971..972]
 a397(r319): [973..974]
 a398(r318): [977..978]
 a399(r317): [981..982]
 a400(r316): [985..986]
Compressing live ranges: from 999 to 602 - 60%
Ranges after the compression:
 a0(r315): [0..1]
 a1(r314): [2..3]
 a2(r218): [8..9]
 a3(r217): [10..11]
 a4(r459): [12..13]
 a5(r293): [14..55]
 a6(r313): [14..15]
 a7(r312): [16..17]
 a8(r298): [16..45]
 a9(r311): [18..19]
 a10(r310): [20..21]
 a11(r309): [22..23]
 a12(r306): [22..29]
 a13(r308): [24..25]
 a14(r307): [26..27]
 a15(r458): [28..29]
 a16(r457): [30..31]
 a17(r305): [30..31]
 a18(r304): [32..33]
 a19(r456): [32..33]
 a20(r303): [34..35]
 a21(r302): [34..35]
 a22(r301): [36..37]
 a23(r300): [36..37]
 a24(r299): [38..39]
 a25(r455): [40..41]
 a26(r454): [42..43]
 a27(r452): [44..45]
 a28(r453): [44..45]
 a29(r297): [46..47]
 a30(r451): [48..49]
 a31(r296): [48..49]
 a32(r295): [50..51]
 a33(r294): [52..53]
 a34(r450): [54..55]
 a35(r449): [56..57]
 a36(r292): [56..57]
 a37(r291): [58..59]
 a38(r290): [60..61]
 a39(r448): [62..63]
 a40(r270): [64..103]
 a41(r289): [64..65]
 a42(r288): [66..67]
 a43(r274): [66..95]
 a44(r287): [68..69]
 a45(r286): [70..71]
 a46(r285): [72..73]
 a47(r282): [72..79]
 a48(r284): [74..75]
 a49(r283): [76..77]
 a50(r447): [78..79]
 a51(r446): [80..81]
 a52(r281): [80..81]
 a53(r280): [82..83]
 a54(r445): [82..83]
 a55(r279): [84..85]
 a56(r278): [84..85]
 a57(r277): [86..87]
 a58(r276): [86..87]
 a59(r275): [88..89]
 a60(r444): [90..91]
 a61(r443): [92..93]
 a62(r441): [94..95]
 a63(r442): [94..95]
 a64(r273): [96..97]
 a65(r440): [98..99]
 a66(r272): [98..99]
 a67(r271): [100..101]
 a68(r439): [102..103]
 a69(r438): [104..105]
 a70(r269): [104..105]
 a71(r268): [106..107]
 a72(r437): [108..109]
 a73(r267): [110..111]
 a74(r436): [112..113]
 a75(r246): [114..155]
 a76(r266): [114..115]
 a77(r265): [116..117]
 a78(r251): [116..145]
 a79(r264): [118..119]
 a80(r263): [120..121]
 a81(r262): [122..123]
 a82(r259): [122..129]
 a83(r261): [124..125]
 a84(r260): [126..127]
 a85(r435): [128..129]
 a86(r434): [130..131]
 a87(r258): [130..131]
 a88(r257): [132..133]
 a89(r433): [132..133]
 a90(r256): [134..135]
 a91(r255): [134..135]
 a92(r254): [136..137]
 a93(r253): [136..137]
 a94(r252): [138..139]
 a95(r432): [140..141]
 a96(r431): [142..143]
 a97(r429): [144..145]
 a98(r430): [144..145]
 a99(r250): [146..147]
 a100(r428): [148..149]
 a101(r249): [148..149]
 a102(r248): [150..151]
 a103(r247): [152..153]
 a104(r427): [154..155]
 a105(r426): [156..157]
 a106(r245): [156..157]
 a107(r244): [158..159]
 a108(r243): [160..161]
 a109(r425): [162..163]
 a110(r223): [164..203]
 a111(r242): [164..165]
 a112(r241): [166..167]
 a113(r227): [166..195]
 a114(r240): [168..169]
 a115(r239): [170..171]
 a116(r238): [172..173]
 a117(r235): [172..179]
 a118(r237): [174..175]
 a119(r236): [176..177]
 a120(r424): [178..179]
 a121(r423): [180..181]
 a122(r234): [180..181]
 a123(r233): [182..183]
 a124(r422): [182..183]
 a125(r232): [184..185]
 a126(r231): [184..185]
 a127(r230): [186..187]
 a128(r229): [186..187]
 a129(r228): [188..189]
 a130(r421): [190..191]
 a131(r420): [192..193]
 a132(r418): [194..195]
 a133(r419): [194..195]
 a134(r226): [196..197]
 a135(r417): [198..199]
 a136(r225): [198..199]
 a137(r224): [200..201]
 a138(r416): [202..203]
 a139(r415): [204..205]
 a140(r222): [204..205]
 a141(r221): [206..207]
 a142(r414): [208..209]
 a143(r220): [210..211]
 a144(r413): [212..213]
 a145(r219): [4..5]
 a146(r412): [6..7]
 a147(r411): [214..215]
 a148(r216): [214..217]
 a149(r410): [216..217]
 a150(r215): [218..219]
 a151(r409): [220..221]
 a152(r123): [226..227]
 a153(r122): [228..229]
 a154(r408): [230..231]
 a155(r195): [232..271]
 a156(r214): [232..233]
 a157(r213): [234..235]
 a158(r200): [234..261]
 a159(r212): [236..237]
 a160(r211): [238..239]
 a161(r210): [240..241]
 a162(r208): [240..245]
 a163(r209): [242..243]
 a164(r407): [244..245]
 a165(r406): [246..247]
 a166(r207): [246..247]
 a167(r206): [248..249]
 a168(r405): [248..249]
 a169(r205): [250..251]
 a170(r204): [250..251]
 a171(r203): [252..253]
 a172(r202): [252..253]
 a173(r201): [254..255]
 a174(r404): [256..257]
 a175(r403): [258..259]
 a176(r401): [260..261]
 a177(r402): [260..261]
 a178(r199): [262..263]
 a179(r400): [264..265]
 a180(r198): [264..265]
 a181(r197): [266..267]
 a182(r196): [268..269]
 a183(r399): [270..271]
 a184(r398): [272..273]
 a185(r194): [272..273]
 a186(r193): [274..275]
 a187(r192): [276..277]
 a188(r397): [278..279]
 a189(r173): [280..317]
 a190(r191): [280..281]
 a191(r190): [282..283]
 a192(r177): [282..309]
 a193(r189): [284..285]
 a194(r188): [286..287]
 a195(r187): [288..289]
 a196(r185): [288..293]
 a197(r186): [290..291]
 a198(r396): [292..293]
 a199(r395): [294..295]
 a200(r184): [294..295]
 a201(r183): [296..297]
 a202(r394): [296..297]
 a203(r182): [298..299]
 a204(r181): [298..299]
 a205(r180): [300..301]
 a206(r179): [300..301]
 a207(r178): [302..303]
 a208(r393): [304..305]
 a209(r392): [306..307]
 a210(r390): [308..309]
 a211(r391): [308..309]
 a212(r176): [310..311]
 a213(r389): [312..313]
 a214(r175): [312..313]
 a215(r174): [314..315]
 a216(r388): [316..317]
 a217(r387): [318..319]
 a218(r172): [318..319]
 a219(r171): [320..321]
 a220(r386): [322..323]
 a221(r170): [324..325]
 a222(r385): [326..327]
 a223(r150): [328..367]
 a224(r169): [328..329]
 a225(r168): [330..331]
 a226(r155): [330..357]
 a227(r167): [332..333]
 a228(r166): [334..335]
 a229(r165): [336..337]
 a230(r163): [336..341]
 a231(r164): [338..339]
 a232(r384): [340..341]
 a233(r383): [342..343]
 a234(r162): [342..343]
 a235(r161): [344..345]
 a236(r382): [344..345]
 a237(r160): [346..347]
 a238(r159): [346..347]
 a239(r158): [348..349]
 a240(r157): [348..349]
 a241(r156): [350..351]
 a242(r381): [352..353]
 a243(r380): [354..355]
 a244(r378): [356..357]
 a245(r379): [356..357]
 a246(r154): [358..359]
 a247(r377): [360..361]
 a248(r153): [360..361]
 a249(r152): [362..363]
 a250(r151): [364..365]
 a251(r376): [366..367]
 a252(r375): [368..369]
 a253(r149): [368..369]
 a254(r148): [370..371]
 a255(r147): [372..373]
 a256(r374): [374..375]
 a257(r128): [376..413]
 a258(r146): [376..377]
 a259(r145): [378..379]
 a260(r132): [378..405]
 a261(r144): [380..381]
 a262(r143): [382..383]
 a263(r142): [384..385]
 a264(r140): [384..389]
 a265(r141): [386..387]
 a266(r373): [388..389]
 a267(r372): [390..391]
 a268(r139): [390..391]
 a269(r138): [392..393]
 a270(r371): [392..393]
 a271(r137): [394..395]
 a272(r136): [394..395]
 a273(r135): [396..397]
 a274(r134): [396..397]
 a275(r133): [398..399]
 a276(r370): [400..401]
 a277(r369): [402..403]
 a278(r367): [404..405]
 a279(r368): [404..405]
 a280(r131): [406..407]
 a281(r366): [408..409]
 a282(r130): [408..409]
 a283(r129): [410..411]
 a284(r365): [412..413]
 a285(r364): [414..415]
 a286(r127): [414..415]
 a287(r126): [416..417]
 a288(r363): [418..419]
 a289(r125): [420..421]
 a290(r362): [422..423]
 a291(r124): [222..223]
 a292(r361): [224..225]
 a293(r360): [424..425]
 a294(r121): [424..427]
 a295(r359): [426..427]
 a296(r358): [428..429]
 a297(r103): [430..469]
 a298(r120): [430..431]
 a299(r119): [432..433]
 a300(r118): [434..435]
 a301(r109): [434..457]
 a302(r357): [436..437]
 a303(r117): [436..437]
 a304(r116): [438..439]
 a305(r115): [440..441]
 a306(r356): [440..441]
 a307(r114): [442..443]
 a308(r113): [444..445]
 a309(r112): [446..447]
 a310(r355): [448..449]
 a311(r354): [450..451]
 a312(r111): [452..453]
 a313(r353): [452..453]
 a314(r110): [454..455]
 a315(r352): [456..457]
 a316(r108): [458..459]
 a317(r351): [458..459]
 a318(r107): [460..461]
 a319(r106): [462..463]
 a320(r105): [464..465]
 a321(r104): [466..467]
 a322(r350): [468..469]
 a323(r349): [470..471]
 a324(r348): [472..473]
 a325(r102): [474..475]
 a326(r347): [476..477]
 a327(r101): [476..477]
 a328(r100): [478..479]
 a329(r99): [480..481]
 a330(r346): [482..483]
 a331(r345): [484..485]
 a332(r98): [486..487]
 a333(r344): [488..489]
 a334(r97): [488..489]
 a335(r96): [490..491]
 a336(r95): [492..493]
 a337(r94): [494..495]
 a338(r343): [496..497]
 a339(r93): [498..499]
 a340(r92): [500..501]
 a341(r342): [502..503]
 a342(r91): [504..505]
 a343(r341): [506..507]
 a344(r340): [508..509]
 a345(r90): [508..509]
 a346(r89): [510..511]
 a347(r88): [512..513]
 a348(r79): [512..535]
 a349(r339): [514..515]
 a350(r87): [514..515]
 a351(r86): [516..517]
 a352(r85): [518..519]
 a353(r338): [518..519]
 a354(r84): [520..521]
 a355(r83): [522..523]
 a356(r82): [524..525]
 a357(r337): [526..527]
 a358(r336): [528..529]
 a359(r81): [530..531]
 a360(r335): [530..531]
 a361(r80): [532..533]
 a362(r334): [534..535]
 a363(r78): [536..537]
 a364(r333): [536..537]
 a365(r77): [538..539]
 a366(r76): [540..541]
 a367(r75): [542..543]
 a368(r74): [544..545]
 a369(r332): [546..547]
 a370(r331): [548..549]
 a371(r73): [550..551]
 a372(r330): [552..553]
 a373(r72): [552..553]
 a374(r71): [554..555]
 a375(r70): [556..557]
 a376(r329): [558..559]
 a377(r328): [560..561]
 a378(r69): [562..563]
 a379(r327): [564..565]
 a380(r68): [564..565]
 a381(r67): [566..567]
 a382(r66): [568..569]
 a383(r65): [570..571]
 a384(r326): [572..573]
 a385(r64): [574..575]
 a386(r325): [576..577]
 a387(r63): [578..579]
 a388(r324): [580..581]
 a389(r322): [582..583]
 a390(r323): [584..585]
 a391(r62): [584..585]
 a392(r321): [586..587]
 a393(r320): [588..589]
 a394(r61): [590..591]
 a395(r59): [590..595]
 a396(r60): [592..593]
 a397(r319): [594..595]
 a398(r318): [596..597]
 a399(r317): [598..599]
 a400(r316): [600..601]
  regions=1, blocks=29, points=602
    allocnos=401 (big 0), copies=0, conflicts=0, ranges=401
Disposition:
  395:r59  l0    22  396:r60  l0     0  394:r61  l0    21  391:r62  l0    21
  387:r63  l0     0  385:r64  l0     0  383:r65  l0     0  382:r66  l0     0
  381:r67  l0     0  380:r68  l0     1  378:r69  l0     0  375:r70  l0     0
  374:r71  l0     0  373:r72  l0     1  371:r73  l0     0  368:r74  l0    21
  367:r75  l0    21  366:r76  l0    21  365:r77  l0    21  363:r78  l0    21
  348:r79  l0    21  361:r80  l0     0  359:r81  l0     0  356:r82  l0     0
  355:r83  l0    22  354:r84  l0    22  352:r85  l0    22  351:r86  l0    22
  350:r87  l0    22  347:r88  l0    22  346:r89  l0    21  345:r90  l0    21
  342:r91  l0     0  340:r92  l0     0  339:r93  l0     0  337:r94  l0     0
  336:r95  l0     0  335:r96  l0     0  334:r97  l0     1  332:r98  l0     0
  329:r99  l0     0  328:r100 l0     0  327:r101 l0     1  325:r102 l0     0
  297:r103 l0     3  321:r104 l0    21  320:r105 l0    21  319:r106 l0    21
  318:r107 l0    21  316:r108 l0    21  301:r109 l0    21  314:r110 l0     0
  312:r111 l0     0  309:r112 l0     0  308:r113 l0    22  307:r114 l0    22
  305:r115 l0    22  304:r116 l0    22  303:r117 l0    22  300:r118 l0    22
  299:r119 l0    21  298:r120 l0    21  294:r121 l0    21  153:r122 l0     0
  152:r123 l0     0  291:r124 l0     0  289:r125 l0     0  287:r126 l0     0
  286:r127 l0     1  257:r128 l0     3  283:r129 l0     0  282:r130 l0     1
  280:r131 l0     0  260:r132 l0   mem  275:r133 l0     0  274:r134 l0    22
  273:r135 l0    21  272:r136 l0    22  271:r137 l0    21  269:r138 l0    21
  268:r139 l0    21  264:r140 l0    22  265:r141 l0    21  263:r142 l0    21
  262:r143 l0    21  261:r144 l0    21  259:r145 l0    21  258:r146 l0    21
  255:r147 l0     0  254:r148 l0     0  253:r149 l0     1  223:r150 l0     3
  250:r151 l0     0  249:r152 l0     0  248:r153 l0     1  246:r154 l0     0
  226:r155 l0   mem  241:r156 l0     0  240:r157 l0    22  239:r158 l0    21
  238:r159 l0    22  237:r160 l0    21  235:r161 l0    21  234:r162 l0    21
  230:r163 l0    22  231:r164 l0    21  229:r165 l0    21  228:r166 l0    21
  227:r167 l0    21  225:r168 l0    21  224:r169 l0    21  221:r170 l0     0
  219:r171 l0     0  218:r172 l0     1  189:r173 l0     3  215:r174 l0     0
  214:r175 l0     1  212:r176 l0     0  192:r177 l0   mem  207:r178 l0     0
  206:r179 l0    22  205:r180 l0    21  204:r181 l0    22  203:r182 l0    21
  201:r183 l0    21  200:r184 l0    21  196:r185 l0    22  197:r186 l0    21
  195:r187 l0    21  194:r188 l0    21  193:r189 l0    21  191:r190 l0    21
  190:r191 l0    21  187:r192 l0     0  186:r193 l0     0  185:r194 l0     1
  155:r195 l0     3  182:r196 l0     0  181:r197 l0     0  180:r198 l0     1
  178:r199 l0     0  158:r200 l0   mem  173:r201 l0     0  172:r202 l0    22
  171:r203 l0    21  170:r204 l0    22  169:r205 l0    21  167:r206 l0    21
  166:r207 l0    21  162:r208 l0    22  163:r209 l0    21  161:r210 l0    21
  160:r211 l0    21  159:r212 l0    21  157:r213 l0    21  156:r214 l0    21
  150:r215 l0     0  148:r216 l0    21    3:r217 l0     0    2:r218 l0     0
  145:r219 l0     0  143:r220 l0     0  141:r221 l0     0  140:r222 l0     1
  110:r223 l0     3  137:r224 l0     0  136:r225 l0     1  134:r226 l0     0
  113:r227 l0   mem  129:r228 l0     0  128:r229 l0    22  127:r230 l0    21
  126:r231 l0    22  125:r232 l0    21  123:r233 l0    21  122:r234 l0    21
  117:r235 l0    22  119:r236 l0     0  118:r237 l0    21  116:r238 l0    21
  115:r239 l0    21  114:r240 l0    21  112:r241 l0    21  111:r242 l0    21
  108:r243 l0     0  107:r244 l0     0  106:r245 l0     1   75:r246 l0     3
  103:r247 l0     0  102:r248 l0     0  101:r249 l0     1   99:r250 l0     0
   78:r251 l0   mem   94:r252 l0     0   93:r253 l0    22   92:r254 l0    21
   91:r255 l0    22   90:r256 l0    21   88:r257 l0    21   87:r258 l0    21
   82:r259 l0    22   84:r260 l0     0   83:r261 l0    21   81:r262 l0    21
   80:r263 l0    21   79:r264 l0    21   77:r265 l0    21   76:r266 l0    21
   73:r267 l0     0   71:r268 l0     0   70:r269 l0     1   40:r270 l0     3
   67:r271 l0     0   66:r272 l0     1   64:r273 l0     0   43:r274 l0   mem
   59:r275 l0     0   58:r276 l0    22   57:r277 l0    21   56:r278 l0    22
   55:r279 l0    21   53:r280 l0    21   52:r281 l0    21   47:r282 l0    22
   49:r283 l0     0   48:r284 l0    21   46:r285 l0    21   45:r286 l0    21
   44:r287 l0    21   42:r288 l0    21   41:r289 l0    21   38:r290 l0     0
   37:r291 l0     0   36:r292 l0     1    5:r293 l0     3   33:r294 l0     0
   32:r295 l0     0   31:r296 l0     1   29:r297 l0     0    8:r298 l0   mem
   24:r299 l0     0   23:r300 l0    22   22:r301 l0    21   21:r302 l0    22
   20:r303 l0    21   18:r304 l0    21   17:r305 l0    21   12:r306 l0    22
   14:r307 l0     0   13:r308 l0    21   11:r309 l0    21   10:r310 l0    21
    9:r311 l0    21    7:r312 l0    21    6:r313 l0    21    1:r314 l0     0
    0:r315 l0     0  400:r316 l0     0  399:r317 l0     0  398:r318 l0     0
  397:r319 l0     0  393:r320 l0    21  392:r321 l0     0  389:r322 l0    21
  390:r323 l0    22  388:r324 l0     0  386:r325 l0     0  384:r326 l0     0
  379:r327 l0     0  377:r328 l0     0  376:r329 l0     0  372:r330 l0     0
  370:r331 l0     0  369:r332 l0    21  364:r333 l0    22  362:r334 l0     0
  360:r335 l0     1  358:r336 l0     0  357:r337 l0     0  353:r338 l0    23
  349:r339 l0    23  344:r340 l0     0  343:r341 l0     0  341:r342 l0     0
  338:r343 l0     0  333:r344 l0     0  331:r345 l0     0  330:r346 l0     0
  326:r347 l0     0  324:r348 l0     0  323:r349 l0     0  322:r350 l0    21
  317:r351 l0    22  315:r352 l0     0  313:r353 l0     1  311:r354 l0     0
  310:r355 l0     0  306:r356 l0    23  302:r357 l0    23  296:r358 l0     0
  295:r359 l0    22  293:r360 l0    22  292:r361 l0     0  290:r362 l0     0
  288:r363 l0     0  285:r364 l0     0  284:r365 l0     0  281:r366 l0     0
  278:r367 l0     0  279:r368 l0     1  277:r369 l0     0  276:r370 l0     0
  270:r371 l0    22  267:r372 l0    22  266:r373 l0     0  256:r374 l0     0
  252:r375 l0     0  251:r376 l0     0  247:r377 l0     0  244:r378 l0     0
  245:r379 l0     1  243:r380 l0     0  242:r381 l0     0  236:r382 l0    22
  233:r383 l0    22  232:r384 l0     0  222:r385 l0     0  220:r386 l0     0
  217:r387 l0     0  216:r388 l0     0  213:r389 l0     0  210:r390 l0     0
  211:r391 l0     1  209:r392 l0     0  208:r393 l0     0  202:r394 l0    22
  199:r395 l0    22  198:r396 l0     0  188:r397 l0     0  184:r398 l0     0
  183:r399 l0     0  179:r400 l0     0  176:r401 l0     0  177:r402 l0     1
  175:r403 l0     0  174:r404 l0     0  168:r405 l0    22  165:r406 l0    22
  164:r407 l0     0  154:r408 l0     0  151:r409 l0     0  149:r410 l0    22
  147:r411 l0    22  146:r412 l0     0  144:r413 l0     0  142:r414 l0     0
  139:r415 l0     0  138:r416 l0     0  135:r417 l0     0  132:r418 l0     0
  133:r419 l0     1  131:r420 l0     0  130:r421 l0     0  124:r422 l0    22
  121:r423 l0    22  120:r424 l0     0  109:r425 l0     0  105:r426 l0     0
  104:r427 l0     0  100:r428 l0     0   97:r429 l0     0   98:r430 l0     1
   96:r431 l0     0   95:r432 l0     0   89:r433 l0    22   86:r434 l0    22
   85:r435 l0     0   74:r436 l0     0   72:r437 l0     0   69:r438 l0     0
   68:r439 l0     0   65:r440 l0     0   62:r441 l0     0   63:r442 l0     1
   61:r443 l0     0   60:r444 l0     0   54:r445 l0    22   51:r446 l0    22
   50:r447 l0     0   39:r448 l0     0   35:r449 l0     0   34:r450 l0     0
   30:r451 l0     0   27:r452 l0     0   28:r453 l0     1   26:r454 l0     0
   25:r455 l0     0   19:r456 l0    22   16:r457 l0    22   15:r458 l0     0
    4:r459 l0     0
+++Costs: overall 123, reg 19, mem 104, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


int filter(float*, float*, Procpar_info*, Preprocess*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={12d,2u} r1={11d,1u} r2={11d,1u} r4={11d,1u} r5={11d,1u} r6={1d,28u} r7={1d,38u} r8={10d} r9={10d} r10={10d} r11={10d} r12={10d} r13={10d} r14={10d} r15={10d} r16={1d,27u} r17={131d,16u} r18={10d} r19={10d} r20={1d,152u,27e} r21={21d,20u} r22={11d} r23={11d} r24={11d} r25={11d} r26={11d} r27={11d} r28={11d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={11d} r38={11d} r39={10d} r40={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u,1e} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u,1e} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u,1e} r79={1d,1u} r80={1d,1u} r81={1d,2u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u,1e} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u,1e} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u,1e} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u,1e} r109={1d,1u} r110={1d,1u} r111={1d,2u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,2u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u,1e} r128={1d,1u} r129={1d,1u} r130={1d,1u,1e} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u,1e} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u,1e} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u,1e} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u,1e} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u,1e} r173={1d,1u} r174={1d,1u} r175={1d,1u,1e} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u,1e} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u,1e} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u,1e} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u,1e} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,2u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u,1e} r223={1d,1u} r224={1d,1u} r225={1d,1u,1e} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1e} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u,1e} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u,1e} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u,1e} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u,1e} r270={1d,1u} r271={1d,1u} r272={1d,1u,1e} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u,1e} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u,1e} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d,1u,1e} r297={1d,1u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u,1e} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={1d,1u} r346={1d,1u} r347={1d,1u} r348={1d,1u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,2u} r368={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,1u} r374={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r378={1d,2u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r382={1d,1u} r383={1d,1u} r384={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,1u} r388={1d,1u} r389={1d,1u} r390={1d,2u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,1u} r396={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r400={1d,1u} r401={1d,2u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r405={1d,1u} r406={1d,1u} r407={1d,1u} r408={1d,1u} r409={1d,1u} r410={1d,1u} r411={1d,1u} r412={1d,1u} r413={1d,1u} r414={1d,1u} r415={1d,1u} r416={1d,1u} r417={1d,1u} r418={1d,2u} r419={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r423={1d,1u} r424={1d,1u} r425={1d,1u} r426={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,2u} r430={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,1u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r437={1d,1u} r438={1d,1u} r439={1d,1u} r440={1d,1u} r441={1d,2u} r442={1d,1u} r443={1d,1u} r444={1d,1u} r445={1d,1u} r446={1d,1u} r447={1d,1u} r448={1d,1u} r449={1d,1u} r450={1d,1u} r451={1d,1u} r452={1d,2u} r453={1d,1u} r454={1d,1u} r455={1d,1u} r456={1d,1u} r457={1d,1u} r458={1d,1u} r459={1d,1u} 
;;    total ref usage 1751{992d,700u,59e} in 486{476 regular + 10 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 61 62 63 316 317 318 319 320 321 322 323 324
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
        (reg:DI 5 di [ sup_data ])) sim2fitman_preproc.cpp:433 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ sup_data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
        (reg:DI 4 si [ unsup_data ])) sim2fitman_preproc.cpp:433 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ unsup_data ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])
        (reg:DI 1 dx [ procpar_info ])) sim2fitman_preproc.cpp:433 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ procpar_info ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
        (reg:DI 2 cx [ preprocess ])) sim2fitman_preproc.cpp:433 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ preprocess ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:435 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (reg:SF 316)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:437 135 {*movsf_internal}
     (nil))
(insn 11 10 12 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 last_point_quality_unsup+0 S4 A32])
        (reg:SF 316)) sim2fitman_preproc.cpp:437 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 316)
        (nil)))
(insn 12 11 13 2 (set (reg:SF 317)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:437 135 {*movsf_internal}
     (nil))
(insn 13 12 14 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 first_point_ecc_unsup+0 S4 A32])
        (reg:SF 317)) sim2fitman_preproc.cpp:437 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 317)
        (nil)))
(insn 14 13 15 2 (set (reg/f:DI 318)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:439 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (reg:SF 59 [ D.6909 ])
        (mem/j:SF (reg/f:DI 318) [0 procpar_info_6(D)->acquision_time+0 S4 A64])) sim2fitman_preproc.cpp:439 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 318)
        (nil)))
(insn 16 15 17 2 (set (reg/f:DI 319)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:439 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 18 2 (set (reg:SI 60 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 319)
                (const_int 328 [0x148])) [0 procpar_info_6(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:439 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 319)
        (nil)))
(insn 18 17 19 2 (set (reg:SF 61 [ D.6909 ])
        (float:SF (reg:SI 60 [ D.6910 ]))) sim2fitman_preproc.cpp:439 240 {*floatsisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 60 [ D.6910 ])
        (nil)))
(insn 19 18 20 2 (set (reg:SF 320)
        (div:SF (reg:SF 59 [ D.6909 ])
            (reg:SF 61 [ D.6909 ]))) sim2fitman_preproc.cpp:439 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 61 [ D.6909 ])
        (expr_list:REG_DEAD (reg:SF 59 [ D.6909 ])
            (nil))))
(insn 20 19 21 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 dwell+0 S4 A32])
        (reg:SF 320)) sim2fitman_preproc.cpp:439 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 320)
        (nil)))
(insn 21 20 22 2 (set (reg/f:DI 321)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:440 87 {*movdi_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (reg:SF 62 [ D.6909 ])
        (mem/j:SF (plus:DI (reg/f:DI 321)
                (const_int 48 [0x30])) [0 preprocess_11(D)->pre_delay_time+0 S4 A32])) sim2fitman_preproc.cpp:440 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 321)
        (nil)))
(insn 23 22 24 2 (set (reg:SF 323)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:440 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+6 [0x0.f424p+20])
        (nil)))
(insn 24 23 25 2 (set (reg:SF 322)
        (div:SF (reg:SF 62 [ D.6909 ])
            (reg:SF 323))) sim2fitman_preproc.cpp:440 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 323)
        (expr_list:REG_DEAD (reg:SF 62 [ D.6909 ])
            (nil))))
(insn 25 24 26 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 delay+0 S4 A32])
        (reg:SF 322)) sim2fitman_preproc.cpp:440 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 322)
        (nil)))
(insn 26 25 27 2 (set (reg/f:DI 324)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:446 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 2 (set (reg:SI 63 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 324)
                (const_int 40 [0x28])) [0 preprocess_11(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:446 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 324)
        (nil)))
(insn 28 27 29 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 63 [ D.6910 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:446 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 63 [ D.6910 ])
        (nil)))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) sim2fitman_preproc.cpp:446 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 82)
;;  succ:       3 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 64 325
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg/f:DI 325)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:446 87 {*movdi_internal_rex64}
     (nil))
(insn 32 31 33 3 (set (reg:SI 64 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 325)
                (const_int 52 [0x34])) [0 preprocess_11(D)->pre_quecc_if+0 S4 A32])) sim2fitman_preproc.cpp:446 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 325)
        (nil)))
(insn 33 32 34 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 64 [ D.6910 ])
            (const_int 1 [0x1]))) sim2fitman_preproc.cpp:446 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 64 [ D.6910 ])
        (nil)))
(jump_insn 34 33 35 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) sim2fitman_preproc.cpp:446 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 82)
;;  succ:       4 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 4 (set (reg/f:DI 326)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:447 87 {*movdi_internal_rex64}
     (nil))
(insn 37 36 38 4 (set (reg:SI 65 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 326)
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:447 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 326)
        (nil)))
(insn 38 37 39 4 (set (reg:DI 66 [ D.6911 ])
        (sign_extend:DI (reg:SI 65 [ D.6910 ]))) sim2fitman_preproc.cpp:447 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 65 [ D.6910 ])
        (nil)))
(insn 39 38 40 4 (parallel [
            (set (reg:DI 67 [ D.6911 ])
                (ashift:DI (reg:DI 66 [ D.6911 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:447 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 66 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 40 39 41 4 (parallel [
            (set (reg:DI 68 [ D.6912 ])
                (plus:DI (reg:DI 67 [ D.6911 ])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:447 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 67 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 41 40 42 4 (set (reg/f:DI 327)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:447 87 {*movdi_internal_rex64}
     (nil))
(insn 42 41 43 4 (parallel [
            (set (reg/f:DI 69 [ D.6913 ])
                (plus:DI (reg:DI 68 [ D.6912 ])
                    (reg/f:DI 327)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:447 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 327)
        (expr_list:REG_DEAD (reg:DI 68 [ D.6912 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 68 [ D.6912 ]))
                    (nil))))))
(insn 43 42 44 4 (set (reg:SF 328)
        (mem:SF (reg/f:DI 69 [ D.6913 ]) [0 *_21+0 S4 A32])) sim2fitman_preproc.cpp:447 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 69 [ D.6913 ])
        (nil)))
(insn 44 43 45 4 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 last_point_quality_unsup+0 S4 A32])
        (reg:SF 328)) sim2fitman_preproc.cpp:447 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 328)
        (nil)))
(insn 45 44 46 4 (set (reg/f:DI 329)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:448 87 {*movdi_internal_rex64}
     (nil))
(insn 46 45 47 4 (set (reg:SI 70 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 329)
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:448 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 329)
        (nil)))
(insn 47 46 48 4 (set (reg:DI 71 [ D.6911 ])
        (sign_extend:DI (reg:SI 70 [ D.6910 ]))) sim2fitman_preproc.cpp:448 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 70 [ D.6910 ])
        (nil)))
(insn 48 47 49 4 (parallel [
            (set (reg:DI 72 [ D.6911 ])
                (ashift:DI (reg:DI 71 [ D.6911 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:448 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 71 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 49 48 50 4 (set (reg/f:DI 330)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:448 87 {*movdi_internal_rex64}
     (nil))
(insn 50 49 51 4 (parallel [
            (set (reg/f:DI 73 [ D.6913 ])
                (plus:DI (reg:DI 72 [ D.6911 ])
                    (reg/f:DI 330)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:448 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 330)
        (expr_list:REG_DEAD (reg:DI 72 [ D.6911 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 72 [ D.6911 ]))
                    (nil))))))
(insn 51 50 52 4 (set (reg:SF 331)
        (mem:SF (reg/f:DI 73 [ D.6913 ]) [0 *_26+0 S4 A32])) sim2fitman_preproc.cpp:448 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 73 [ D.6913 ])
        (nil)))
(insn 52 51 53 4 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 first_point_ecc_unsup+0 S4 A32])
        (reg:SF 331)) sim2fitman_preproc.cpp:448 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 331)
        (nil)))
(insn 53 52 54 4 (set (reg:SF 332)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 first_point_ecc_unsup+0 S4 A32])) sim2fitman_preproc.cpp:450 135 {*movsf_internal}
     (nil))
(insn 54 53 55 4 (set (reg:SF 74 [ D.6909 ])
        (div:SF (reg:SF 332)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [0 last_point_quality_unsup+0 S4 A32]))) sim2fitman_preproc.cpp:450 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 332)
        (nil)))
(insn 55 54 56 4 (set (reg:DF 75 [ D.6914 ])
        (float_extend:DF (reg:SF 74 [ D.6909 ]))) sim2fitman_preproc.cpp:450 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 74 [ D.6909 ])
        (nil)))
(insn 56 55 57 4 (set (reg:DF 21 xmm0)
        (reg:DF 75 [ D.6914 ])) sim2fitman_preproc.cpp:450 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 75 [ D.6914 ])
        (nil)))
(call_insn 57 56 58 4 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("log") [flags 0x41]  <function_decl 0x7f917db27b00 log>) [0 __builtin_log S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:450 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 58 57 59 4 (set (reg:DF 76 [ D.6914 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:450 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 59 58 60 4 (set (reg:SF 77 [ D.6909 ])
        (float_truncate:SF (reg:DF 76 [ D.6914 ]))) sim2fitman_preproc.cpp:450 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 76 [ D.6914 ])
        (nil)))
(insn 60 59 61 4 (set (reg:DF 78 [ D.6914 ])
        (float_extend:DF (reg:SF 77 [ D.6909 ]))) sim2fitman_preproc.cpp:450 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 77 [ D.6909 ])
        (nil)))
(insn 61 60 62 4 (set (reg:V2DF 333)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:450 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF -0.0 [-0x0.0p+0])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 62 61 63 4 (parallel [
            (set (reg:DF 79 [ D.6914 ])
                (neg:DF (reg:DF 78 [ D.6914 ])))
            (use (reg:V2DF 333))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:450 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 333)
        (expr_list:REG_DEAD (reg:DF 78 [ D.6914 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (neg:DF (reg:DF 78 [ D.6914 ]))
                    (nil))))))
(insn 63 62 64 4 (set (reg/f:DI 334)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:451 87 {*movdi_internal_rex64}
     (nil))
(insn 64 63 65 4 (set (reg:SI 80 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 334)
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:451 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 334)
        (nil)))
(insn 65 64 66 4 (parallel [
            (set (reg:SI 81 [ D.6910 ])
                (plus:SI (reg:SI 80 [ D.6910 ])
                    (const_int -2 [0xfffffffffffffffe])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:451 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 80 [ D.6910 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 66 65 67 4 (parallel [
            (set (reg:SI 335)
                (lshiftrt:SI (reg:SI 81 [ D.6910 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:451 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 67 66 68 4 (parallel [
            (set (reg:SI 336)
                (plus:SI (reg:SI 335)
                    (reg:SI 81 [ D.6910 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:451 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 335)
        (expr_list:REG_DEAD (reg:SI 81 [ D.6910 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 68 67 69 4 (parallel [
            (set (reg:SI 337)
                (ashiftrt:SI (reg:SI 336)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:451 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 336)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 69 68 70 4 (set (reg:SI 82 [ D.6910 ])
        (reg:SI 337)) sim2fitman_preproc.cpp:451 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 337)
        (nil)))
(insn 70 69 71 4 (set (reg:SF 83 [ D.6909 ])
        (float:SF (reg:SI 82 [ D.6910 ]))) sim2fitman_preproc.cpp:451 240 {*floatsisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 82 [ D.6910 ])
        (nil)))
(insn 71 70 72 4 (set (reg:SF 84 [ D.6909 ])
        (mult:SF (reg:SF 83 [ D.6909 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:451 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 83 [ D.6909 ])
        (nil)))
(insn 72 71 73 4 (set (reg:SF 85 [ D.6909 ])
        (plus:SF (reg:SF 84 [ D.6909 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:451 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 84 [ D.6909 ])
        (nil)))
(insn 73 72 74 4 (set (reg:V4SF 338)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:451 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 74 73 75 4 (parallel [
            (set (reg:SF 86 [ D.6909 ])
                (abs:SF (reg:SF 85 [ D.6909 ])))
            (use (reg:V4SF 338))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:451 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 338)
        (expr_list:REG_DEAD (reg:SF 85 [ D.6909 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:SF (reg:SF 85 [ D.6909 ]))
                    (nil))))))
(insn 75 74 76 4 (set (reg:DF 87 [ D.6914 ])
        (float_extend:DF (reg:SF 86 [ D.6909 ]))) sim2fitman_preproc.cpp:451 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 86 [ D.6909 ])
        (nil)))
(insn 76 75 77 4 (set (reg:DF 339)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:451 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 3.141592653589793115997963468544185161590576171875e+0 [0x0.c90fdaa22168cp+2])
        (nil)))
(insn 77 76 78 4 (set (reg:DF 88 [ D.6914 ])
        (mult:DF (reg:DF 87 [ D.6914 ])
            (reg:DF 339))) sim2fitman_preproc.cpp:451 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 339)
        (expr_list:REG_DEAD (reg:DF 87 [ D.6914 ])
            (nil))))
(insn 78 77 79 4 (set (reg:DF 89 [ D.6914 ])
        (div:DF (reg:DF 79 [ D.6914 ])
            (reg:DF 88 [ D.6914 ]))) sim2fitman_preproc.cpp:450 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 88 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 79 [ D.6914 ])
            (nil))))
(insn 79 78 80 4 (set (reg:SF 90 [ D.6909 ])
        (float_truncate:SF (reg:DF 89 [ D.6914 ]))) sim2fitman_preproc.cpp:451 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 89 [ D.6914 ])
        (nil)))
(insn 80 79 81 4 (set (reg/f:DI 340)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:451 87 {*movdi_internal_rex64}
     (nil))
(insn 81 80 82 4 (set (mem/j:SF (plus:DI (reg/f:DI 340)
                (const_int 28 [0x1c])) [0 preprocess_11(D)->comp_filter+0 S4 A32])
        (reg:SF 90 [ D.6909 ])) sim2fitman_preproc.cpp:451 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 340)
        (expr_list:REG_DEAD (reg:SF 90 [ D.6909 ])
            (nil))))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3
;;              4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91 341
(code_label 82 81 83 5 81 "" [2 uses])
(note 83 82 84 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 5 (set (reg/f:DI 341)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:454 87 {*movdi_internal_rex64}
     (nil))
(insn 85 84 86 5 (set (reg:SI 91 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 341)
                (const_int 40 [0x28])) [0 preprocess_11(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:454 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 341)
        (nil)))
(insn 86 85 87 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 91 [ D.6910 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:454 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 91 [ D.6910 ])
        (nil)))
(jump_insn 87 86 88 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 142)
            (pc))) sim2fitman_preproc.cpp:454 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 142)
;;  succ:       6 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 92 93 342
(note 88 87 89 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 89 88 90 6 (set (reg/f:DI 342)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:454 87 {*movdi_internal_rex64}
     (nil))
(insn 90 89 91 6 (parallel [
            (set (reg/f:DI 92 [ D.6915 ])
                (plus:DI (reg/f:DI 342)
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:454 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 342)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                    (const_int 76 [0x4c]))
                (nil)))))
(insn 91 90 92 6 (set (reg:SI 93 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 92 [ D.6915 ])
                (const_int 52 [0x34])) [0 _46->pre_quecc_if+0 S4 A32])) sim2fitman_preproc.cpp:454 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 92 [ D.6915 ])
        (nil)))
(insn 92 91 93 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ D.6910 ])
            (const_int 1 [0x1]))) sim2fitman_preproc.cpp:454 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 93 [ D.6910 ])
        (nil)))
(jump_insn 93 92 94 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 142)
            (pc))) sim2fitman_preproc.cpp:454 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 142)
;;  succ:       7 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357
(note 94 93 95 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 7 (set (reg/f:DI 343)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:455 87 {*movdi_internal_rex64}
     (nil))
(insn 96 95 97 7 (set (reg:SI 94 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 343)
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:455 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 343)
        (nil)))
(insn 97 96 98 7 (set (reg:DI 95 [ D.6911 ])
        (sign_extend:DI (reg:SI 94 [ D.6910 ]))) sim2fitman_preproc.cpp:455 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 94 [ D.6910 ])
        (nil)))
(insn 98 97 99 7 (parallel [
            (set (reg:DI 96 [ D.6911 ])
                (ashift:DI (reg:DI 95 [ D.6911 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:455 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 95 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 99 98 100 7 (parallel [
            (set (reg:DI 97 [ D.6912 ])
                (plus:DI (reg:DI 96 [ D.6911 ])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:455 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 96 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 100 99 101 7 (set (reg/f:DI 344)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:455 87 {*movdi_internal_rex64}
     (nil))
(insn 101 100 102 7 (parallel [
            (set (reg/f:DI 98 [ D.6913 ])
                (plus:DI (reg:DI 97 [ D.6912 ])
                    (reg/f:DI 344)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:455 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 344)
        (expr_list:REG_DEAD (reg:DI 97 [ D.6912 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 97 [ D.6912 ]))
                    (nil))))))
(insn 102 101 103 7 (set (reg:SF 345)
        (mem:SF (reg/f:DI 98 [ D.6913 ]) [0 *_52+0 S4 A32])) sim2fitman_preproc.cpp:455 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 98 [ D.6913 ])
        (nil)))
(insn 103 102 104 7 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 last_point_quality_unsup+0 S4 A32])
        (reg:SF 345)) sim2fitman_preproc.cpp:455 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 345)
        (nil)))
(insn 104 103 105 7 (set (reg/f:DI 346)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:456 87 {*movdi_internal_rex64}
     (nil))
(insn 105 104 106 7 (set (reg:SI 99 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 346)
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:456 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 346)
        (nil)))
(insn 106 105 107 7 (set (reg:DI 100 [ D.6911 ])
        (sign_extend:DI (reg:SI 99 [ D.6910 ]))) sim2fitman_preproc.cpp:456 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 99 [ D.6910 ])
        (nil)))
(insn 107 106 108 7 (parallel [
            (set (reg:DI 101 [ D.6911 ])
                (ashift:DI (reg:DI 100 [ D.6911 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:456 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 100 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 108 107 109 7 (set (reg/f:DI 347)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:456 87 {*movdi_internal_rex64}
     (nil))
(insn 109 108 110 7 (parallel [
            (set (reg/f:DI 102 [ D.6913 ])
                (plus:DI (reg:DI 101 [ D.6911 ])
                    (reg/f:DI 347)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:456 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 347)
        (expr_list:REG_DEAD (reg:DI 101 [ D.6911 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 101 [ D.6911 ]))
                    (nil))))))
(insn 110 109 111 7 (set (reg:SF 348)
        (mem:SF (reg/f:DI 102 [ D.6913 ]) [0 *_57+0 S4 A32])) sim2fitman_preproc.cpp:456 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 102 [ D.6913 ])
        (nil)))
(insn 111 110 112 7 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 first_point_ecc_unsup+0 S4 A32])
        (reg:SF 348)) sim2fitman_preproc.cpp:456 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 348)
        (nil)))
(insn 112 111 113 7 (set (reg/f:DI 349)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:458 87 {*movdi_internal_rex64}
     (nil))
(insn 113 112 114 7 (parallel [
            (set (reg/f:DI 103 [ D.6915 ])
                (plus:DI (reg/f:DI 349)
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:458 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 349)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                    (const_int 76 [0x4c]))
                (nil)))))
(insn 114 113 115 7 (set (reg:SF 350)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 first_point_ecc_unsup+0 S4 A32])) sim2fitman_preproc.cpp:458 135 {*movsf_internal}
     (nil))
(insn 115 114 116 7 (set (reg:SF 104 [ D.6909 ])
        (div:SF (reg:SF 350)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [0 last_point_quality_unsup+0 S4 A32]))) sim2fitman_preproc.cpp:458 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 350)
        (nil)))
(insn 116 115 117 7 (set (reg:DF 105 [ D.6914 ])
        (float_extend:DF (reg:SF 104 [ D.6909 ]))) sim2fitman_preproc.cpp:458 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 104 [ D.6909 ])
        (nil)))
(insn 117 116 118 7 (set (reg:DF 21 xmm0)
        (reg:DF 105 [ D.6914 ])) sim2fitman_preproc.cpp:458 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 105 [ D.6914 ])
        (nil)))
(call_insn 118 117 119 7 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("log") [flags 0x41]  <function_decl 0x7f917db27b00 log>) [0 __builtin_log S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:458 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 119 118 120 7 (set (reg:DF 106 [ D.6914 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:458 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 120 119 121 7 (set (reg:SF 107 [ D.6909 ])
        (float_truncate:SF (reg:DF 106 [ D.6914 ]))) sim2fitman_preproc.cpp:458 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 106 [ D.6914 ])
        (nil)))
(insn 121 120 122 7 (set (reg:DF 108 [ D.6914 ])
        (float_extend:DF (reg:SF 107 [ D.6909 ]))) sim2fitman_preproc.cpp:458 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 107 [ D.6909 ])
        (nil)))
(insn 122 121 123 7 (set (reg:V2DF 351)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:458 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF -0.0 [-0x0.0p+0])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 123 122 124 7 (parallel [
            (set (reg:DF 109 [ D.6914 ])
                (neg:DF (reg:DF 108 [ D.6914 ])))
            (use (reg:V2DF 351))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:458 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 351)
        (expr_list:REG_DEAD (reg:DF 108 [ D.6914 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (neg:DF (reg:DF 108 [ D.6914 ]))
                    (nil))))))
(insn 124 123 125 7 (set (reg/f:DI 352)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:459 87 {*movdi_internal_rex64}
     (nil))
(insn 125 124 126 7 (set (reg:SI 110 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 352)
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:459 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 352)
        (nil)))
(insn 126 125 127 7 (parallel [
            (set (reg:SI 111 [ D.6910 ])
                (plus:SI (reg:SI 110 [ D.6910 ])
                    (const_int -2 [0xfffffffffffffffe])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:459 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 110 [ D.6910 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 127 126 128 7 (parallel [
            (set (reg:SI 353)
                (lshiftrt:SI (reg:SI 111 [ D.6910 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:459 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 128 127 129 7 (parallel [
            (set (reg:SI 354)
                (plus:SI (reg:SI 353)
                    (reg:SI 111 [ D.6910 ])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:459 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 353)
        (expr_list:REG_DEAD (reg:SI 111 [ D.6910 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 129 128 130 7 (parallel [
            (set (reg:SI 355)
                (ashiftrt:SI (reg:SI 354)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:459 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 354)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 130 129 131 7 (set (reg:SI 112 [ D.6910 ])
        (reg:SI 355)) sim2fitman_preproc.cpp:459 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 355)
        (nil)))
(insn 131 130 132 7 (set (reg:SF 113 [ D.6909 ])
        (float:SF (reg:SI 112 [ D.6910 ]))) sim2fitman_preproc.cpp:459 240 {*floatsisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 112 [ D.6910 ])
        (nil)))
(insn 132 131 133 7 (set (reg:SF 114 [ D.6909 ])
        (mult:SF (reg:SF 113 [ D.6909 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:459 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 113 [ D.6909 ])
        (nil)))
(insn 133 132 134 7 (set (reg:SF 115 [ D.6909 ])
        (plus:SF (reg:SF 114 [ D.6909 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:459 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 114 [ D.6909 ])
        (nil)))
(insn 134 133 135 7 (set (reg:V4SF 356)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:459 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 135 134 136 7 (parallel [
            (set (reg:SF 116 [ D.6909 ])
                (abs:SF (reg:SF 115 [ D.6909 ])))
            (use (reg:V4SF 356))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:459 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 356)
        (expr_list:REG_DEAD (reg:SF 115 [ D.6909 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:SF (reg:SF 115 [ D.6909 ]))
                    (nil))))))
(insn 136 135 137 7 (set (reg:DF 117 [ D.6914 ])
        (float_extend:DF (reg:SF 116 [ D.6909 ]))) sim2fitman_preproc.cpp:459 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 116 [ D.6909 ])
        (nil)))
(insn 137 136 138 7 (set (reg:DF 357)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:459 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 3.141592653589793115997963468544185161590576171875e+0 [0x0.c90fdaa22168cp+2])
        (nil)))
(insn 138 137 139 7 (set (reg:DF 118 [ D.6914 ])
        (mult:DF (reg:DF 117 [ D.6914 ])
            (reg:DF 357))) sim2fitman_preproc.cpp:459 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 357)
        (expr_list:REG_DEAD (reg:DF 117 [ D.6914 ])
            (nil))))
(insn 139 138 140 7 (set (reg:DF 119 [ D.6914 ])
        (div:DF (reg:DF 109 [ D.6914 ])
            (reg:DF 118 [ D.6914 ]))) sim2fitman_preproc.cpp:458 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 118 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 109 [ D.6914 ])
            (nil))))
(insn 140 139 141 7 (set (reg:SF 120 [ D.6909 ])
        (float_truncate:SF (reg:DF 119 [ D.6914 ]))) sim2fitman_preproc.cpp:459 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 119 [ D.6914 ])
        (nil)))
(insn 141 140 142 7 (set (mem/j:SF (plus:DI (reg/f:DI 103 [ D.6915 ])
                (const_int 28 [0x1c])) [0 _59->comp_filter+0 S4 A32])
        (reg:SF 120 [ D.6909 ])) sim2fitman_preproc.cpp:459 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 120 [ D.6909 ])
        (expr_list:REG_DEAD (reg/f:DI 103 [ D.6915 ])
            (nil))))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;;              6
;;              7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 121 358 359
(code_label 142 141 143 8 82 "" [2 uses])
(note 143 142 144 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 144 143 145 8 (set (reg/f:DI 358)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:464 87 {*movdi_internal_rex64}
     (nil))
(insn 145 144 146 8 (set (reg:SF 121 [ D.6909 ])
        (mem/j:SF (plus:DI (reg/f:DI 358)
                (const_int 28 [0x1c])) [0 preprocess_11(D)->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:464 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 358)
        (nil)))
(insn 146 145 147 8 (set (reg:SF 359)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:464 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 147 146 148 8 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 121 [ D.6909 ])
            (reg:SF 359))) sim2fitman_preproc.cpp:464 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 359)
        (nil)))
(jump_insn 148 147 545 8 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 552)
            (pc))) sim2fitman_preproc.cpp:464 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 552)
;;  succ:       10
;;              9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121
;; lr  def 	 17 [flags] 360
(note 545 148 149 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 149 545 150 9 (set (reg:SF 360)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:464 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 150 149 151 9 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 121 [ D.6909 ])
            (reg:SF 360))) sim2fitman_preproc.cpp:464 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 360)
        (expr_list:REG_DEAD (reg:SF 121 [ D.6909 ])
            (nil))))
(jump_insn 151 150 552 9 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 334)
            (pc))) sim2fitman_preproc.cpp:464 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 334)
;;  succ:       10 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;;              8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 552 151 155 10 96 "" [1 uses])
(note 155 552 156 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 554 10 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:466 89 {*movsi_internal}
     (nil))
(jump_insn 554 156 555 10 (set (pc)
        (label_ref 326)) sim2fitman_preproc.cpp:466 650 {jump}
     (nil)
 -> 326)
;;  succ:       17 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 555 554 331)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 124 361
(code_label 331 555 159 11 88 "" [1 uses])
(note 159 331 160 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 11 (set (reg/f:DI 361)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:467 87 {*movdi_internal_rex64}
     (nil))
(insn 161 160 162 11 (set (reg:SI 124 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 361)
                (const_int 40 [0x28])) [0 preprocess_11(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:467 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 361)
        (nil)))
(insn 162 161 163 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 124 [ D.6910 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:467 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 124 [ D.6910 ])
        (nil)))
(jump_insn 163 162 164 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 244)
            (pc))) sim2fitman_preproc.cpp:467 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 244)
;;  succ:       12 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 125 362
(note 164 163 165 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 166 12 (set (reg/f:DI 362)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:467 87 {*movdi_internal_rex64}
     (nil))
(insn 166 165 167 12 (set (reg:SI 125 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 362)
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:467 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 362)
        (nil)))
(insn 167 166 168 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 125 [ D.6910 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:467 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 125 [ D.6910 ])
        (nil)))
(jump_insn 168 167 169 12 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 244)
            (pc))) sim2fitman_preproc.cpp:467 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 244)
;;  succ:       13 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384
(note 169 168 170 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 170 169 171 13 (set (reg:SI 363)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:468 89 {*movsi_internal}
     (nil))
(insn 171 170 172 13 (set (reg:DI 126 [ D.6911 ])
        (sign_extend:DI (reg:SI 363))) sim2fitman_preproc.cpp:468 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 363)
        (nil)))
(insn 172 171 173 13 (parallel [
            (set (reg:DI 127 [ D.6911 ])
                (ashift:DI (reg:DI 126 [ D.6911 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 126 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 173 172 174 13 (set (reg/f:DI 364)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:468 87 {*movdi_internal_rex64}
     (nil))
(insn 174 173 175 13 (parallel [
            (set (reg/f:DI 128 [ D.6913 ])
                (plus:DI (reg:DI 127 [ D.6911 ])
                    (reg/f:DI 364)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 364)
        (expr_list:REG_DEAD (reg:DI 127 [ D.6911 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                        (reg:DI 127 [ D.6911 ]))
                    (nil))))))
(insn 175 174 176 13 (set (reg:SI 365)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:468 89 {*movsi_internal}
     (nil))
(insn 176 175 177 13 (set (reg:DI 129 [ D.6911 ])
        (sign_extend:DI (reg:SI 365))) sim2fitman_preproc.cpp:468 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 365)
        (nil)))
(insn 177 176 178 13 (parallel [
            (set (reg:DI 130 [ D.6911 ])
                (ashift:DI (reg:DI 129 [ D.6911 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 129 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 178 177 179 13 (set (reg/f:DI 366)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:468 87 {*movdi_internal_rex64}
     (nil))
(insn 179 178 180 13 (parallel [
            (set (reg/f:DI 131 [ D.6913 ])
                (plus:DI (reg:DI 130 [ D.6911 ])
                    (reg/f:DI 366)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 366)
        (expr_list:REG_DEAD (reg:DI 130 [ D.6911 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                        (reg:DI 130 [ D.6911 ]))
                    (nil))))))
(insn 180 179 181 13 (set (reg:SF 132 [ D.6909 ])
        (mem:SF (reg/f:DI 131 [ D.6913 ]) [0 *_89+0 S4 A32])) sim2fitman_preproc.cpp:468 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 131 [ D.6913 ])
        (nil)))
(insn 181 180 182 13 (set (reg:SI 367)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:468 89 {*movsi_internal}
     (nil))
(insn 182 181 183 13 (parallel [
            (set (reg:SI 368)
                (lshiftrt:SI (reg:SI 367)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 183 182 184 13 (parallel [
            (set (reg:SI 369)
                (plus:SI (reg:SI 368)
                    (reg:SI 367)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 368)
        (expr_list:REG_DEAD (reg:SI 367)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 184 183 185 13 (parallel [
            (set (reg:SI 370)
                (ashiftrt:SI (reg:SI 369)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 369)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 185 184 186 13 (set (reg:SI 133 [ D.6910 ])
        (reg:SI 370)) sim2fitman_preproc.cpp:468 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 370)
        (nil)))
(insn 186 185 187 13 (set (reg:DF 134 [ D.6914 ])
        (float:DF (reg:SI 133 [ D.6910 ]))) sim2fitman_preproc.cpp:468 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 133 [ D.6910 ])
        (nil)))
(insn 187 186 188 13 (set (reg:DF 135 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:468 159 {*extendsfdf2_sse}
     (nil))
(insn 188 187 189 13 (set (reg:DF 136 [ D.6914 ])
        (mult:DF (reg:DF 134 [ D.6914 ])
            (reg:DF 135 [ D.6914 ]))) sim2fitman_preproc.cpp:468 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 135 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 134 [ D.6914 ])
            (nil))))
(insn 189 188 190 13 (set (reg:DF 137 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:468 159 {*extendsfdf2_sse}
     (nil))
(insn 190 189 191 13 (set (reg:DF 138 [ D.6914 ])
        (plus:DF (reg:DF 136 [ D.6914 ])
            (reg:DF 137 [ D.6914 ]))) sim2fitman_preproc.cpp:468 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 137 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 136 [ D.6914 ])
            (nil))))
(insn 191 190 192 13 (set (reg:V2DF 371)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:468 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 192 191 193 13 (parallel [
            (set (reg:DF 139 [ D.6914 ])
                (abs:DF (reg:DF 138 [ D.6914 ])))
            (use (reg:V2DF 371))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 371)
        (expr_list:REG_DEAD (reg:DF 138 [ D.6914 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:DF (reg:DF 138 [ D.6914 ]))
                    (nil))))))
(insn 193 192 194 13 (set (reg:DF 372)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:468 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 194 193 195 13 (set (reg:DF 140 [ D.6914 ])
        (mult:DF (reg:DF 139 [ D.6914 ])
            (reg:DF 372))) sim2fitman_preproc.cpp:468 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 372)
        (expr_list:REG_DEAD (reg:DF 139 [ D.6914 ])
            (nil))))
(insn 195 194 196 13 (set (reg/f:DI 373)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:468 87 {*movdi_internal_rex64}
     (nil))
(insn 196 195 197 13 (set (reg:SF 141 [ D.6909 ])
        (mem/j:SF (plus:DI (reg/f:DI 373)
                (const_int 28 [0x1c])) [0 preprocess_11(D)->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:468 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 373)
        (nil)))
(insn 197 196 198 13 (set (reg:DF 142 [ D.6914 ])
        (float_extend:DF (reg:SF 141 [ D.6909 ]))) sim2fitman_preproc.cpp:468 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 141 [ D.6909 ])
        (nil)))
(insn 198 197 199 13 (set (reg:DF 143 [ D.6914 ])
        (mult:DF (reg:DF 140 [ D.6914 ])
            (reg:DF 142 [ D.6914 ]))) sim2fitman_preproc.cpp:468 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 142 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 140 [ D.6914 ])
            (nil))))
(insn 199 198 200 13 (set (reg:DF 21 xmm0)
        (reg:DF 143 [ D.6914 ])) sim2fitman_preproc.cpp:468 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 143 [ D.6914 ])
        (nil)))
(call_insn 200 199 201 13 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:468 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 201 200 202 13 (set (reg:DF 144 [ D.6914 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:468 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 202 201 203 13 (set (reg:SF 145 [ D.6909 ])
        (float_truncate:SF (reg:DF 144 [ D.6914 ]))) sim2fitman_preproc.cpp:468 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 144 [ D.6914 ])
        (nil)))
(insn 203 202 204 13 (set (reg:SF 146 [ D.6909 ])
        (mult:SF (reg:SF 132 [ D.6909 ])
            (reg:SF 145 [ D.6909 ]))) sim2fitman_preproc.cpp:468 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 145 [ D.6909 ])
        (expr_list:REG_DEAD (reg:SF 132 [ D.6909 ])
            (nil))))
(insn 204 203 205 13 (set (mem:SF (reg/f:DI 128 [ D.6913 ]) [0 *_86+0 S4 A32])
        (reg:SF 146 [ D.6909 ])) sim2fitman_preproc.cpp:468 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 146 [ D.6909 ])
        (expr_list:REG_DEAD (reg/f:DI 128 [ D.6913 ])
            (nil))))
(insn 205 204 206 13 (set (reg:SI 374)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:469 89 {*movsi_internal}
     (nil))
(insn 206 205 207 13 (set (reg:DI 147 [ D.6912 ])
        (sign_extend:DI (reg:SI 374))) sim2fitman_preproc.cpp:469 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 374)
        (nil)))
(insn 207 206 208 13 (parallel [
            (set (reg:DI 148 [ D.6912 ])
                (plus:DI (reg:DI 147 [ D.6912 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 147 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 208 207 209 13 (parallel [
            (set (reg:DI 149 [ D.6912 ])
                (ashift:DI (reg:DI 148 [ D.6912 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 148 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 209 208 210 13 (set (reg/f:DI 375)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:469 87 {*movdi_internal_rex64}
     (nil))
(insn 210 209 211 13 (parallel [
            (set (reg/f:DI 150 [ D.6913 ])
                (plus:DI (reg:DI 149 [ D.6912 ])
                    (reg/f:DI 375)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 375)
        (expr_list:REG_DEAD (reg:DI 149 [ D.6912 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                        (reg:DI 149 [ D.6912 ]))
                    (nil))))))
(insn 211 210 212 13 (set (reg:SI 376)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:469 89 {*movsi_internal}
     (nil))
(insn 212 211 213 13 (set (reg:DI 151 [ D.6912 ])
        (sign_extend:DI (reg:SI 376))) sim2fitman_preproc.cpp:469 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 376)
        (nil)))
(insn 213 212 214 13 (parallel [
            (set (reg:DI 152 [ D.6912 ])
                (plus:DI (reg:DI 151 [ D.6912 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 151 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 214 213 215 13 (parallel [
            (set (reg:DI 153 [ D.6912 ])
                (ashift:DI (reg:DI 152 [ D.6912 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 152 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 215 214 216 13 (set (reg/f:DI 377)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:469 87 {*movdi_internal_rex64}
     (nil))
(insn 216 215 217 13 (parallel [
            (set (reg/f:DI 154 [ D.6913 ])
                (plus:DI (reg:DI 153 [ D.6912 ])
                    (reg/f:DI 377)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 377)
        (expr_list:REG_DEAD (reg:DI 153 [ D.6912 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                        (reg:DI 153 [ D.6912 ]))
                    (nil))))))
(insn 217 216 218 13 (set (reg:SF 155 [ D.6909 ])
        (mem:SF (reg/f:DI 154 [ D.6913 ]) [0 *_112+0 S4 A32])) sim2fitman_preproc.cpp:469 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 154 [ D.6913 ])
        (nil)))
(insn 218 217 219 13 (set (reg:SI 378)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:469 89 {*movsi_internal}
     (nil))
(insn 219 218 220 13 (parallel [
            (set (reg:SI 379)
                (lshiftrt:SI (reg:SI 378)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 220 219 221 13 (parallel [
            (set (reg:SI 380)
                (plus:SI (reg:SI 379)
                    (reg:SI 378)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 379)
        (expr_list:REG_DEAD (reg:SI 378)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 221 220 222 13 (parallel [
            (set (reg:SI 381)
                (ashiftrt:SI (reg:SI 380)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 380)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 222 221 223 13 (set (reg:SI 156 [ D.6910 ])
        (reg:SI 381)) sim2fitman_preproc.cpp:469 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 381)
        (nil)))
(insn 223 222 224 13 (set (reg:DF 157 [ D.6914 ])
        (float:DF (reg:SI 156 [ D.6910 ]))) sim2fitman_preproc.cpp:469 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 156 [ D.6910 ])
        (nil)))
(insn 224 223 225 13 (set (reg:DF 158 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:469 159 {*extendsfdf2_sse}
     (nil))
(insn 225 224 226 13 (set (reg:DF 159 [ D.6914 ])
        (mult:DF (reg:DF 157 [ D.6914 ])
            (reg:DF 158 [ D.6914 ]))) sim2fitman_preproc.cpp:469 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 158 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 157 [ D.6914 ])
            (nil))))
(insn 226 225 227 13 (set (reg:DF 160 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:469 159 {*extendsfdf2_sse}
     (nil))
(insn 227 226 228 13 (set (reg:DF 161 [ D.6914 ])
        (plus:DF (reg:DF 159 [ D.6914 ])
            (reg:DF 160 [ D.6914 ]))) sim2fitman_preproc.cpp:469 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 160 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 159 [ D.6914 ])
            (nil))))
(insn 228 227 229 13 (set (reg:V2DF 382)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:469 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 229 228 230 13 (parallel [
            (set (reg:DF 162 [ D.6914 ])
                (abs:DF (reg:DF 161 [ D.6914 ])))
            (use (reg:V2DF 382))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 382)
        (expr_list:REG_DEAD (reg:DF 161 [ D.6914 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:DF (reg:DF 161 [ D.6914 ]))
                    (nil))))))
(insn 230 229 231 13 (set (reg:DF 383)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:469 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 231 230 232 13 (set (reg:DF 163 [ D.6914 ])
        (mult:DF (reg:DF 162 [ D.6914 ])
            (reg:DF 383))) sim2fitman_preproc.cpp:469 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 383)
        (expr_list:REG_DEAD (reg:DF 162 [ D.6914 ])
            (nil))))
(insn 232 231 233 13 (set (reg/f:DI 384)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:469 87 {*movdi_internal_rex64}
     (nil))
(insn 233 232 234 13 (set (reg:SF 164 [ D.6909 ])
        (mem/j:SF (plus:DI (reg/f:DI 384)
                (const_int 28 [0x1c])) [0 preprocess_11(D)->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:469 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 384)
        (nil)))
(insn 234 233 235 13 (set (reg:DF 165 [ D.6914 ])
        (float_extend:DF (reg:SF 164 [ D.6909 ]))) sim2fitman_preproc.cpp:469 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 164 [ D.6909 ])
        (nil)))
(insn 235 234 236 13 (set (reg:DF 166 [ D.6914 ])
        (mult:DF (reg:DF 163 [ D.6914 ])
            (reg:DF 165 [ D.6914 ]))) sim2fitman_preproc.cpp:469 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 165 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 163 [ D.6914 ])
            (nil))))
(insn 236 235 237 13 (set (reg:DF 21 xmm0)
        (reg:DF 166 [ D.6914 ])) sim2fitman_preproc.cpp:469 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 166 [ D.6914 ])
        (nil)))
(call_insn 237 236 238 13 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:469 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 238 237 239 13 (set (reg:DF 167 [ D.6914 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:469 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 239 238 240 13 (set (reg:SF 168 [ D.6909 ])
        (float_truncate:SF (reg:DF 167 [ D.6914 ]))) sim2fitman_preproc.cpp:469 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 167 [ D.6914 ])
        (nil)))
(insn 240 239 241 13 (set (reg:SF 169 [ D.6909 ])
        (mult:SF (reg:SF 155 [ D.6909 ])
            (reg:SF 168 [ D.6909 ]))) sim2fitman_preproc.cpp:469 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 168 [ D.6909 ])
        (expr_list:REG_DEAD (reg:SF 155 [ D.6909 ])
            (nil))))
(insn 241 240 556 13 (set (mem:SF (reg/f:DI 150 [ D.6913 ]) [0 *_108+0 S4 A32])
        (reg:SF 169 [ D.6909 ])) sim2fitman_preproc.cpp:469 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 169 [ D.6909 ])
        (expr_list:REG_DEAD (reg/f:DI 150 [ D.6913 ])
            (nil))))
(jump_insn 556 241 557 13 (set (pc)
        (label_ref 323)) sim2fitman_preproc.cpp:469 650 {jump}
     (nil)
 -> 323)
;;  succ:       16 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 557 556 244)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11
;;              12
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 170 385
(code_label 244 557 245 14 86 "" [2 uses])
(note 245 244 246 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 246 245 247 14 (set (reg/f:DI 385)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:470 87 {*movdi_internal_rex64}
     (nil))
(insn 247 246 248 14 (set (reg:SI 170 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 385)
                (const_int 40 [0x28])) [0 preprocess_11(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:470 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 385)
        (nil)))
(insn 248 247 249 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 170 [ D.6910 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:470 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 170 [ D.6910 ])
        (nil)))
(jump_insn 249 248 250 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 323)
            (pc))) sim2fitman_preproc.cpp:470 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 323)
;;  succ:       15 (FALLTHRU)
;;              16
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407
(note 250 249 251 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 251 250 252 15 (set (reg:SI 386)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:471 89 {*movsi_internal}
     (nil))
(insn 252 251 253 15 (set (reg:DI 171 [ D.6911 ])
        (sign_extend:DI (reg:SI 386))) sim2fitman_preproc.cpp:471 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 386)
        (nil)))
(insn 253 252 254 15 (parallel [
            (set (reg:DI 172 [ D.6911 ])
                (ashift:DI (reg:DI 171 [ D.6911 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 171 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 254 253 255 15 (set (reg/f:DI 387)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:471 87 {*movdi_internal_rex64}
     (nil))
(insn 255 254 256 15 (parallel [
            (set (reg/f:DI 173 [ D.6913 ])
                (plus:DI (reg:DI 172 [ D.6911 ])
                    (reg/f:DI 387)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 387)
        (expr_list:REG_DEAD (reg:DI 172 [ D.6911 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                        (reg:DI 172 [ D.6911 ]))
                    (nil))))))
(insn 256 255 257 15 (set (reg:SI 388)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:471 89 {*movsi_internal}
     (nil))
(insn 257 256 258 15 (set (reg:DI 174 [ D.6911 ])
        (sign_extend:DI (reg:SI 388))) sim2fitman_preproc.cpp:471 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 388)
        (nil)))
(insn 258 257 259 15 (parallel [
            (set (reg:DI 175 [ D.6911 ])
                (ashift:DI (reg:DI 174 [ D.6911 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 174 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 259 258 260 15 (set (reg/f:DI 389)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:471 87 {*movdi_internal_rex64}
     (nil))
(insn 260 259 261 15 (parallel [
            (set (reg/f:DI 176 [ D.6913 ])
                (plus:DI (reg:DI 175 [ D.6911 ])
                    (reg/f:DI 389)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 389)
        (expr_list:REG_DEAD (reg:DI 175 [ D.6911 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                        (reg:DI 175 [ D.6911 ]))
                    (nil))))))
(insn 261 260 262 15 (set (reg:SF 177 [ D.6909 ])
        (mem:SF (reg/f:DI 176 [ D.6913 ]) [0 *_134+0 S4 A32])) sim2fitman_preproc.cpp:471 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 176 [ D.6913 ])
        (nil)))
(insn 262 261 263 15 (set (reg:SI 390)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:471 89 {*movsi_internal}
     (nil))
(insn 263 262 264 15 (parallel [
            (set (reg:SI 391)
                (lshiftrt:SI (reg:SI 390)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 264 263 265 15 (parallel [
            (set (reg:SI 392)
                (plus:SI (reg:SI 391)
                    (reg:SI 390)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 391)
        (expr_list:REG_DEAD (reg:SI 390)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 265 264 266 15 (parallel [
            (set (reg:SI 393)
                (ashiftrt:SI (reg:SI 392)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 392)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 266 265 267 15 (set (reg:SI 178 [ D.6910 ])
        (reg:SI 393)) sim2fitman_preproc.cpp:471 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 393)
        (nil)))
(insn 267 266 268 15 (set (reg:DF 179 [ D.6914 ])
        (float:DF (reg:SI 178 [ D.6910 ]))) sim2fitman_preproc.cpp:471 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 178 [ D.6910 ])
        (nil)))
(insn 268 267 269 15 (set (reg:DF 180 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:471 159 {*extendsfdf2_sse}
     (nil))
(insn 269 268 270 15 (set (reg:DF 181 [ D.6914 ])
        (mult:DF (reg:DF 179 [ D.6914 ])
            (reg:DF 180 [ D.6914 ]))) sim2fitman_preproc.cpp:471 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 180 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 179 [ D.6914 ])
            (nil))))
(insn 270 269 271 15 (set (reg:DF 182 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:471 159 {*extendsfdf2_sse}
     (nil))
(insn 271 270 272 15 (set (reg:DF 183 [ D.6914 ])
        (plus:DF (reg:DF 181 [ D.6914 ])
            (reg:DF 182 [ D.6914 ]))) sim2fitman_preproc.cpp:471 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 182 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 181 [ D.6914 ])
            (nil))))
(insn 272 271 273 15 (set (reg:V2DF 394)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:471 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 273 272 274 15 (parallel [
            (set (reg:DF 184 [ D.6914 ])
                (abs:DF (reg:DF 183 [ D.6914 ])))
            (use (reg:V2DF 394))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 394)
        (expr_list:REG_DEAD (reg:DF 183 [ D.6914 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:DF (reg:DF 183 [ D.6914 ]))
                    (nil))))))
(insn 274 273 275 15 (set (reg:DF 395)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:471 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 275 274 276 15 (set (reg:DF 185 [ D.6914 ])
        (mult:DF (reg:DF 184 [ D.6914 ])
            (reg:DF 395))) sim2fitman_preproc.cpp:471 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 395)
        (expr_list:REG_DEAD (reg:DF 184 [ D.6914 ])
            (nil))))
(insn 276 275 277 15 (set (reg/f:DI 396)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:471 87 {*movdi_internal_rex64}
     (nil))
(insn 277 276 278 15 (set (reg:SF 186 [ D.6909 ])
        (mem/j:SF (plus:DI (reg/f:DI 396)
                (const_int 28 [0x1c])) [0 preprocess_11(D)->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:471 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 396)
        (nil)))
(insn 278 277 279 15 (set (reg:DF 187 [ D.6914 ])
        (float_extend:DF (reg:SF 186 [ D.6909 ]))) sim2fitman_preproc.cpp:471 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 186 [ D.6909 ])
        (nil)))
(insn 279 278 280 15 (set (reg:DF 188 [ D.6914 ])
        (mult:DF (reg:DF 185 [ D.6914 ])
            (reg:DF 187 [ D.6914 ]))) sim2fitman_preproc.cpp:471 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 187 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 185 [ D.6914 ])
            (nil))))
(insn 280 279 281 15 (set (reg:DF 21 xmm0)
        (reg:DF 188 [ D.6914 ])) sim2fitman_preproc.cpp:471 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 188 [ D.6914 ])
        (nil)))
(call_insn 281 280 282 15 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:471 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 282 281 283 15 (set (reg:DF 189 [ D.6914 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:471 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 283 282 284 15 (set (reg:SF 190 [ D.6909 ])
        (float_truncate:SF (reg:DF 189 [ D.6914 ]))) sim2fitman_preproc.cpp:471 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 189 [ D.6914 ])
        (nil)))
(insn 284 283 285 15 (set (reg:SF 191 [ D.6909 ])
        (mult:SF (reg:SF 177 [ D.6909 ])
            (reg:SF 190 [ D.6909 ]))) sim2fitman_preproc.cpp:471 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 190 [ D.6909 ])
        (expr_list:REG_DEAD (reg:SF 177 [ D.6909 ])
            (nil))))
(insn 285 284 286 15 (set (mem:SF (reg/f:DI 173 [ D.6913 ]) [0 *_131+0 S4 A32])
        (reg:SF 191 [ D.6909 ])) sim2fitman_preproc.cpp:471 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 191 [ D.6909 ])
        (expr_list:REG_DEAD (reg/f:DI 173 [ D.6913 ])
            (nil))))
(insn 286 285 287 15 (set (reg:SI 397)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:472 89 {*movsi_internal}
     (nil))
(insn 287 286 288 15 (set (reg:DI 192 [ D.6912 ])
        (sign_extend:DI (reg:SI 397))) sim2fitman_preproc.cpp:472 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 397)
        (nil)))
(insn 288 287 289 15 (parallel [
            (set (reg:DI 193 [ D.6912 ])
                (plus:DI (reg:DI 192 [ D.6912 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 192 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 289 288 290 15 (parallel [
            (set (reg:DI 194 [ D.6912 ])
                (ashift:DI (reg:DI 193 [ D.6912 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 193 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 290 289 291 15 (set (reg/f:DI 398)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:472 87 {*movdi_internal_rex64}
     (nil))
(insn 291 290 292 15 (parallel [
            (set (reg/f:DI 195 [ D.6913 ])
                (plus:DI (reg:DI 194 [ D.6912 ])
                    (reg/f:DI 398)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 398)
        (expr_list:REG_DEAD (reg:DI 194 [ D.6912 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                        (reg:DI 194 [ D.6912 ]))
                    (nil))))))
(insn 292 291 293 15 (set (reg:SI 399)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:472 89 {*movsi_internal}
     (nil))
(insn 293 292 294 15 (set (reg:DI 196 [ D.6912 ])
        (sign_extend:DI (reg:SI 399))) sim2fitman_preproc.cpp:472 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 399)
        (nil)))
(insn 294 293 295 15 (parallel [
            (set (reg:DI 197 [ D.6912 ])
                (plus:DI (reg:DI 196 [ D.6912 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 196 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 295 294 296 15 (parallel [
            (set (reg:DI 198 [ D.6912 ])
                (ashift:DI (reg:DI 197 [ D.6912 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 197 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 296 295 297 15 (set (reg/f:DI 400)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:472 87 {*movdi_internal_rex64}
     (nil))
(insn 297 296 298 15 (parallel [
            (set (reg/f:DI 199 [ D.6913 ])
                (plus:DI (reg:DI 198 [ D.6912 ])
                    (reg/f:DI 400)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 400)
        (expr_list:REG_DEAD (reg:DI 198 [ D.6912 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                        (reg:DI 198 [ D.6912 ]))
                    (nil))))))
(insn 298 297 299 15 (set (reg:SF 200 [ D.6909 ])
        (mem:SF (reg/f:DI 199 [ D.6913 ]) [0 *_157+0 S4 A32])) sim2fitman_preproc.cpp:472 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 199 [ D.6913 ])
        (nil)))
(insn 299 298 300 15 (set (reg:SI 401)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:472 89 {*movsi_internal}
     (nil))
(insn 300 299 301 15 (parallel [
            (set (reg:SI 402)
                (lshiftrt:SI (reg:SI 401)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 301 300 302 15 (parallel [
            (set (reg:SI 403)
                (plus:SI (reg:SI 402)
                    (reg:SI 401)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 402)
        (expr_list:REG_DEAD (reg:SI 401)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 302 301 303 15 (parallel [
            (set (reg:SI 404)
                (ashiftrt:SI (reg:SI 403)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 403)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 303 302 304 15 (set (reg:SI 201 [ D.6910 ])
        (reg:SI 404)) sim2fitman_preproc.cpp:472 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 404)
        (nil)))
(insn 304 303 305 15 (set (reg:DF 202 [ D.6914 ])
        (float:DF (reg:SI 201 [ D.6910 ]))) sim2fitman_preproc.cpp:472 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 201 [ D.6910 ])
        (nil)))
(insn 305 304 306 15 (set (reg:DF 203 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:472 159 {*extendsfdf2_sse}
     (nil))
(insn 306 305 307 15 (set (reg:DF 204 [ D.6914 ])
        (mult:DF (reg:DF 202 [ D.6914 ])
            (reg:DF 203 [ D.6914 ]))) sim2fitman_preproc.cpp:472 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 203 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 202 [ D.6914 ])
            (nil))))
(insn 307 306 308 15 (set (reg:DF 205 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:472 159 {*extendsfdf2_sse}
     (nil))
(insn 308 307 309 15 (set (reg:DF 206 [ D.6914 ])
        (plus:DF (reg:DF 204 [ D.6914 ])
            (reg:DF 205 [ D.6914 ]))) sim2fitman_preproc.cpp:472 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 205 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 204 [ D.6914 ])
            (nil))))
(insn 309 308 310 15 (set (reg:V2DF 405)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:472 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 310 309 311 15 (parallel [
            (set (reg:DF 207 [ D.6914 ])
                (abs:DF (reg:DF 206 [ D.6914 ])))
            (use (reg:V2DF 405))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 405)
        (expr_list:REG_DEAD (reg:DF 206 [ D.6914 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:DF (reg:DF 206 [ D.6914 ]))
                    (nil))))))
(insn 311 310 312 15 (set (reg:DF 406)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:472 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 312 311 313 15 (set (reg:DF 208 [ D.6914 ])
        (mult:DF (reg:DF 207 [ D.6914 ])
            (reg:DF 406))) sim2fitman_preproc.cpp:472 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 406)
        (expr_list:REG_DEAD (reg:DF 207 [ D.6914 ])
            (nil))))
(insn 313 312 314 15 (set (reg/f:DI 407)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:472 87 {*movdi_internal_rex64}
     (nil))
(insn 314 313 315 15 (set (reg:SF 209 [ D.6909 ])
        (mem/j:SF (plus:DI (reg/f:DI 407)
                (const_int 28 [0x1c])) [0 preprocess_11(D)->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:472 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 407)
        (nil)))
(insn 315 314 316 15 (set (reg:DF 210 [ D.6914 ])
        (float_extend:DF (reg:SF 209 [ D.6909 ]))) sim2fitman_preproc.cpp:472 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 209 [ D.6909 ])
        (nil)))
(insn 316 315 317 15 (set (reg:DF 211 [ D.6914 ])
        (mult:DF (reg:DF 208 [ D.6914 ])
            (reg:DF 210 [ D.6914 ]))) sim2fitman_preproc.cpp:472 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 210 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 208 [ D.6914 ])
            (nil))))
(insn 317 316 318 15 (set (reg:DF 21 xmm0)
        (reg:DF 211 [ D.6914 ])) sim2fitman_preproc.cpp:472 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 211 [ D.6914 ])
        (nil)))
(call_insn 318 317 319 15 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:472 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 319 318 320 15 (set (reg:DF 212 [ D.6914 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:472 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 320 319 321 15 (set (reg:SF 213 [ D.6909 ])
        (float_truncate:SF (reg:DF 212 [ D.6914 ]))) sim2fitman_preproc.cpp:472 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 212 [ D.6914 ])
        (nil)))
(insn 321 320 322 15 (set (reg:SF 214 [ D.6909 ])
        (mult:SF (reg:SF 200 [ D.6909 ])
            (reg:SF 213 [ D.6909 ]))) sim2fitman_preproc.cpp:472 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 213 [ D.6909 ])
        (expr_list:REG_DEAD (reg:SF 200 [ D.6909 ])
            (nil))))
(insn 322 321 323 15 (set (mem:SF (reg/f:DI 195 [ D.6913 ]) [0 *_153+0 S4 A32])
        (reg:SF 214 [ D.6909 ])) sim2fitman_preproc.cpp:472 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 214 [ D.6909 ])
        (expr_list:REG_DEAD (reg/f:DI 195 [ D.6913 ])
            (nil))))
;;  succ:       16 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;;              14
;;              13 [100.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 323 322 324 16 87 "" [2 uses])
(note 324 323 325 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 325 324 326 16 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:466 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       17 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU,DFS_BACK)
;;              10 [100.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 122 123 408
(code_label 326 325 327 17 85 "" [1 uses])
(note 327 326 328 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 328 327 329 17 (set (reg/f:DI 408)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:466 87 {*movdi_internal_rex64}
     (nil))
(insn 329 328 330 17 (set (reg:SI 122 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 408)
                (const_int 328 [0x148])) [0 procpar_info_6(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:466 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 408)
        (nil)))
(insn 330 329 332 17 (parallel [
            (set (reg:SI 123 [ D.6910 ])
                (ashift:SI (reg:SI 122 [ D.6910 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:466 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 122 [ D.6910 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 332 330 333 17 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 123 [ D.6910 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:466 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 123 [ D.6910 ])
        (nil)))
(jump_insn 333 332 334 17 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 331)
            (pc))) sim2fitman_preproc.cpp:466 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 331)
;;  succ:       11
;;              18 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 (FALLTHRU)
;;              9
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 215 216 409 410
(code_label 334 333 335 18 83 "" [1 uses])
(note 335 334 336 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 336 335 337 18 (set (reg/f:DI 409)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:478 87 {*movdi_internal_rex64}
     (nil))
(insn 337 336 338 18 (parallel [
            (set (reg/f:DI 215 [ D.6915 ])
                (plus:DI (reg/f:DI 409)
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:478 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 409)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                    (const_int 76 [0x4c]))
                (nil)))))
(insn 338 337 339 18 (set (reg:SF 216 [ D.6909 ])
        (mem/j:SF (plus:DI (reg/f:DI 215 [ D.6915 ])
                (const_int 28 [0x1c])) [0 _174->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:478 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 215 [ D.6915 ])
        (nil)))
(insn 339 338 340 18 (set (reg:SF 410)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:478 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 340 339 341 18 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 216 [ D.6909 ])
            (reg:SF 410))) sim2fitman_preproc.cpp:478 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 410)
        (nil)))
(jump_insn 341 340 548 18 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 553)
            (pc))) sim2fitman_preproc.cpp:478 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 553)
;;  succ:       20
;;              19 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 216

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 216
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 216
;; lr  def 	 17 [flags] 411
(note 548 341 342 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 342 548 343 19 (set (reg:SF 411)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:478 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 343 342 344 19 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 216 [ D.6909 ])
            (reg:SF 411))) sim2fitman_preproc.cpp:478 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 411)
        (expr_list:REG_DEAD (reg:SF 216 [ D.6909 ])
            (nil))))
(jump_insn 344 343 553 19 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 531)
            (pc))) sim2fitman_preproc.cpp:478 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 531)
;;  succ:       20 (FALLTHRU)
;;              28
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 (FALLTHRU)
;;              18
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 553 344 348 20 97 "" [1 uses])
(note 348 553 349 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 349 348 558 20 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:480 89 {*movsi_internal}
     (nil))
(jump_insn 558 349 559 20 (set (pc)
        (label_ref 523)) sim2fitman_preproc.cpp:480 650 {jump}
     (nil)
 -> 523)
;;  succ:       27 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 559 558 528)
;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 219 412
(code_label 528 559 352 21 94 "" [1 uses])
(note 352 528 353 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 353 352 354 21 (set (reg/f:DI 412)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:481 87 {*movdi_internal_rex64}
     (nil))
(insn 354 353 355 21 (set (reg:SI 219 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 412)
                (const_int 40 [0x28])) [0 preprocess_11(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:481 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 412)
        (nil)))
(insn 355 354 356 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 219 [ D.6910 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:481 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 219 [ D.6910 ])
        (nil)))
(jump_insn 356 355 357 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 439)
            (pc))) sim2fitman_preproc.cpp:481 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 439)
;;  succ:       22 (FALLTHRU)
;;              24
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 220 413
(note 357 356 358 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 358 357 359 22 (set (reg/f:DI 413)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:481 87 {*movdi_internal_rex64}
     (nil))
(insn 359 358 360 22 (set (reg:SI 220 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 413)
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:481 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 413)
        (nil)))
(insn 360 359 361 22 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 220 [ D.6910 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:481 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 220 [ D.6910 ])
        (nil)))
(jump_insn 361 360 362 22 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 439)
            (pc))) sim2fitman_preproc.cpp:481 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 439)
;;  succ:       23 (FALLTHRU)
;;              24
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435
(note 362 361 363 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 363 362 364 23 (set (reg:SI 414)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:482 89 {*movsi_internal}
     (nil))
(insn 364 363 365 23 (set (reg:DI 221 [ D.6911 ])
        (sign_extend:DI (reg:SI 414))) sim2fitman_preproc.cpp:482 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 414)
        (nil)))
(insn 365 364 366 23 (parallel [
            (set (reg:DI 222 [ D.6911 ])
                (ashift:DI (reg:DI 221 [ D.6911 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 221 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 366 365 367 23 (set (reg/f:DI 415)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:482 87 {*movdi_internal_rex64}
     (nil))
(insn 367 366 368 23 (parallel [
            (set (reg/f:DI 223 [ D.6913 ])
                (plus:DI (reg:DI 222 [ D.6911 ])
                    (reg/f:DI 415)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 415)
        (expr_list:REG_DEAD (reg:DI 222 [ D.6911 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 222 [ D.6911 ]))
                    (nil))))))
(insn 368 367 369 23 (set (reg:SI 416)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:482 89 {*movsi_internal}
     (nil))
(insn 369 368 370 23 (set (reg:DI 224 [ D.6911 ])
        (sign_extend:DI (reg:SI 416))) sim2fitman_preproc.cpp:482 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 416)
        (nil)))
(insn 370 369 371 23 (parallel [
            (set (reg:DI 225 [ D.6911 ])
                (ashift:DI (reg:DI 224 [ D.6911 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 224 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 371 370 372 23 (set (reg/f:DI 417)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:482 87 {*movdi_internal_rex64}
     (nil))
(insn 372 371 373 23 (parallel [
            (set (reg/f:DI 226 [ D.6913 ])
                (plus:DI (reg:DI 225 [ D.6911 ])
                    (reg/f:DI 417)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 417)
        (expr_list:REG_DEAD (reg:DI 225 [ D.6911 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 225 [ D.6911 ]))
                    (nil))))))
(insn 373 372 374 23 (set (reg:SF 227 [ D.6909 ])
        (mem:SF (reg/f:DI 226 [ D.6913 ]) [0 *_186+0 S4 A32])) sim2fitman_preproc.cpp:482 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 226 [ D.6913 ])
        (nil)))
(insn 374 373 375 23 (set (reg:SI 418)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:482 89 {*movsi_internal}
     (nil))
(insn 375 374 376 23 (parallel [
            (set (reg:SI 419)
                (lshiftrt:SI (reg:SI 418)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 376 375 377 23 (parallel [
            (set (reg:SI 420)
                (plus:SI (reg:SI 419)
                    (reg:SI 418)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 419)
        (expr_list:REG_DEAD (reg:SI 418)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 377 376 378 23 (parallel [
            (set (reg:SI 421)
                (ashiftrt:SI (reg:SI 420)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 420)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 378 377 379 23 (set (reg:SI 228 [ D.6910 ])
        (reg:SI 421)) sim2fitman_preproc.cpp:482 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 421)
        (nil)))
(insn 379 378 380 23 (set (reg:DF 229 [ D.6914 ])
        (float:DF (reg:SI 228 [ D.6910 ]))) sim2fitman_preproc.cpp:482 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 228 [ D.6910 ])
        (nil)))
(insn 380 379 381 23 (set (reg:DF 230 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:482 159 {*extendsfdf2_sse}
     (nil))
(insn 381 380 382 23 (set (reg:DF 231 [ D.6914 ])
        (mult:DF (reg:DF 229 [ D.6914 ])
            (reg:DF 230 [ D.6914 ]))) sim2fitman_preproc.cpp:482 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 230 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 229 [ D.6914 ])
            (nil))))
(insn 382 381 383 23 (set (reg:DF 232 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:482 159 {*extendsfdf2_sse}
     (nil))
(insn 383 382 384 23 (set (reg:DF 233 [ D.6914 ])
        (plus:DF (reg:DF 231 [ D.6914 ])
            (reg:DF 232 [ D.6914 ]))) sim2fitman_preproc.cpp:482 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 232 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 231 [ D.6914 ])
            (nil))))
(insn 384 383 385 23 (set (reg:V2DF 422)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:482 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 385 384 386 23 (parallel [
            (set (reg:DF 234 [ D.6914 ])
                (abs:DF (reg:DF 233 [ D.6914 ])))
            (use (reg:V2DF 422))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 422)
        (expr_list:REG_DEAD (reg:DF 233 [ D.6914 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:DF (reg:DF 233 [ D.6914 ]))
                    (nil))))))
(insn 386 385 387 23 (set (reg:DF 423)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:482 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 387 386 388 23 (set (reg:DF 235 [ D.6914 ])
        (mult:DF (reg:DF 234 [ D.6914 ])
            (reg:DF 423))) sim2fitman_preproc.cpp:482 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 423)
        (expr_list:REG_DEAD (reg:DF 234 [ D.6914 ])
            (nil))))
(insn 388 387 389 23 (set (reg/f:DI 424)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:482 87 {*movdi_internal_rex64}
     (nil))
(insn 389 388 390 23 (parallel [
            (set (reg/f:DI 236 [ D.6915 ])
                (plus:DI (reg/f:DI 424)
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 424)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                    (const_int 76 [0x4c]))
                (nil)))))
(insn 390 389 391 23 (set (reg:SF 237 [ D.6909 ])
        (mem/j:SF (plus:DI (reg/f:DI 236 [ D.6915 ])
                (const_int 28 [0x1c])) [0 _196->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:482 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 236 [ D.6915 ])
        (nil)))
(insn 391 390 392 23 (set (reg:DF 238 [ D.6914 ])
        (float_extend:DF (reg:SF 237 [ D.6909 ]))) sim2fitman_preproc.cpp:482 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 237 [ D.6909 ])
        (nil)))
(insn 392 391 393 23 (set (reg:DF 239 [ D.6914 ])
        (mult:DF (reg:DF 235 [ D.6914 ])
            (reg:DF 238 [ D.6914 ]))) sim2fitman_preproc.cpp:482 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 238 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 235 [ D.6914 ])
            (nil))))
(insn 393 392 394 23 (set (reg:DF 21 xmm0)
        (reg:DF 239 [ D.6914 ])) sim2fitman_preproc.cpp:482 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 239 [ D.6914 ])
        (nil)))
(call_insn 394 393 395 23 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:482 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 395 394 396 23 (set (reg:DF 240 [ D.6914 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:482 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 396 395 397 23 (set (reg:SF 241 [ D.6909 ])
        (float_truncate:SF (reg:DF 240 [ D.6914 ]))) sim2fitman_preproc.cpp:482 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 240 [ D.6914 ])
        (nil)))
(insn 397 396 398 23 (set (reg:SF 242 [ D.6909 ])
        (mult:SF (reg:SF 227 [ D.6909 ])
            (reg:SF 241 [ D.6909 ]))) sim2fitman_preproc.cpp:482 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 241 [ D.6909 ])
        (expr_list:REG_DEAD (reg:SF 227 [ D.6909 ])
            (nil))))
(insn 398 397 399 23 (set (mem:SF (reg/f:DI 223 [ D.6913 ]) [0 *_183+0 S4 A32])
        (reg:SF 242 [ D.6909 ])) sim2fitman_preproc.cpp:482 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 242 [ D.6909 ])
        (expr_list:REG_DEAD (reg/f:DI 223 [ D.6913 ])
            (nil))))
(insn 399 398 400 23 (set (reg:SI 425)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:483 89 {*movsi_internal}
     (nil))
(insn 400 399 401 23 (set (reg:DI 243 [ D.6912 ])
        (sign_extend:DI (reg:SI 425))) sim2fitman_preproc.cpp:483 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 425)
        (nil)))
(insn 401 400 402 23 (parallel [
            (set (reg:DI 244 [ D.6912 ])
                (plus:DI (reg:DI 243 [ D.6912 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 243 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 402 401 403 23 (parallel [
            (set (reg:DI 245 [ D.6912 ])
                (ashift:DI (reg:DI 244 [ D.6912 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 244 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 403 402 404 23 (set (reg/f:DI 426)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:483 87 {*movdi_internal_rex64}
     (nil))
(insn 404 403 405 23 (parallel [
            (set (reg/f:DI 246 [ D.6913 ])
                (plus:DI (reg:DI 245 [ D.6912 ])
                    (reg/f:DI 426)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 426)
        (expr_list:REG_DEAD (reg:DI 245 [ D.6912 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 245 [ D.6912 ]))
                    (nil))))))
(insn 405 404 406 23 (set (reg:SI 427)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:483 89 {*movsi_internal}
     (nil))
(insn 406 405 407 23 (set (reg:DI 247 [ D.6912 ])
        (sign_extend:DI (reg:SI 427))) sim2fitman_preproc.cpp:483 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 427)
        (nil)))
(insn 407 406 408 23 (parallel [
            (set (reg:DI 248 [ D.6912 ])
                (plus:DI (reg:DI 247 [ D.6912 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 247 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 408 407 409 23 (parallel [
            (set (reg:DI 249 [ D.6912 ])
                (ashift:DI (reg:DI 248 [ D.6912 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 248 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 409 408 410 23 (set (reg/f:DI 428)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:483 87 {*movdi_internal_rex64}
     (nil))
(insn 410 409 411 23 (parallel [
            (set (reg/f:DI 250 [ D.6913 ])
                (plus:DI (reg:DI 249 [ D.6912 ])
                    (reg/f:DI 428)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 428)
        (expr_list:REG_DEAD (reg:DI 249 [ D.6912 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 249 [ D.6912 ]))
                    (nil))))))
(insn 411 410 412 23 (set (reg:SF 251 [ D.6909 ])
        (mem:SF (reg/f:DI 250 [ D.6913 ]) [0 *_210+0 S4 A32])) sim2fitman_preproc.cpp:483 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 250 [ D.6913 ])
        (nil)))
(insn 412 411 413 23 (set (reg:SI 429)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:483 89 {*movsi_internal}
     (nil))
(insn 413 412 414 23 (parallel [
            (set (reg:SI 430)
                (lshiftrt:SI (reg:SI 429)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 414 413 415 23 (parallel [
            (set (reg:SI 431)
                (plus:SI (reg:SI 430)
                    (reg:SI 429)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 430)
        (expr_list:REG_DEAD (reg:SI 429)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 415 414 416 23 (parallel [
            (set (reg:SI 432)
                (ashiftrt:SI (reg:SI 431)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 431)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 416 415 417 23 (set (reg:SI 252 [ D.6910 ])
        (reg:SI 432)) sim2fitman_preproc.cpp:483 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 432)
        (nil)))
(insn 417 416 418 23 (set (reg:DF 253 [ D.6914 ])
        (float:DF (reg:SI 252 [ D.6910 ]))) sim2fitman_preproc.cpp:483 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 252 [ D.6910 ])
        (nil)))
(insn 418 417 419 23 (set (reg:DF 254 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:483 159 {*extendsfdf2_sse}
     (nil))
(insn 419 418 420 23 (set (reg:DF 255 [ D.6914 ])
        (mult:DF (reg:DF 253 [ D.6914 ])
            (reg:DF 254 [ D.6914 ]))) sim2fitman_preproc.cpp:483 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 254 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 253 [ D.6914 ])
            (nil))))
(insn 420 419 421 23 (set (reg:DF 256 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:483 159 {*extendsfdf2_sse}
     (nil))
(insn 421 420 422 23 (set (reg:DF 257 [ D.6914 ])
        (plus:DF (reg:DF 255 [ D.6914 ])
            (reg:DF 256 [ D.6914 ]))) sim2fitman_preproc.cpp:483 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 256 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 255 [ D.6914 ])
            (nil))))
(insn 422 421 423 23 (set (reg:V2DF 433)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:483 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 423 422 424 23 (parallel [
            (set (reg:DF 258 [ D.6914 ])
                (abs:DF (reg:DF 257 [ D.6914 ])))
            (use (reg:V2DF 433))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 433)
        (expr_list:REG_DEAD (reg:DF 257 [ D.6914 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:DF (reg:DF 257 [ D.6914 ]))
                    (nil))))))
(insn 424 423 425 23 (set (reg:DF 434)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:483 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 425 424 426 23 (set (reg:DF 259 [ D.6914 ])
        (mult:DF (reg:DF 258 [ D.6914 ])
            (reg:DF 434))) sim2fitman_preproc.cpp:483 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 434)
        (expr_list:REG_DEAD (reg:DF 258 [ D.6914 ])
            (nil))))
(insn 426 425 427 23 (set (reg/f:DI 435)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:483 87 {*movdi_internal_rex64}
     (nil))
(insn 427 426 428 23 (parallel [
            (set (reg/f:DI 260 [ D.6915 ])
                (plus:DI (reg/f:DI 435)
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 435)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                    (const_int 76 [0x4c]))
                (nil)))))
(insn 428 427 429 23 (set (reg:SF 261 [ D.6909 ])
        (mem/j:SF (plus:DI (reg/f:DI 260 [ D.6915 ])
                (const_int 28 [0x1c])) [0 _220->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:483 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 260 [ D.6915 ])
        (nil)))
(insn 429 428 430 23 (set (reg:DF 262 [ D.6914 ])
        (float_extend:DF (reg:SF 261 [ D.6909 ]))) sim2fitman_preproc.cpp:483 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 261 [ D.6909 ])
        (nil)))
(insn 430 429 431 23 (set (reg:DF 263 [ D.6914 ])
        (mult:DF (reg:DF 259 [ D.6914 ])
            (reg:DF 262 [ D.6914 ]))) sim2fitman_preproc.cpp:483 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 262 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 259 [ D.6914 ])
            (nil))))
(insn 431 430 432 23 (set (reg:DF 21 xmm0)
        (reg:DF 263 [ D.6914 ])) sim2fitman_preproc.cpp:483 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 263 [ D.6914 ])
        (nil)))
(call_insn 432 431 433 23 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:483 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 433 432 434 23 (set (reg:DF 264 [ D.6914 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:483 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 434 433 435 23 (set (reg:SF 265 [ D.6909 ])
        (float_truncate:SF (reg:DF 264 [ D.6914 ]))) sim2fitman_preproc.cpp:483 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 264 [ D.6914 ])
        (nil)))
(insn 435 434 436 23 (set (reg:SF 266 [ D.6909 ])
        (mult:SF (reg:SF 251 [ D.6909 ])
            (reg:SF 265 [ D.6909 ]))) sim2fitman_preproc.cpp:483 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 265 [ D.6909 ])
        (expr_list:REG_DEAD (reg:SF 251 [ D.6909 ])
            (nil))))
(insn 436 435 560 23 (set (mem:SF (reg/f:DI 246 [ D.6913 ]) [0 *_206+0 S4 A32])
        (reg:SF 266 [ D.6909 ])) sim2fitman_preproc.cpp:483 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 266 [ D.6909 ])
        (expr_list:REG_DEAD (reg/f:DI 246 [ D.6913 ])
            (nil))))
(jump_insn 560 436 561 23 (set (pc)
        (label_ref 520)) sim2fitman_preproc.cpp:483 650 {jump}
     (nil)
 -> 520)
;;  succ:       26 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 561 560 439)
;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21
;;              22
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 267 436
(code_label 439 561 440 24 92 "" [2 uses])
(note 440 439 441 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 441 440 442 24 (set (reg/f:DI 436)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:484 87 {*movdi_internal_rex64}
     (nil))
(insn 442 441 443 24 (set (reg:SI 267 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 436)
                (const_int 40 [0x28])) [0 preprocess_11(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:484 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 436)
        (nil)))
(insn 443 442 444 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 267 [ D.6910 ])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:484 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 267 [ D.6910 ])
        (nil)))
(jump_insn 444 443 445 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 520)
            (pc))) sim2fitman_preproc.cpp:484 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 520)
;;  succ:       25 (FALLTHRU)
;;              26
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458
(note 445 444 446 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 446 445 447 25 (set (reg:SI 437)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:485 89 {*movsi_internal}
     (nil))
(insn 447 446 448 25 (set (reg:DI 268 [ D.6911 ])
        (sign_extend:DI (reg:SI 437))) sim2fitman_preproc.cpp:485 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 437)
        (nil)))
(insn 448 447 449 25 (parallel [
            (set (reg:DI 269 [ D.6911 ])
                (ashift:DI (reg:DI 268 [ D.6911 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 268 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 449 448 450 25 (set (reg/f:DI 438)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:485 87 {*movdi_internal_rex64}
     (nil))
(insn 450 449 451 25 (parallel [
            (set (reg/f:DI 270 [ D.6913 ])
                (plus:DI (reg:DI 269 [ D.6911 ])
                    (reg/f:DI 438)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 438)
        (expr_list:REG_DEAD (reg:DI 269 [ D.6911 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 269 [ D.6911 ]))
                    (nil))))))
(insn 451 450 452 25 (set (reg:SI 439)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:485 89 {*movsi_internal}
     (nil))
(insn 452 451 453 25 (set (reg:DI 271 [ D.6911 ])
        (sign_extend:DI (reg:SI 439))) sim2fitman_preproc.cpp:485 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 439)
        (nil)))
(insn 453 452 454 25 (parallel [
            (set (reg:DI 272 [ D.6911 ])
                (ashift:DI (reg:DI 271 [ D.6911 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 271 [ D.6911 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 454 453 455 25 (set (reg/f:DI 440)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:485 87 {*movdi_internal_rex64}
     (nil))
(insn 455 454 456 25 (parallel [
            (set (reg/f:DI 273 [ D.6913 ])
                (plus:DI (reg:DI 272 [ D.6911 ])
                    (reg/f:DI 440)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 440)
        (expr_list:REG_DEAD (reg:DI 272 [ D.6911 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 272 [ D.6911 ]))
                    (nil))))))
(insn 456 455 457 25 (set (reg:SF 274 [ D.6909 ])
        (mem:SF (reg/f:DI 273 [ D.6913 ]) [0 *_233+0 S4 A32])) sim2fitman_preproc.cpp:485 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 273 [ D.6913 ])
        (nil)))
(insn 457 456 458 25 (set (reg:SI 441)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:485 89 {*movsi_internal}
     (nil))
(insn 458 457 459 25 (parallel [
            (set (reg:SI 442)
                (lshiftrt:SI (reg:SI 441)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 459 458 460 25 (parallel [
            (set (reg:SI 443)
                (plus:SI (reg:SI 442)
                    (reg:SI 441)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 442)
        (expr_list:REG_DEAD (reg:SI 441)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 460 459 461 25 (parallel [
            (set (reg:SI 444)
                (ashiftrt:SI (reg:SI 443)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 443)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 461 460 462 25 (set (reg:SI 275 [ D.6910 ])
        (reg:SI 444)) sim2fitman_preproc.cpp:485 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 444)
        (nil)))
(insn 462 461 463 25 (set (reg:DF 276 [ D.6914 ])
        (float:DF (reg:SI 275 [ D.6910 ]))) sim2fitman_preproc.cpp:485 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 275 [ D.6910 ])
        (nil)))
(insn 463 462 464 25 (set (reg:DF 277 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:485 159 {*extendsfdf2_sse}
     (nil))
(insn 464 463 465 25 (set (reg:DF 278 [ D.6914 ])
        (mult:DF (reg:DF 276 [ D.6914 ])
            (reg:DF 277 [ D.6914 ]))) sim2fitman_preproc.cpp:485 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 277 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 276 [ D.6914 ])
            (nil))))
(insn 465 464 466 25 (set (reg:DF 279 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:485 159 {*extendsfdf2_sse}
     (nil))
(insn 466 465 467 25 (set (reg:DF 280 [ D.6914 ])
        (plus:DF (reg:DF 278 [ D.6914 ])
            (reg:DF 279 [ D.6914 ]))) sim2fitman_preproc.cpp:485 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 279 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 278 [ D.6914 ])
            (nil))))
(insn 467 466 468 25 (set (reg:V2DF 445)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:485 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 468 467 469 25 (parallel [
            (set (reg:DF 281 [ D.6914 ])
                (abs:DF (reg:DF 280 [ D.6914 ])))
            (use (reg:V2DF 445))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 445)
        (expr_list:REG_DEAD (reg:DF 280 [ D.6914 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:DF (reg:DF 280 [ D.6914 ]))
                    (nil))))))
(insn 469 468 470 25 (set (reg:DF 446)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:485 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 470 469 471 25 (set (reg:DF 282 [ D.6914 ])
        (mult:DF (reg:DF 281 [ D.6914 ])
            (reg:DF 446))) sim2fitman_preproc.cpp:485 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 446)
        (expr_list:REG_DEAD (reg:DF 281 [ D.6914 ])
            (nil))))
(insn 471 470 472 25 (set (reg/f:DI 447)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:485 87 {*movdi_internal_rex64}
     (nil))
(insn 472 471 473 25 (parallel [
            (set (reg/f:DI 283 [ D.6915 ])
                (plus:DI (reg/f:DI 447)
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 447)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                    (const_int 76 [0x4c]))
                (nil)))))
(insn 473 472 474 25 (set (reg:SF 284 [ D.6909 ])
        (mem/j:SF (plus:DI (reg/f:DI 283 [ D.6915 ])
                (const_int 28 [0x1c])) [0 _243->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:485 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 283 [ D.6915 ])
        (nil)))
(insn 474 473 475 25 (set (reg:DF 285 [ D.6914 ])
        (float_extend:DF (reg:SF 284 [ D.6909 ]))) sim2fitman_preproc.cpp:485 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 284 [ D.6909 ])
        (nil)))
(insn 475 474 476 25 (set (reg:DF 286 [ D.6914 ])
        (mult:DF (reg:DF 282 [ D.6914 ])
            (reg:DF 285 [ D.6914 ]))) sim2fitman_preproc.cpp:485 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 285 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 282 [ D.6914 ])
            (nil))))
(insn 476 475 477 25 (set (reg:DF 21 xmm0)
        (reg:DF 286 [ D.6914 ])) sim2fitman_preproc.cpp:485 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 286 [ D.6914 ])
        (nil)))
(call_insn 477 476 478 25 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:485 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 478 477 479 25 (set (reg:DF 287 [ D.6914 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:485 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 479 478 480 25 (set (reg:SF 288 [ D.6909 ])
        (float_truncate:SF (reg:DF 287 [ D.6914 ]))) sim2fitman_preproc.cpp:485 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 287 [ D.6914 ])
        (nil)))
(insn 480 479 481 25 (set (reg:SF 289 [ D.6909 ])
        (mult:SF (reg:SF 274 [ D.6909 ])
            (reg:SF 288 [ D.6909 ]))) sim2fitman_preproc.cpp:485 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 288 [ D.6909 ])
        (expr_list:REG_DEAD (reg:SF 274 [ D.6909 ])
            (nil))))
(insn 481 480 482 25 (set (mem:SF (reg/f:DI 270 [ D.6913 ]) [0 *_230+0 S4 A32])
        (reg:SF 289 [ D.6909 ])) sim2fitman_preproc.cpp:485 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 289 [ D.6909 ])
        (expr_list:REG_DEAD (reg/f:DI 270 [ D.6913 ])
            (nil))))
(insn 482 481 483 25 (set (reg:SI 448)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:486 89 {*movsi_internal}
     (nil))
(insn 483 482 484 25 (set (reg:DI 290 [ D.6912 ])
        (sign_extend:DI (reg:SI 448))) sim2fitman_preproc.cpp:486 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 448)
        (nil)))
(insn 484 483 485 25 (parallel [
            (set (reg:DI 291 [ D.6912 ])
                (plus:DI (reg:DI 290 [ D.6912 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 290 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 485 484 486 25 (parallel [
            (set (reg:DI 292 [ D.6912 ])
                (ashift:DI (reg:DI 291 [ D.6912 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 291 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 486 485 487 25 (set (reg/f:DI 449)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:486 87 {*movdi_internal_rex64}
     (nil))
(insn 487 486 488 25 (parallel [
            (set (reg/f:DI 293 [ D.6913 ])
                (plus:DI (reg:DI 292 [ D.6912 ])
                    (reg/f:DI 449)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 449)
        (expr_list:REG_DEAD (reg:DI 292 [ D.6912 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 292 [ D.6912 ]))
                    (nil))))))
(insn 488 487 489 25 (set (reg:SI 450)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:486 89 {*movsi_internal}
     (nil))
(insn 489 488 490 25 (set (reg:DI 294 [ D.6912 ])
        (sign_extend:DI (reg:SI 450))) sim2fitman_preproc.cpp:486 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 450)
        (nil)))
(insn 490 489 491 25 (parallel [
            (set (reg:DI 295 [ D.6912 ])
                (plus:DI (reg:DI 294 [ D.6912 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 294 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 491 490 492 25 (parallel [
            (set (reg:DI 296 [ D.6912 ])
                (ashift:DI (reg:DI 295 [ D.6912 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 295 [ D.6912 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 492 491 493 25 (set (reg/f:DI 451)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:486 87 {*movdi_internal_rex64}
     (nil))
(insn 493 492 494 25 (parallel [
            (set (reg/f:DI 297 [ D.6913 ])
                (plus:DI (reg:DI 296 [ D.6912 ])
                    (reg/f:DI 451)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 451)
        (expr_list:REG_DEAD (reg:DI 296 [ D.6912 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                        (reg:DI 296 [ D.6912 ]))
                    (nil))))))
(insn 494 493 495 25 (set (reg:SF 298 [ D.6909 ])
        (mem:SF (reg/f:DI 297 [ D.6913 ]) [0 *_257+0 S4 A32])) sim2fitman_preproc.cpp:486 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 297 [ D.6913 ])
        (nil)))
(insn 495 494 496 25 (set (reg:SI 452)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:486 89 {*movsi_internal}
     (nil))
(insn 496 495 497 25 (parallel [
            (set (reg:SI 453)
                (lshiftrt:SI (reg:SI 452)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 497 496 498 25 (parallel [
            (set (reg:SI 454)
                (plus:SI (reg:SI 453)
                    (reg:SI 452)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 453)
        (expr_list:REG_DEAD (reg:SI 452)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 498 497 499 25 (parallel [
            (set (reg:SI 455)
                (ashiftrt:SI (reg:SI 454)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 454)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 499 498 500 25 (set (reg:SI 299 [ D.6910 ])
        (reg:SI 455)) sim2fitman_preproc.cpp:486 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 455)
        (nil)))
(insn 500 499 501 25 (set (reg:DF 300 [ D.6914 ])
        (float:DF (reg:SI 299 [ D.6910 ]))) sim2fitman_preproc.cpp:486 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 299 [ D.6910 ])
        (nil)))
(insn 501 500 502 25 (set (reg:DF 301 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:486 159 {*extendsfdf2_sse}
     (nil))
(insn 502 501 503 25 (set (reg:DF 302 [ D.6914 ])
        (mult:DF (reg:DF 300 [ D.6914 ])
            (reg:DF 301 [ D.6914 ]))) sim2fitman_preproc.cpp:486 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 301 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 300 [ D.6914 ])
            (nil))))
(insn 503 502 504 25 (set (reg:DF 303 [ D.6914 ])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:486 159 {*extendsfdf2_sse}
     (nil))
(insn 504 503 505 25 (set (reg:DF 304 [ D.6914 ])
        (plus:DF (reg:DF 302 [ D.6914 ])
            (reg:DF 303 [ D.6914 ]))) sim2fitman_preproc.cpp:486 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 303 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 302 [ D.6914 ])
            (nil))))
(insn 505 504 506 25 (set (reg:V2DF 456)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:486 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 506 505 507 25 (parallel [
            (set (reg:DF 305 [ D.6914 ])
                (abs:DF (reg:DF 304 [ D.6914 ])))
            (use (reg:V2DF 456))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 456)
        (expr_list:REG_DEAD (reg:DF 304 [ D.6914 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (abs:DF (reg:DF 304 [ D.6914 ]))
                    (nil))))))
(insn 507 506 508 25 (set (reg:DF 457)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:486 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 508 507 509 25 (set (reg:DF 306 [ D.6914 ])
        (mult:DF (reg:DF 305 [ D.6914 ])
            (reg:DF 457))) sim2fitman_preproc.cpp:486 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 457)
        (expr_list:REG_DEAD (reg:DF 305 [ D.6914 ])
            (nil))))
(insn 509 508 510 25 (set (reg/f:DI 458)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:486 87 {*movdi_internal_rex64}
     (nil))
(insn 510 509 511 25 (parallel [
            (set (reg/f:DI 307 [ D.6915 ])
                (plus:DI (reg/f:DI 458)
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 458)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                    (const_int 76 [0x4c]))
                (nil)))))
(insn 511 510 512 25 (set (reg:SF 308 [ D.6909 ])
        (mem/j:SF (plus:DI (reg/f:DI 307 [ D.6915 ])
                (const_int 28 [0x1c])) [0 _267->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:486 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 307 [ D.6915 ])
        (nil)))
(insn 512 511 513 25 (set (reg:DF 309 [ D.6914 ])
        (float_extend:DF (reg:SF 308 [ D.6909 ]))) sim2fitman_preproc.cpp:486 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 308 [ D.6909 ])
        (nil)))
(insn 513 512 514 25 (set (reg:DF 310 [ D.6914 ])
        (mult:DF (reg:DF 306 [ D.6914 ])
            (reg:DF 309 [ D.6914 ]))) sim2fitman_preproc.cpp:486 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 309 [ D.6914 ])
        (expr_list:REG_DEAD (reg:DF 306 [ D.6914 ])
            (nil))))
(insn 514 513 515 25 (set (reg:DF 21 xmm0)
        (reg:DF 310 [ D.6914 ])) sim2fitman_preproc.cpp:486 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 310 [ D.6914 ])
        (nil)))
(call_insn 515 514 516 25 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:486 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 516 515 517 25 (set (reg:DF 311 [ D.6914 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:486 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 517 516 518 25 (set (reg:SF 312 [ D.6909 ])
        (float_truncate:SF (reg:DF 311 [ D.6914 ]))) sim2fitman_preproc.cpp:486 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 311 [ D.6914 ])
        (nil)))
(insn 518 517 519 25 (set (reg:SF 313 [ D.6909 ])
        (mult:SF (reg:SF 298 [ D.6909 ])
            (reg:SF 312 [ D.6909 ]))) sim2fitman_preproc.cpp:486 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 312 [ D.6909 ])
        (expr_list:REG_DEAD (reg:SF 298 [ D.6909 ])
            (nil))))
(insn 519 518 520 25 (set (mem:SF (reg/f:DI 293 [ D.6913 ]) [0 *_253+0 S4 A32])
        (reg:SF 313 [ D.6909 ])) sim2fitman_preproc.cpp:486 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 313 [ D.6909 ])
        (expr_list:REG_DEAD (reg/f:DI 293 [ D.6913 ])
            (nil))))
;;  succ:       26 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 (FALLTHRU)
;;              24
;;              23 [100.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 520 519 521 26 93 "" [2 uses])
(note 521 520 522 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 522 521 523 26 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:480 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       27 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 (FALLTHRU,DFS_BACK)
;;              20 [100.0%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 217 218 459
(code_label 523 522 524 27 91 "" [1 uses])
(note 524 523 525 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 525 524 526 27 (set (reg/f:DI 459)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:480 87 {*movdi_internal_rex64}
     (nil))
(insn 526 525 527 27 (set (reg:SI 217 [ D.6910 ])
        (mem/j:SI (plus:DI (reg/f:DI 459)
                (const_int 328 [0x148])) [0 procpar_info_6(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:480 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 459)
        (nil)))
(insn 527 526 529 27 (parallel [
            (set (reg:SI 218 [ D.6910 ])
                (ashift:SI (reg:SI 217 [ D.6910 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:480 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 217 [ D.6910 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 529 527 530 27 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 218 [ D.6910 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:480 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 218 [ D.6910 ])
        (nil)))
(jump_insn 530 529 531 27 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 528)
            (pc))) sim2fitman_preproc.cpp:480 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 528)
;;  succ:       21
;;              28 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27 (FALLTHRU)
;;              19
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 314 315
(code_label 531 530 532 28 89 "" [1 uses])
(note 532 531 533 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 533 532 536 28 (set (reg:SI 314 [ D.6910 ])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:492 89 {*movsi_internal}
     (nil))
(insn 536 533 540 28 (set (reg:SI 315 [ <retval> ])
        (reg:SI 314 [ D.6910 ])) sim2fitman_preproc.cpp:492 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 314 [ D.6910 ])
        (nil)))
(insn 540 536 543 28 (set (reg/i:SI 0 ax)
        (reg:SI 315 [ <retval> ])) sim2fitman_preproc.cpp:494 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 315 [ <retval> ])
        (nil)))
(insn 543 540 0 28 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:494 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int quecc(float*, float*, float*, Procpar_info*, Preprocess*) (_Z5queccPfS_S_P12Procpar_infoP10Preprocess, funcdef_no=10, decl_uid=5346, cgraph_uid=10)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 15 n_edges 18 count 15 (    1)
Building IRA IR
verify found no changes in insn with uid = 40.
verify found no changes in insn with uid = 79.
verify found no changes in insn with uid = 99.
verify found no changes in insn with uid = 136.
verify found no changes in insn with uid = 156.
verify found no changes in insn with uid = 198.
verify found no changes in insn with uid = 218.
verify found no changes in insn with uid = 250.
verify found no changes in insn with uid = 264.
verify found no changes in insn with uid = 298.
verify found no changes in insn with uid = 312.
verify found no changes in insn with uid = 335.
verify found no changes in insn with uid = 349.
verify found no changes in insn with uid = 362.
verify found no changes in insn with uid = 376.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r329: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r329,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r328: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a10 (r328,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r327: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r327,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r326: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r326,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r325: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a21 (r325,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r324: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a22 (r324,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r323: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r323,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r322: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a31 (r322,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r321: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a32 (r321,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r320: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a36 (r320,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r319: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a42 (r319,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r318: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a43 (r318,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r317: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a46 (r317,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r316: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a48 (r316,l0) best SSE_REGS, allocno SSE_REGS
    r315: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a47 (r315,l0) best SSE_REGS, allocno SSE_REGS
    r314: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a50 (r314,l0) best SSE_REGS, allocno SSE_REGS
    r313: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a49 (r313,l0) best SSE_REGS, allocno SSE_REGS
    r312: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a56 (r312,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r311: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a57 (r311,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r310: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a61 (r310,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r309: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a67 (r309,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r308: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a68 (r308,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r307: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a71 (r307,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r306: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a73 (r306,l0) best SSE_REGS, allocno SSE_REGS
    r305: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a72 (r305,l0) best SSE_REGS, allocno SSE_REGS
    r304: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a75 (r304,l0) best SSE_REGS, allocno SSE_REGS
    r303: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a74 (r303,l0) best SSE_REGS, allocno SSE_REGS
    r302: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a76 (r302,l0) best SSE_REGS, allocno INT_SSE_REGS
    r301: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a77 (r301,l0) best SSE_REGS, allocno SSE_REGS
    r300: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a83 (r300,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r299: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a84 (r299,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r298: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a88 (r298,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r297: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a94 (r297,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r296: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a95 (r296,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r295: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a98 (r295,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r294: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a100 (r294,l0) best SSE_REGS, allocno SSE_REGS
    r293: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a99 (r293,l0) best SSE_REGS, allocno SSE_REGS
    r292: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a102 (r292,l0) best SSE_REGS, allocno SSE_REGS
    r291: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a101 (r291,l0) best SSE_REGS, allocno SSE_REGS
    r290: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a103 (r290,l0) best SSE_REGS, allocno INT_SSE_REGS
    r289: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a104 (r289,l0) best SSE_REGS, allocno SSE_REGS
    r288: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a105 (r288,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r287: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a110 (r287,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r286: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a114 (r286,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r285: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a117 (r285,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r284: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a120 (r284,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r283: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a121 (r283,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r282: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a129 (r282,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r281: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a133 (r281,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r280: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a136 (r280,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r279: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a140 (r279,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r278: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a145 (r278,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r277: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a148 (r277,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r276: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a151 (r276,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r275: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a154 (r275,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r274: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a156 (r274,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r273: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a157 (r273,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r272: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a162 (r272,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r271: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a166 (r271,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r270: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a169 (r270,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r269: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a172 (r269,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r268: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a173 (r268,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r267: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a181 (r267,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r266: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a185 (r266,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r265: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a188 (r265,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r264: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a192 (r264,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r263: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a197 (r263,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r262: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a200 (r262,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r261: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a203 (r261,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r260: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a206 (r260,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r259: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a207 (r259,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r258: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a212 (r258,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r257: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a216 (r257,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r256: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a219 (r256,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r255: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a222 (r255,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r254: preferred SSE_FIRST_REG, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a223 (r254,l0) best SSE_FIRST_REG, allocno INT_SSE_REGS
    r253: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a231 (r253,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r252: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a235 (r252,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r251: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a238 (r251,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r250: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a242 (r250,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r249: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a247 (r249,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r248: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a250 (r248,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r247: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a253 (r247,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r246: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a256 (r246,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a258 (r245,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r244: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a259 (r244,l0) best SSE_REGS, allocno INT_SSE_REGS
    r243: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a260 (r243,l0) best SSE_REGS, allocno INT_SSE_REGS
    r242: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a261 (r242,l0) best SSE_REGS, allocno INT_SSE_REGS
    r241: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a262 (r241,l0) best SSE_REGS, allocno INT_SSE_REGS
    r240: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a263 (r240,l0) best SSE_REGS, allocno INT_SSE_REGS
    r239: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a264 (r239,l0) best SSE_REGS, allocno INT_SSE_REGS
    r238: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a265 (r238,l0) best SSE_REGS, allocno INT_SSE_REGS
    r237: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a266 (r237,l0) best SSE_REGS, allocno INT_SSE_REGS
    r236: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a267 (r236,l0) best SSE_REGS, allocno INT_SSE_REGS
    r235: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a268 (r235,l0) best SSE_REGS, allocno INT_SSE_REGS
    r234: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a269 (r234,l0) best SSE_REGS, allocno INT_SSE_REGS
    r233: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a270 (r233,l0) best SSE_REGS, allocno INT_SSE_REGS
    r232: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r232,l0) best AREG, allocno GENERAL_REGS
    r231: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r231,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r230: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a6 (r230,l0) best SSE_REGS, allocno SSE_REGS
    r229: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a7 (r229,l0) best SSE_REGS, allocno SSE_REGS
    r228: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a9 (r228,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r227: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a8 (r227,l0) best SSE_REGS, allocno SSE_REGS
    r226: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r226,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r225,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r224: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r224,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r223: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r223,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a17 (r222,l0) best SSE_REGS, allocno SSE_REGS
    r221: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a18 (r221,l0) best SSE_REGS, allocno SSE_REGS
    r220: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a20 (r220,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r219: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a19 (r219,l0) best SSE_REGS, allocno SSE_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r218,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a23 (r217,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r216,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r215: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a27 (r215,l0) best SSE_REGS, allocno SSE_REGS
    r214: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a28 (r214,l0) best SSE_REGS, allocno SSE_REGS
    r213: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a30 (r213,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r212: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a29 (r212,l0) best SSE_REGS, allocno SSE_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a26 (r211,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r210: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a33 (r210,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a34 (r209,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a35 (r208,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r207: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a38 (r207,l0) best SSE_REGS, allocno SSE_REGS
    r206: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a39 (r206,l0) best SSE_REGS, allocno SSE_REGS
    r205: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a41 (r205,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r204: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a40 (r204,l0) best SSE_REGS, allocno SSE_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a37 (r203,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a44 (r202,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a45 (r201,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r200: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a52 (r200,l0) best SSE_REGS, allocno SSE_REGS
    r199: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a53 (r199,l0) best SSE_REGS, allocno SSE_REGS
    r198: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a55 (r198,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r197: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a54 (r197,l0) best SSE_REGS, allocno SSE_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a51 (r196,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a58 (r195,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a59 (r194,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a60 (r193,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r192: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a63 (r192,l0) best SSE_REGS, allocno SSE_REGS
    r191: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a64 (r191,l0) best SSE_REGS, allocno SSE_REGS
    r190: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a66 (r190,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r189: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a65 (r189,l0) best SSE_REGS, allocno SSE_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a62 (r188,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a69 (r187,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a70 (r186,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a79 (r185,l0) best SSE_REGS, allocno SSE_REGS
    r184: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a80 (r184,l0) best SSE_REGS, allocno SSE_REGS
    r183: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a82 (r183,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r182: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a81 (r182,l0) best SSE_REGS, allocno SSE_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a78 (r181,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a85 (r180,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a86 (r179,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a87 (r178,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a90 (r177,l0) best SSE_REGS, allocno SSE_REGS
    r176: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a91 (r176,l0) best SSE_REGS, allocno SSE_REGS
    r175: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a93 (r175,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r174: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a92 (r174,l0) best SSE_REGS, allocno SSE_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a89 (r173,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a96 (r172,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a97 (r171,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a106 (r170,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r169: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a108 (r169,l0) best SSE_REGS, allocno SSE_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a109 (r168,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a111 (r167,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a112 (r166,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a113 (r165,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a107 (r164,l0) best SSE_REGS, allocno SSE_REGS
    r163: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a115 (r163,l0) best SSE_REGS, allocno SSE_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a116 (r162,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a118 (r161,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a119 (r160,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a122 (r159,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r158: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a123 (r158,l0) best SSE_REGS, allocno SSE_REGS
    r157: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a125 (r157,l0) best SSE_REGS, allocno SSE_REGS
    r156: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a127 (r156,l0) best SSE_REGS, allocno SSE_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a128 (r155,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a130 (r154,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a131 (r153,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a132 (r152,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a126 (r151,l0) best SSE_REGS, allocno SSE_REGS
    r150: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a134 (r150,l0) best SSE_REGS, allocno SSE_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a135 (r149,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a137 (r148,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a138 (r147,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a139 (r146,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a124 (r145,l0) best SSE_REGS, allocno SSE_REGS
    r144: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a141 (r144,l0) best SSE_REGS, allocno SSE_REGS
    r143: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a143 (r143,l0) best SSE_REGS, allocno SSE_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a144 (r142,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a146 (r141,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a147 (r140,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a142 (r139,l0) best SSE_REGS, allocno SSE_REGS
    r138: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a149 (r138,l0) best SSE_REGS, allocno SSE_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a150 (r137,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a152 (r136,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a153 (r135,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a155 (r134,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a158 (r133,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r132: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a160 (r132,l0) best SSE_REGS, allocno SSE_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a161 (r131,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a163 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a164 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a165 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a159 (r127,l0) best SSE_REGS, allocno SSE_REGS
    r126: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a167 (r126,l0) best SSE_REGS, allocno SSE_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a168 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a170 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a171 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a174 (r122,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r121: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a175 (r121,l0) best SSE_REGS, allocno SSE_REGS
    r120: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a177 (r120,l0) best SSE_REGS, allocno SSE_REGS
    r119: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a179 (r119,l0) best SSE_REGS, allocno SSE_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a180 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a182 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a183 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a184 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a178 (r114,l0) best SSE_REGS, allocno SSE_REGS
    r113: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a186 (r113,l0) best SSE_REGS, allocno SSE_REGS
    r112: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a187 (r112,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r111: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a189 (r111,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r110: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a190 (r110,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r109: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a191 (r109,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r108: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a176 (r108,l0) best SSE_REGS, allocno SSE_REGS
    r107: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a193 (r107,l0) best SSE_REGS, allocno SSE_REGS
    r106: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a195 (r106,l0) best SSE_REGS, allocno SSE_REGS
    r105: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a196 (r105,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r104: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a198 (r104,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r103: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a199 (r103,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r102: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a194 (r102,l0) best SSE_REGS, allocno SSE_REGS
    r101: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a201 (r101,l0) best SSE_REGS, allocno SSE_REGS
    r100: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a202 (r100,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r99: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a204 (r99,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a205 (r98,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r97: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a208 (r97,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r96: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a210 (r96,l0) best SSE_REGS, allocno SSE_REGS
    r95: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a211 (r95,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a213 (r94,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a214 (r93,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r92: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a215 (r92,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r91: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a209 (r91,l0) best SSE_REGS, allocno SSE_REGS
    r90: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a217 (r90,l0) best SSE_REGS, allocno SSE_REGS
    r89: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a218 (r89,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r88: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a220 (r88,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a221 (r87,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r86: preferred SSE_FIRST_REG, alternative SSE_REGS, allocno SSE_REGS
    a224 (r86,l0) best SSE_FIRST_REG, allocno SSE_REGS
    r85: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a225 (r85,l0) best SSE_REGS, allocno SSE_REGS
    r84: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a227 (r84,l0) best SSE_REGS, allocno SSE_REGS
    r83: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a229 (r83,l0) best SSE_REGS, allocno SSE_REGS
    r82: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a230 (r82,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a232 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a233 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a234 (r79,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r78: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a228 (r78,l0) best SSE_REGS, allocno SSE_REGS
    r77: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a236 (r77,l0) best SSE_REGS, allocno SSE_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a237 (r76,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a239 (r75,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a240 (r74,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a241 (r73,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r72: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a226 (r72,l0) best SSE_REGS, allocno SSE_REGS
    r71: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a243 (r71,l0) best SSE_REGS, allocno SSE_REGS
    r70: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a245 (r70,l0) best SSE_REGS, allocno SSE_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a246 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a248 (r68,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a249 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a244 (r66,l0) best SSE_REGS, allocno SSE_REGS
    r65: preferred SSE_REGS, alternative NO_REGS, allocno SSE_REGS
    a251 (r65,l0) best SSE_REGS, allocno SSE_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a252 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a254 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a255 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a257 (r59,l0) best SIREG, allocno GENERAL_REGS

  a0(r232,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a1(r231,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a2(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a3(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a4(r329,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a5(r226,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a6(r230,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a7(r229,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a8(r227,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a9(r228,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a10(r328,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a11(r327,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a12(r225,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a13(r224,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a14(r223,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a15(r326,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a16(r218,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a17(r222,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a18(r221,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a19(r219,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a20(r220,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a21(r325,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a22(r324,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a23(r217,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a24(r216,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a25(r323,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a26(r211,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a27(r215,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a28(r214,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a29(r212,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a30(r213,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a31(r322,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a32(r321,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a33(r210,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a34(r209,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a35(r208,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a36(r320,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a37(r203,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a38(r207,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a39(r206,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a40(r204,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a41(r205,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a42(r319,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a43(r318,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a44(r202,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a45(r201,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a46(r317,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a47(r315,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a48(r316,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a49(r313,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a50(r314,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a51(r196,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a52(r200,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a53(r199,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a54(r197,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a55(r198,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a56(r312,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a57(r311,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a58(r195,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a59(r194,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a60(r193,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a61(r310,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a62(r188,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a63(r192,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a64(r191,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a65(r189,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a66(r190,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a67(r309,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a68(r308,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a69(r187,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a70(r186,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a71(r307,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a72(r305,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a73(r306,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a74(r303,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a75(r304,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a76(r302,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a77(r301,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a78(r181,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a79(r185,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a80(r184,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a81(r182,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a82(r183,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a83(r300,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a84(r299,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a85(r180,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a86(r179,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a87(r178,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a88(r298,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a89(r173,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a90(r177,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:14
  a91(r176,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a92(r174,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:34 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:42 MEM:15
  a93(r175,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a94(r297,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a95(r296,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a96(r172,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a97(r171,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a98(r295,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a99(r293,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a100(r294,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a101(r291,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a102(r292,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a103(r290,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a104(r289,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a105(r288,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a106(r170,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a107(r164,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a108(r169,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a109(r168,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a110(r287,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a111(r167,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a112(r166,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a113(r165,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a114(r286,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a115(r163,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a116(r162,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a117(r285,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a118(r161,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a119(r160,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a120(r284,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a121(r283,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a122(r159,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a123(r158,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a124(r145,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a125(r157,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a126(r151,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a127(r156,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a128(r155,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a129(r282,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a130(r154,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a131(r153,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a132(r152,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a133(r281,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a134(r150,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a135(r149,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a136(r280,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a137(r148,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a138(r147,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a139(r146,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a140(r279,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a141(r144,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a142(r139,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a143(r143,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a144(r142,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a145(r278,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a146(r141,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a147(r140,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a148(r277,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a149(r138,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a150(r137,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a151(r276,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a152(r136,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a153(r135,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a154(r275,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a155(r134,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a156(r274,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a157(r273,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a158(r133,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a159(r127,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a160(r132,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a161(r131,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a162(r272,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a163(r130,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a164(r129,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a165(r128,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a166(r271,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a167(r126,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a168(r125,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a169(r270,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a170(r124,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a171(r123,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a172(r269,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a173(r268,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a174(r122,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a175(r121,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a176(r108,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a177(r120,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a178(r114,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a179(r119,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a180(r118,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a181(r267,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a182(r117,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a183(r116,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a184(r115,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a185(r266,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a186(r113,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a187(r112,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a188(r265,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a189(r111,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a190(r110,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a191(r109,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a192(r264,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a193(r107,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a194(r102,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a195(r106,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a196(r105,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a197(r263,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a198(r104,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a199(r103,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a200(r262,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a201(r101,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a202(r100,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a203(r261,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a204(r99,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a205(r98,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a206(r260,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a207(r259,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a208(r97,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a209(r91,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a210(r96,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a211(r95,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a212(r258,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a213(r94,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a214(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a215(r92,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a216(r257,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a217(r90,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a218(r89,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a219(r256,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a220(r88,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a221(r87,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a222(r255,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a223(r254,l0) costs: AREG:8 DREG:8 CREG:8 BREG:8 SIREG:8 DIREG:8 AD_REGS:8 Q_REGS:8 NON_Q_REGS:8 INDEX_REGS:8 GENERAL_REGS:8 LEGACY_REGS:8 CLOBBERED_REGS:8 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:131070 MEM:14
  a224(r86,l0) costs: AREG:19 DREG:19 CREG:19 BREG:19 SIREG:19 DIREG:19 AD_REGS:19 Q_REGS:19 NON_Q_REGS:19 INDEX_REGS:19 GENERAL_REGS:19 LEGACY_REGS:19 CLOBBERED_REGS:19 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:-1 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:16
  a225(r85,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a226(r72,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a227(r84,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a228(r78,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a229(r83,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a230(r82,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a231(r253,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a232(r81,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a233(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a234(r79,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a235(r252,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a236(r77,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a237(r76,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a238(r251,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a239(r75,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a240(r74,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a241(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a242(r250,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a243(r71,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a244(r66,l0) costs: AREG:26 DREG:26 CREG:26 BREG:26 SIREG:26 DIREG:26 AD_REGS:26 Q_REGS:26 NON_Q_REGS:26 INDEX_REGS:26 GENERAL_REGS:26 LEGACY_REGS:26 CLOBBERED_REGS:26 FP_TOP_REG:42 FP_SECOND_REG:42 FLOAT_REGS:42 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:42 FP_SECOND_SSE_REGS:42 FLOAT_SSE_REGS:42 FLOAT_INT_REGS:42 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:42 ALL_REGS:131070 MEM:15
  a245(r70,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a246(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a247(r249,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a248(r68,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a249(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a250(r248,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a251(r65,l0) costs: AREG:15 DREG:15 CREG:15 BREG:15 SIREG:15 DIREG:15 AD_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 GENERAL_REGS:15 LEGACY_REGS:15 CLOBBERED_REGS:15 FP_TOP_REG:40 FP_SECOND_REG:40 FLOAT_REGS:40 SSE_FIRST_REG:0 SSE_REGS:0 MMX_REGS:32 FP_TOP_SSE_REGS:40 FP_SECOND_SSE_REGS:40 FLOAT_SSE_REGS:40 FLOAT_INT_REGS:40 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:40 ALL_REGS:40 MEM:13
  a252(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a253(r247,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a254(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:6
  a255(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a256(r246,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a257(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:-1 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a258(r245,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:26 SSE_REGS:26 MMX_REGS:26 FP_TOP_SSE_REGS:131070 FP_SECOND_SSE_REGS:131070 FLOAT_SSE_REGS:131070 FLOAT_INT_REGS:131070 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a259(r244,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a260(r243,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a261(r242,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a262(r241,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a263(r240,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a264(r239,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a265(r238,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a266(r237,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a267(r236,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a268(r235,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a269(r234,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12
  a270(r233,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:38 FP_SECOND_REG:38 FLOAT_REGS:38 SSE_FIRST_REG:0 SSE_REGS:0 FP_TOP_SSE_REGS:38 FP_SECOND_SSE_REGS:38 FLOAT_SSE_REGS:38 FLOAT_INT_REGS:38 INT_SSE_REGS:26 FLOAT_INT_SSE_REGS:38 ALL_REGS:131070 MEM:12

   Insn 403(l0): point = 0
   Insn 400(l0): point = 2
   Insn 396(l0): point = 4
   Insn 393(l0): point = 6
   Insn 162(l0): point = 9
   Insn 161(l0): point = 11
   Insn 160(l0): point = 13
   Insn 159(l0): point = 15
   Insn 158(l0): point = 17
   Insn 157(l0): point = 19
   Insn 156(l0): point = 21
   Insn 155(l0): point = 23
   Insn 154(l0): point = 25
   Insn 153(l0): point = 27
   Insn 152(l0): point = 29
   Insn 151(l0): point = 31
   Insn 150(l0): point = 33
   Insn 149(l0): point = 35
   Insn 148(l0): point = 37
   Insn 147(l0): point = 39
   Insn 146(l0): point = 41
   Insn 145(l0): point = 43
   Insn 144(l0): point = 45
   Insn 143(l0): point = 47
   Insn 142(l0): point = 49
   Insn 141(l0): point = 51
   Insn 140(l0): point = 53
   Insn 139(l0): point = 55
   Insn 138(l0): point = 57
   Insn 137(l0): point = 59
   Insn 136(l0): point = 61
   Insn 135(l0): point = 63
   Insn 134(l0): point = 65
   Insn 133(l0): point = 67
   Insn 132(l0): point = 69
   Insn 131(l0): point = 71
   Insn 130(l0): point = 73
   Insn 129(l0): point = 75
   Insn 128(l0): point = 77
   Insn 127(l0): point = 79
   Insn 126(l0): point = 81
   Insn 125(l0): point = 83
   Insn 124(l0): point = 85
   Insn 123(l0): point = 87
   Insn 122(l0): point = 89
   Insn 121(l0): point = 91
   Insn 120(l0): point = 93
   Insn 119(l0): point = 95
   Insn 118(l0): point = 97
   Insn 117(l0): point = 99
   Insn 116(l0): point = 101
   Insn 115(l0): point = 103
   Insn 114(l0): point = 105
   Insn 113(l0): point = 107
   Insn 112(l0): point = 109
   Insn 111(l0): point = 111
   Insn 110(l0): point = 113
   Insn 109(l0): point = 115
   Insn 108(l0): point = 117
   Insn 107(l0): point = 119
   Insn 106(l0): point = 121
   Insn 105(l0): point = 123
   Insn 104(l0): point = 125
   Insn 103(l0): point = 127
   Insn 102(l0): point = 129
   Insn 101(l0): point = 131
   Insn 100(l0): point = 133
   Insn 99(l0): point = 135
   Insn 98(l0): point = 137
   Insn 97(l0): point = 139
   Insn 96(l0): point = 141
   Insn 95(l0): point = 143
   Insn 94(l0): point = 145
   Insn 93(l0): point = 147
   Insn 92(l0): point = 149
   Insn 91(l0): point = 151
   Insn 90(l0): point = 153
   Insn 89(l0): point = 155
   Insn 88(l0): point = 157
   Insn 87(l0): point = 159
   Insn 86(l0): point = 161
   Insn 85(l0): point = 163
   Insn 84(l0): point = 165
   Insn 83(l0): point = 167
   Insn 82(l0): point = 169
   Insn 81(l0): point = 171
   Insn 80(l0): point = 173
   Insn 79(l0): point = 175
   Insn 78(l0): point = 177
   Insn 77(l0): point = 179
   Insn 76(l0): point = 181
   Insn 75(l0): point = 183
   Insn 74(l0): point = 185
   Insn 73(l0): point = 187
   Insn 72(l0): point = 189
   Insn 71(l0): point = 191
   Insn 70(l0): point = 193
   Insn 69(l0): point = 195
   Insn 68(l0): point = 197
   Insn 67(l0): point = 199
   Insn 66(l0): point = 201
   Insn 65(l0): point = 203
   Insn 64(l0): point = 205
   Insn 63(l0): point = 207
   Insn 62(l0): point = 209
   Insn 61(l0): point = 211
   Insn 60(l0): point = 213
   Insn 59(l0): point = 215
   Insn 58(l0): point = 217
   Insn 57(l0): point = 219
   Insn 56(l0): point = 221
   Insn 55(l0): point = 223
   Insn 54(l0): point = 225
   Insn 53(l0): point = 227
   Insn 52(l0): point = 229
   Insn 51(l0): point = 231
   Insn 50(l0): point = 233
   Insn 49(l0): point = 235
   Insn 48(l0): point = 237
   Insn 47(l0): point = 239
   Insn 46(l0): point = 241
   Insn 45(l0): point = 243
   Insn 391(l0): point = 246
   Insn 390(l0): point = 248
   Insn 388(l0): point = 250
   Insn 387(l0): point = 252
   Insn 386(l0): point = 254
   Insn 383(l0): point = 257
   Insn 380(l0): point = 260
   Insn 379(l0): point = 262
   Insn 378(l0): point = 264
   Insn 377(l0): point = 266
   Insn 376(l0): point = 268
   Insn 375(l0): point = 270
   Insn 374(l0): point = 272
   Insn 373(l0): point = 274
   Insn 372(l0): point = 276
   Insn 371(l0): point = 278
   Insn 370(l0): point = 280
   Insn 369(l0): point = 282
   Insn 368(l0): point = 284
   Insn 367(l0): point = 286
   Insn 366(l0): point = 288
   Insn 365(l0): point = 290
   Insn 364(l0): point = 292
   Insn 363(l0): point = 294
   Insn 362(l0): point = 296
   Insn 361(l0): point = 298
   Insn 360(l0): point = 300
   Insn 359(l0): point = 302
   Insn 358(l0): point = 304
   Insn 357(l0): point = 306
   Insn 356(l0): point = 308
   Insn 355(l0): point = 310
   Insn 354(l0): point = 312
   Insn 353(l0): point = 314
   Insn 352(l0): point = 316
   Insn 351(l0): point = 318
   Insn 350(l0): point = 320
   Insn 349(l0): point = 322
   Insn 348(l0): point = 324
   Insn 347(l0): point = 326
   Insn 346(l0): point = 328
   Insn 345(l0): point = 330
   Insn 344(l0): point = 332
   Insn 343(l0): point = 334
   Insn 342(l0): point = 336
   Insn 341(l0): point = 338
   Insn 340(l0): point = 340
   Insn 339(l0): point = 342
   Insn 338(l0): point = 344
   Insn 337(l0): point = 346
   Insn 336(l0): point = 348
   Insn 335(l0): point = 350
   Insn 334(l0): point = 352
   Insn 333(l0): point = 354
   Insn 332(l0): point = 356
   Insn 331(l0): point = 358
   Insn 330(l0): point = 360
   Insn 329(l0): point = 362
   Insn 328(l0): point = 364
   Insn 327(l0): point = 366
   Insn 326(l0): point = 368
   Insn 325(l0): point = 370
   Insn 324(l0): point = 372
   Insn 323(l0): point = 374
   Insn 322(l0): point = 376
   Insn 321(l0): point = 378
   Insn 420(l0): point = 381
   Insn 316(l0): point = 383
   Insn 315(l0): point = 385
   Insn 314(l0): point = 387
   Insn 313(l0): point = 389
   Insn 312(l0): point = 391
   Insn 311(l0): point = 393
   Insn 310(l0): point = 395
   Insn 309(l0): point = 397
   Insn 308(l0): point = 399
   Insn 307(l0): point = 401
   Insn 306(l0): point = 403
   Insn 305(l0): point = 405
   Insn 304(l0): point = 407
   Insn 303(l0): point = 409
   Insn 302(l0): point = 411
   Insn 301(l0): point = 413
   Insn 300(l0): point = 415
   Insn 299(l0): point = 417
   Insn 298(l0): point = 419
   Insn 297(l0): point = 421
   Insn 296(l0): point = 423
   Insn 295(l0): point = 425
   Insn 294(l0): point = 427
   Insn 293(l0): point = 429
   Insn 292(l0): point = 431
   Insn 291(l0): point = 433
   Insn 290(l0): point = 435
   Insn 289(l0): point = 437
   Insn 288(l0): point = 439
   Insn 287(l0): point = 441
   Insn 284(l0): point = 444
   Insn 283(l0): point = 446
   Insn 282(l0): point = 448
   Insn 418(l0): point = 451
   Insn 277(l0): point = 453
   Insn 276(l0): point = 455
   Insn 271(l0): point = 458
   Insn 270(l0): point = 460
   Insn 269(l0): point = 462
   Insn 268(l0): point = 464
   Insn 267(l0): point = 466
   Insn 266(l0): point = 468
   Insn 265(l0): point = 470
   Insn 264(l0): point = 472
   Insn 263(l0): point = 474
   Insn 262(l0): point = 476
   Insn 261(l0): point = 478
   Insn 260(l0): point = 480
   Insn 259(l0): point = 482
   Insn 258(l0): point = 484
   Insn 257(l0): point = 486
   Insn 256(l0): point = 488
   Insn 255(l0): point = 490
   Insn 254(l0): point = 492
   Insn 253(l0): point = 494
   Insn 252(l0): point = 496
   Insn 251(l0): point = 498
   Insn 250(l0): point = 500
   Insn 249(l0): point = 502
   Insn 248(l0): point = 504
   Insn 247(l0): point = 506
   Insn 246(l0): point = 508
   Insn 245(l0): point = 510
   Insn 244(l0): point = 512
   Insn 243(l0): point = 514
   Insn 242(l0): point = 516
   Insn 241(l0): point = 518
   Insn 240(l0): point = 520
   Insn 239(l0): point = 522
   Insn 236(l0): point = 525
   Insn 235(l0): point = 527
   Insn 234(l0): point = 529
   Insn 415(l0): point = 532
   Insn 229(l0): point = 534
   Insn 228(l0): point = 536
   Insn 223(l0): point = 539
   Insn 222(l0): point = 541
   Insn 221(l0): point = 543
   Insn 220(l0): point = 545
   Insn 219(l0): point = 547
   Insn 218(l0): point = 549
   Insn 217(l0): point = 551
   Insn 216(l0): point = 553
   Insn 215(l0): point = 555
   Insn 214(l0): point = 557
   Insn 213(l0): point = 559
   Insn 212(l0): point = 561
   Insn 211(l0): point = 563
   Insn 210(l0): point = 565
   Insn 209(l0): point = 567
   Insn 208(l0): point = 569
   Insn 207(l0): point = 571
   Insn 206(l0): point = 573
   Insn 205(l0): point = 575
   Insn 204(l0): point = 577
   Insn 203(l0): point = 579
   Insn 202(l0): point = 581
   Insn 201(l0): point = 583
   Insn 200(l0): point = 585
   Insn 199(l0): point = 587
   Insn 198(l0): point = 589
   Insn 197(l0): point = 591
   Insn 196(l0): point = 593
   Insn 195(l0): point = 595
   Insn 194(l0): point = 597
   Insn 193(l0): point = 599
   Insn 192(l0): point = 601
   Insn 191(l0): point = 603
   Insn 190(l0): point = 605
   Insn 189(l0): point = 607
   Insn 188(l0): point = 609
   Insn 187(l0): point = 611
   Insn 186(l0): point = 613
   Insn 185(l0): point = 615
   Insn 184(l0): point = 617
   Insn 183(l0): point = 619
   Insn 182(l0): point = 621
   Insn 181(l0): point = 623
   Insn 180(l0): point = 625
   Insn 179(l0): point = 627
   Insn 178(l0): point = 629
   Insn 177(l0): point = 631
   Insn 176(l0): point = 633
   Insn 175(l0): point = 635
   Insn 174(l0): point = 637
   Insn 173(l0): point = 639
   Insn 172(l0): point = 641
   Insn 171(l0): point = 643
   Insn 170(l0): point = 645
   Insn 169(l0): point = 647
   Insn 168(l0): point = 649
   Insn 167(l0): point = 651
   Insn 166(l0): point = 653
   Insn 165(l0): point = 655
   Insn 164(l0): point = 657
   Insn 412(l0): point = 660
   Insn 41(l0): point = 662
   Insn 40(l0): point = 664
   Insn 39(l0): point = 666
   Insn 38(l0): point = 668
   Insn 37(l0): point = 670
   Insn 36(l0): point = 672
   Insn 35(l0): point = 674
   Insn 34(l0): point = 676
   Insn 33(l0): point = 678
   Insn 32(l0): point = 680
   Insn 31(l0): point = 682
   Insn 30(l0): point = 684
   Insn 29(l0): point = 686
   Insn 28(l0): point = 688
   Insn 27(l0): point = 690
   Insn 26(l0): point = 692
   Insn 25(l0): point = 694
   Insn 24(l0): point = 696
   Insn 23(l0): point = 698
   Insn 22(l0): point = 700
   Insn 21(l0): point = 702
   Insn 20(l0): point = 704
   Insn 19(l0): point = 706
   Insn 18(l0): point = 708
   Insn 17(l0): point = 710
   Insn 16(l0): point = 712
   Insn 15(l0): point = 714
   Insn 14(l0): point = 716
   Insn 13(l0): point = 718
   Insn 12(l0): point = 720
   Insn 11(l0): point = 722
   Insn 10(l0): point = 724
   Insn 6(l0): point = 726
   Insn 5(l0): point = 728
   Insn 4(l0): point = 730
   Insn 3(l0): point = 732
   Insn 2(l0): point = 734
 a0(r232): [3..4]
 a1(r231): [5..6]
 a2(r61): [249..250]
 a3(r60): [251..252]
 a4(r329): [253..254]
 a5(r226): [261..276]
 a6(r230): [261..262]
 a7(r229): [263..264]
 a8(r227): [263..274]
 a9(r228): [265..266]
 a10(r328): [271..272]
 a11(r327): [277..278]
 a12(r225): [277..280]
 a13(r224): [281..282]
 a14(r223): [283..284]
 a15(r326): [285..286]
 a16(r218): [289..304]
 a17(r222): [289..290]
 a18(r221): [291..292]
 a19(r219): [291..302]
 a20(r220): [293..294]
 a21(r325): [299..300]
 a22(r324): [305..306]
 a23(r217): [305..308]
 a24(r216): [309..310]
 a25(r323): [311..312]
 a26(r211): [315..330]
 a27(r215): [315..316]
 a28(r214): [317..318]
 a29(r212): [317..328]
 a30(r213): [319..320]
 a31(r322): [325..326]
 a32(r321): [331..332]
 a33(r210): [331..334]
 a34(r209): [335..336]
 a35(r208): [337..338]
 a36(r320): [339..340]
 a37(r203): [343..358]
 a38(r207): [343..344]
 a39(r206): [345..346]
 a40(r204): [345..356]
 a41(r205): [347..348]
 a42(r319): [353..354]
 a43(r318): [359..360]
 a44(r202): [359..362]
 a45(r201): [363..364]
 a46(r317): [365..366]
 a47(r315): [369..370]
 a48(r316): [371..372]
 a49(r313): [375..376]
 a50(r314): [377..378]
 a51(r196): [384..399]
 a52(r200): [384..385]
 a53(r199): [386..387]
 a54(r197): [386..397]
 a55(r198): [388..389]
 a56(r312): [394..395]
 a57(r311): [400..401]
 a58(r195): [400..403]
 a59(r194): [404..405]
 a60(r193): [406..407]
 a61(r310): [408..409]
 a62(r188): [412..427]
 a63(r192): [412..413]
 a64(r191): [414..415]
 a65(r189): [414..425]
 a66(r190): [416..417]
 a67(r309): [422..423]
 a68(r308): [428..429]
 a69(r187): [428..431]
 a70(r186): [432..433]
 a71(r307): [434..435]
 a72(r305): [438..439]
 a73(r306): [440..441]
 a74(r303): [445..446]
 a75(r304): [447..448]
 a76(r302): [454..455]
 a77(r301): [461..462]
 a78(r181): [465..480]
 a79(r185): [465..466]
 a80(r184): [467..468]
 a81(r182): [467..478]
 a82(r183): [469..470]
 a83(r300): [475..476]
 a84(r299): [481..482]
 a85(r180): [481..484]
 a86(r179): [485..486]
 a87(r178): [487..488]
 a88(r298): [489..490]
 a89(r173): [493..508]
 a90(r177): [493..494]
 a91(r176): [495..496]
 a92(r174): [495..506]
 a93(r175): [497..498]
 a94(r297): [503..504]
 a95(r296): [509..510]
 a96(r172): [509..512]
 a97(r171): [513..514]
 a98(r295): [515..516]
 a99(r293): [519..520]
 a100(r294): [521..522]
 a101(r291): [526..527]
 a102(r292): [528..529]
 a103(r290): [535..536]
 a104(r289): [542..543]
 a105(r288): [546..547]
 a106(r170): [552..555]
 a107(r164): [554..571]
 a108(r169): [556..557]
 a109(r168): [558..559]
 a110(r287): [560..561]
 a111(r167): [560..563]
 a112(r166): [564..565]
 a113(r165): [566..567]
 a114(r286): [568..569]
 a115(r163): [572..573]
 a116(r162): [574..575]
 a117(r285): [576..577]
 a118(r161): [576..579]
 a119(r160): [580..581]
 a120(r284): [582..583]
 a121(r283): [586..587]
 a122(r159): [592..593]
 a123(r158): [594..595]
 a124(r145): [594..629]
 a125(r157): [596..597]
 a126(r151): [596..613]
 a127(r156): [598..599]
 a128(r155): [600..601]
 a129(r282): [602..603]
 a130(r154): [602..605]
 a131(r153): [606..607]
 a132(r152): [608..609]
 a133(r281): [610..611]
 a134(r150): [614..615]
 a135(r149): [616..617]
 a136(r280): [618..619]
 a137(r148): [618..621]
 a138(r147): [622..623]
 a139(r146): [624..625]
 a140(r279): [626..627]
 a141(r144): [630..631]
 a142(r139): [630..645]
 a143(r143): [632..633]
 a144(r142): [634..635]
 a145(r278): [636..637]
 a146(r141): [636..639]
 a147(r140): [640..641]
 a148(r277): [642..643]
 a149(r138): [646..647]
 a150(r137): [648..649]
 a151(r276): [650..651]
 a152(r136): [650..653]
 a153(r135): [654..655]
 a154(r275): [656..657]
 a155(r134): [12..13]
 a156(r274): [14..15]
 a157(r273): [18..19]
 a158(r133): [24..27]
 a159(r127): [26..43]
 a160(r132): [28..29]
 a161(r131): [30..31]
 a162(r272): [32..33]
 a163(r130): [32..35]
 a164(r129): [36..37]
 a165(r128): [38..39]
 a166(r271): [40..41]
 a167(r126): [44..45]
 a168(r125): [46..47]
 a169(r270): [48..49]
 a170(r124): [48..51]
 a171(r123): [52..53]
 a172(r269): [54..55]
 a173(r268): [58..59]
 a174(r122): [64..65]
 a175(r121): [66..67]
 a176(r108): [66..101]
 a177(r120): [68..69]
 a178(r114): [68..85]
 a179(r119): [70..71]
 a180(r118): [72..73]
 a181(r267): [74..75]
 a182(r117): [74..77]
 a183(r116): [78..79]
 a184(r115): [80..81]
 a185(r266): [82..83]
 a186(r113): [86..87]
 a187(r112): [88..89]
 a188(r265): [90..91]
 a189(r111): [90..93]
 a190(r110): [94..95]
 a191(r109): [96..97]
 a192(r264): [98..99]
 a193(r107): [102..103]
 a194(r102): [102..117]
 a195(r106): [104..105]
 a196(r105): [106..107]
 a197(r263): [108..109]
 a198(r104): [108..111]
 a199(r103): [112..113]
 a200(r262): [114..115]
 a201(r101): [118..119]
 a202(r100): [120..121]
 a203(r261): [122..123]
 a204(r99): [122..125]
 a205(r98): [126..127]
 a206(r260): [128..129]
 a207(r259): [132..133]
 a208(r97): [138..141]
 a209(r91): [140..157]
 a210(r96): [142..143]
 a211(r95): [144..145]
 a212(r258): [146..147]
 a213(r94): [146..149]
 a214(r93): [150..151]
 a215(r92): [152..153]
 a216(r257): [154..155]
 a217(r90): [158..159]
 a218(r89): [160..161]
 a219(r256): [162..163]
 a220(r88): [162..165]
 a221(r87): [166..167]
 a222(r255): [168..169]
 a223(r254): [172..173]
 a224(r86): [178..179]
 a225(r85): [180..181]
 a226(r72): [180..215]
 a227(r84): [182..183]
 a228(r78): [182..199]
 a229(r83): [184..185]
 a230(r82): [186..187]
 a231(r253): [188..189]
 a232(r81): [188..191]
 a233(r80): [192..193]
 a234(r79): [194..195]
 a235(r252): [196..197]
 a236(r77): [200..201]
 a237(r76): [202..203]
 a238(r251): [204..205]
 a239(r75): [204..207]
 a240(r74): [208..209]
 a241(r73): [210..211]
 a242(r250): [212..213]
 a243(r71): [216..217]
 a244(r66): [216..231]
 a245(r70): [218..219]
 a246(r69): [220..221]
 a247(r249): [222..223]
 a248(r68): [222..225]
 a249(r67): [226..227]
 a250(r248): [228..229]
 a251(r65): [232..233]
 a252(r64): [234..235]
 a253(r247): [236..237]
 a254(r63): [236..239]
 a255(r62): [240..241]
 a256(r246): [242..243]
 a257(r59): [671..672]
 a258(r245): [673..674]
 a259(r244): [677..678]
 a260(r243): [681..682]
 a261(r242): [685..686]
 a262(r241): [689..690]
 a263(r240): [693..694]
 a264(r239): [697..698]
 a265(r238): [701..702]
 a266(r237): [705..706]
 a267(r236): [709..710]
 a268(r235): [713..714]
 a269(r234): [717..718]
 a270(r233): [721..722]
Compressing live ranges: from 737 to 434 - 58%
Ranges after the compression:
 a0(r232): [0..1]
 a1(r231): [2..3]
 a2(r61): [168..169]
 a3(r60): [170..171]
 a4(r329): [172..173]
 a5(r226): [174..181]
 a6(r230): [174..175]
 a7(r229): [176..177]
 a8(r227): [176..181]
 a9(r228): [178..179]
 a10(r328): [180..181]
 a11(r327): [182..183]
 a12(r225): [182..183]
 a13(r224): [184..185]
 a14(r223): [186..187]
 a15(r326): [188..189]
 a16(r218): [190..197]
 a17(r222): [190..191]
 a18(r221): [192..193]
 a19(r219): [192..197]
 a20(r220): [194..195]
 a21(r325): [196..197]
 a22(r324): [198..199]
 a23(r217): [198..199]
 a24(r216): [200..201]
 a25(r323): [202..203]
 a26(r211): [204..211]
 a27(r215): [204..205]
 a28(r214): [206..207]
 a29(r212): [206..211]
 a30(r213): [208..209]
 a31(r322): [210..211]
 a32(r321): [212..213]
 a33(r210): [212..213]
 a34(r209): [214..215]
 a35(r208): [216..217]
 a36(r320): [218..219]
 a37(r203): [220..227]
 a38(r207): [220..221]
 a39(r206): [222..223]
 a40(r204): [222..227]
 a41(r205): [224..225]
 a42(r319): [226..227]
 a43(r318): [228..229]
 a44(r202): [228..229]
 a45(r201): [230..231]
 a46(r317): [232..233]
 a47(r315): [234..235]
 a48(r316): [236..237]
 a49(r313): [238..239]
 a50(r314): [240..241]
 a51(r196): [242..249]
 a52(r200): [242..243]
 a53(r199): [244..245]
 a54(r197): [244..249]
 a55(r198): [246..247]
 a56(r312): [248..249]
 a57(r311): [250..251]
 a58(r195): [250..251]
 a59(r194): [252..253]
 a60(r193): [254..255]
 a61(r310): [256..257]
 a62(r188): [258..265]
 a63(r192): [258..259]
 a64(r191): [260..261]
 a65(r189): [260..265]
 a66(r190): [262..263]
 a67(r309): [264..265]
 a68(r308): [266..267]
 a69(r187): [266..267]
 a70(r186): [268..269]
 a71(r307): [270..271]
 a72(r305): [272..273]
 a73(r306): [274..275]
 a74(r303): [276..277]
 a75(r304): [278..279]
 a76(r302): [280..281]
 a77(r301): [282..283]
 a78(r181): [284..291]
 a79(r185): [284..285]
 a80(r184): [286..287]
 a81(r182): [286..291]
 a82(r183): [288..289]
 a83(r300): [290..291]
 a84(r299): [292..293]
 a85(r180): [292..293]
 a86(r179): [294..295]
 a87(r178): [296..297]
 a88(r298): [298..299]
 a89(r173): [300..307]
 a90(r177): [300..301]
 a91(r176): [302..303]
 a92(r174): [302..307]
 a93(r175): [304..305]
 a94(r297): [306..307]
 a95(r296): [308..309]
 a96(r172): [308..309]
 a97(r171): [310..311]
 a98(r295): [312..313]
 a99(r293): [314..315]
 a100(r294): [316..317]
 a101(r291): [318..319]
 a102(r292): [320..321]
 a103(r290): [322..323]
 a104(r289): [324..325]
 a105(r288): [326..327]
 a106(r170): [328..329]
 a107(r164): [328..341]
 a108(r169): [330..331]
 a109(r168): [332..333]
 a110(r287): [334..335]
 a111(r167): [334..335]
 a112(r166): [336..337]
 a113(r165): [338..339]
 a114(r286): [340..341]
 a115(r163): [342..343]
 a116(r162): [344..345]
 a117(r285): [346..347]
 a118(r161): [346..347]
 a119(r160): [348..349]
 a120(r284): [350..351]
 a121(r283): [352..353]
 a122(r159): [354..355]
 a123(r158): [356..357]
 a124(r145): [356..383]
 a125(r157): [358..359]
 a126(r151): [358..371]
 a127(r156): [360..361]
 a128(r155): [362..363]
 a129(r282): [364..365]
 a130(r154): [364..365]
 a131(r153): [366..367]
 a132(r152): [368..369]
 a133(r281): [370..371]
 a134(r150): [372..373]
 a135(r149): [374..375]
 a136(r280): [376..377]
 a137(r148): [376..377]
 a138(r147): [378..379]
 a139(r146): [380..381]
 a140(r279): [382..383]
 a141(r144): [384..385]
 a142(r139): [384..395]
 a143(r143): [386..387]
 a144(r142): [388..389]
 a145(r278): [390..391]
 a146(r141): [390..391]
 a147(r140): [392..393]
 a148(r277): [394..395]
 a149(r138): [396..397]
 a150(r137): [398..399]
 a151(r276): [400..401]
 a152(r136): [400..401]
 a153(r135): [402..403]
 a154(r275): [404..405]
 a155(r134): [4..5]
 a156(r274): [6..7]
 a157(r273): [8..9]
 a158(r133): [10..11]
 a159(r127): [10..23]
 a160(r132): [12..13]
 a161(r131): [14..15]
 a162(r272): [16..17]
 a163(r130): [16..17]
 a164(r129): [18..19]
 a165(r128): [20..21]
 a166(r271): [22..23]
 a167(r126): [24..25]
 a168(r125): [26..27]
 a169(r270): [28..29]
 a170(r124): [28..29]
 a171(r123): [30..31]
 a172(r269): [32..33]
 a173(r268): [34..35]
 a174(r122): [36..37]
 a175(r121): [38..39]
 a176(r108): [38..65]
 a177(r120): [40..41]
 a178(r114): [40..53]
 a179(r119): [42..43]
 a180(r118): [44..45]
 a181(r267): [46..47]
 a182(r117): [46..47]
 a183(r116): [48..49]
 a184(r115): [50..51]
 a185(r266): [52..53]
 a186(r113): [54..55]
 a187(r112): [56..57]
 a188(r265): [58..59]
 a189(r111): [58..59]
 a190(r110): [60..61]
 a191(r109): [62..63]
 a192(r264): [64..65]
 a193(r107): [66..67]
 a194(r102): [66..77]
 a195(r106): [68..69]
 a196(r105): [70..71]
 a197(r263): [72..73]
 a198(r104): [72..73]
 a199(r103): [74..75]
 a200(r262): [76..77]
 a201(r101): [78..79]
 a202(r100): [80..81]
 a203(r261): [82..83]
 a204(r99): [82..83]
 a205(r98): [84..85]
 a206(r260): [86..87]
 a207(r259): [88..89]
 a208(r97): [90..91]
 a209(r91): [90..103]
 a210(r96): [92..93]
 a211(r95): [94..95]
 a212(r258): [96..97]
 a213(r94): [96..97]
 a214(r93): [98..99]
 a215(r92): [100..101]
 a216(r257): [102..103]
 a217(r90): [104..105]
 a218(r89): [106..107]
 a219(r256): [108..109]
 a220(r88): [108..109]
 a221(r87): [110..111]
 a222(r255): [112..113]
 a223(r254): [114..115]
 a224(r86): [116..117]
 a225(r85): [118..119]
 a226(r72): [118..145]
 a227(r84): [120..121]
 a228(r78): [120..133]
 a229(r83): [122..123]
 a230(r82): [124..125]
 a231(r253): [126..127]
 a232(r81): [126..127]
 a233(r80): [128..129]
 a234(r79): [130..131]
 a235(r252): [132..133]
 a236(r77): [134..135]
 a237(r76): [136..137]
 a238(r251): [138..139]
 a239(r75): [138..139]
 a240(r74): [140..141]
 a241(r73): [142..143]
 a242(r250): [144..145]
 a243(r71): [146..147]
 a244(r66): [146..157]
 a245(r70): [148..149]
 a246(r69): [150..151]
 a247(r249): [152..153]
 a248(r68): [152..153]
 a249(r67): [154..155]
 a250(r248): [156..157]
 a251(r65): [158..159]
 a252(r64): [160..161]
 a253(r247): [162..163]
 a254(r63): [162..163]
 a255(r62): [164..165]
 a256(r246): [166..167]
 a257(r59): [406..407]
 a258(r245): [408..409]
 a259(r244): [410..411]
 a260(r243): [412..413]
 a261(r242): [414..415]
 a262(r241): [416..417]
 a263(r240): [418..419]
 a264(r239): [420..421]
 a265(r238): [422..423]
 a266(r237): [424..425]
 a267(r236): [426..427]
 a268(r235): [428..429]
 a269(r234): [430..431]
 a270(r233): [432..433]
  regions=1, blocks=15, points=434
    allocnos=271 (big 0), copies=0, conflicts=0, ranges=271
Disposition:
  257:r59  l0     0    3:r60  l0     0    2:r61  l0     0  255:r62  l0     0
  254:r63  l0     1  252:r64  l0     0  251:r65  l0    21  244:r66  l0    22
  249:r67  l0     0  248:r68  l0     1  246:r69  l0     0  245:r70  l0    21
  243:r71  l0    21  226:r72  l0    22  241:r73  l0     0  240:r74  l0     0
  239:r75  l0     1  237:r76  l0     0  236:r77  l0    21  228:r78  l0    23
  234:r79  l0     0  233:r80  l0     0  232:r81  l0     1  230:r82  l0     0
  229:r83  l0    21  227:r84  l0    21  225:r85  l0    21  224:r86  l0    21
  221:r87  l0     0  220:r88  l0     1  218:r89  l0     0  217:r90  l0    21
  209:r91  l0    22  215:r92  l0     0  214:r93  l0     0  213:r94  l0     1
  211:r95  l0     0  210:r96  l0    21  208:r97  l0    21  205:r98  l0     0
  204:r99  l0     1  202:r100 l0     0  201:r101 l0    21  194:r102 l0    22
  199:r103 l0     0  198:r104 l0     1  196:r105 l0     0  195:r106 l0    21
  193:r107 l0    21  176:r108 l0    22  191:r109 l0     0  190:r110 l0     0
  189:r111 l0     1  187:r112 l0     0  186:r113 l0    21  178:r114 l0    23
  184:r115 l0     0  183:r116 l0     0  182:r117 l0     1  180:r118 l0     0
  179:r119 l0    21  177:r120 l0    21  175:r121 l0    21  174:r122 l0    21
  171:r123 l0     0  170:r124 l0     1  168:r125 l0     0  167:r126 l0    21
  159:r127 l0    22  165:r128 l0     0  164:r129 l0     0  163:r130 l0     1
  161:r131 l0     0  160:r132 l0    21  158:r133 l0    21  155:r134 l0     0
  153:r135 l0     0  152:r136 l0     1  150:r137 l0     0  149:r138 l0    21
  142:r139 l0    22  147:r140 l0     0  146:r141 l0     1  144:r142 l0     0
  143:r143 l0    21  141:r144 l0    21  124:r145 l0    22  139:r146 l0     0
  138:r147 l0     0  137:r148 l0     1  135:r149 l0     0  134:r150 l0    21
  126:r151 l0    23  132:r152 l0     0  131:r153 l0     0  130:r154 l0     1
  128:r155 l0     0  127:r156 l0    21  125:r157 l0    21  123:r158 l0    21
  122:r159 l0    21  119:r160 l0     0  118:r161 l0     1  116:r162 l0     0
  115:r163 l0    21  107:r164 l0    22  113:r165 l0     0  112:r166 l0     0
  111:r167 l0     1  109:r168 l0     0  108:r169 l0    21  106:r170 l0    21
   97:r171 l0     0   96:r172 l0     1   89:r173 l0     3   92:r174 l0   mem
   93:r175 l0    21   91:r176 l0    21   90:r177 l0    21   87:r178 l0     0
   86:r179 l0     0   85:r180 l0     1   78:r181 l0     3   81:r182 l0   mem
   82:r183 l0    21   80:r184 l0    21   79:r185 l0    21   70:r186 l0     0
   69:r187 l0     1   62:r188 l0     3   65:r189 l0   mem   66:r190 l0    21
   64:r191 l0    21   63:r192 l0    21   60:r193 l0     0   59:r194 l0     0
   58:r195 l0     1   51:r196 l0     3   54:r197 l0   mem   55:r198 l0    21
   53:r199 l0    21   52:r200 l0    21   45:r201 l0     0   44:r202 l0     1
   37:r203 l0     3   40:r204 l0   mem   41:r205 l0    21   39:r206 l0    21
   38:r207 l0    21   35:r208 l0     0   34:r209 l0     0   33:r210 l0     1
   26:r211 l0     3   29:r212 l0   mem   30:r213 l0    21   28:r214 l0    21
   27:r215 l0    21   24:r216 l0     0   23:r217 l0     1   16:r218 l0     3
   19:r219 l0   mem   20:r220 l0    21   18:r221 l0    21   17:r222 l0    21
   14:r223 l0     0   13:r224 l0     0   12:r225 l0     1    5:r226 l0     3
    8:r227 l0   mem    9:r228 l0    21    7:r229 l0    21    6:r230 l0    21
    1:r231 l0     0    0:r232 l0     0  270:r233 l0     0  269:r234 l0     0
  268:r235 l0     0  267:r236 l0     0  266:r237 l0     0  265:r238 l0     0
  264:r239 l0     0  263:r240 l0     0  262:r241 l0     0  261:r242 l0     0
  260:r243 l0     0  259:r244 l0     0  258:r245 l0     0  256:r246 l0     0
  253:r247 l0     0  250:r248 l0     0  247:r249 l0     0  242:r250 l0     0
  238:r251 l0     0  235:r252 l0     0  231:r253 l0     0  223:r254 l0     0
  222:r255 l0     0  219:r256 l0     0  216:r257 l0     0  212:r258 l0     0
  207:r259 l0     0  206:r260 l0     0  203:r261 l0     0  200:r262 l0     0
  197:r263 l0     0  192:r264 l0     0  188:r265 l0     0  185:r266 l0     0
  181:r267 l0     0  173:r268 l0     0  172:r269 l0     0  169:r270 l0     0
  166:r271 l0     0  162:r272 l0     0  157:r273 l0     0  156:r274 l0     0
  154:r275 l0     0  151:r276 l0     0  148:r277 l0     0  145:r278 l0     0
  140:r279 l0     0  136:r280 l0     0  133:r281 l0     0  129:r282 l0     0
  121:r283 l0     0  120:r284 l0     0  117:r285 l0     0  114:r286 l0     0
  110:r287 l0     0  105:r288 l0     0  104:r289 l0    21  103:r290 l0     0
  101:r291 l0    21  102:r292 l0    21   99:r293 l0    21  100:r294 l0    21
   98:r295 l0     0   95:r296 l0     0   94:r297 l0     0   88:r298 l0     0
   84:r299 l0     0   83:r300 l0     0   77:r301 l0    21   76:r302 l0     0
   74:r303 l0    21   75:r304 l0    21   72:r305 l0    21   73:r306 l0    21
   71:r307 l0     0   68:r308 l0     0   67:r309 l0     0   61:r310 l0     0
   57:r311 l0     0   56:r312 l0     0   49:r313 l0    21   50:r314 l0    21
   47:r315 l0    21   48:r316 l0    21   46:r317 l0     0   43:r318 l0     0
   42:r319 l0     0   36:r320 l0     0   32:r321 l0     0   31:r322 l0     0
   25:r323 l0     0   22:r324 l0     0   21:r325 l0     0   15:r326 l0     0
   11:r327 l0     0   10:r328 l0     0    4:r329 l0     0
+++Costs: overall 90, reg -30, mem 120, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


int quecc(float*, float*, float*, Procpar_info*, Preprocess*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8]
;;  ref usage 	r0={18d,3u} r1={16d,1u} r2={16d,1u} r4={17d,2u} r5={17d,2u} r6={1d,14u} r7={1d,29u} r8={15d} r9={15d} r10={15d} r11={15d} r12={15d} r13={15d} r14={15d} r15={15d} r16={1d,13u} r17={86d,4u} r18={15d} r19={15d} r20={1d,136u,26e} r21={30d,28u} r22={19d,3u} r23={16d} r24={16d} r25={16d} r26={16d} r27={16d} r28={16d} r29={15d} r30={15d} r31={15d} r32={15d} r33={15d} r34={15d} r35={15d} r36={15d} r37={16d,1u} r38={16d} r39={15d} r40={15d} r45={15d} r46={15d} r47={15d} r48={15d} r49={15d} r50={15d} r51={15d} r52={15d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u,1e} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u,1e} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u,1e} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u,1e} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u,1e} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u,1e} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u,1e} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u,1e} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u,1e} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u,1e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u,1e} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u,1e} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u,1e} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u,1e} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u,1e} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u,1e} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u,1e} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u,1e} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u,1e} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u,1e} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u,1e} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u,1e} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u,1e} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u,1e} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u,1e} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d,1u} r297={1d,1u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} 
;;    total ref usage 1602{1042d,508u,52e} in 362{347 regular + 15 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 233 234 235 236 237 238 239 240 241 242 243 244 245
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
        (reg:DI 5 di [ sup_data ])) sim2fitman_preproc.cpp:497 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ sup_data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
        (reg:DI 4 si [ unsup_data ])) sim2fitman_preproc.cpp:497 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ unsup_data ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
        (reg:DI 1 dx [ scratch ])) sim2fitman_preproc.cpp:497 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ scratch ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -144 [0xffffffffffffff70])) [0 procpar_info+0 S8 A64])
        (reg:DI 2 cx [ procpar_info ])) sim2fitman_preproc.cpp:497 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ procpar_info ])
        (nil)))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [0 preprocess+0 S8 A64])
        (reg:DI 37 r8 [ preprocess ])) sim2fitman_preproc.cpp:497 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [ preprocess ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:499 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DF 233)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 mag_sup+0 S8 A64])
        (reg:DF 233)) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 233)
        (nil)))
(insn 13 12 14 2 (set (reg:DF 234)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 mag_unsup+0 S8 A64])
        (reg:DF 234)) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 234)
        (nil)))
(insn 15 14 16 2 (set (reg:DF 235)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 div_sup_mag+0 S8 A64])
        (reg:DF 235)) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 235)
        (nil)))
(insn 17 16 18 2 (set (reg:DF 236)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [0 div_unsup_mag+0 S8 A64])
        (reg:DF 236)) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 236)
        (nil)))
(insn 19 18 20 2 (set (reg:DF 237)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (nil))
(insn 20 19 21 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 phase_sup+0 S8 A64])
        (reg:DF 237)) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 237)
        (nil)))
(insn 21 20 22 2 (set (reg:DF 238)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 phase_unsup+0 S8 A64])
        (reg:DF 238)) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 238)
        (nil)))
(insn 23 22 24 2 (set (reg:DF 239)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (nil))
(insn 24 23 25 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 div_sup_phase+0 S8 A64])
        (reg:DF 239)) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 239)
        (nil)))
(insn 25 24 26 2 (set (reg:DF 240)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (nil))
(insn 26 25 27 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 div_unsup_phase+0 S8 A64])
        (reg:DF 240)) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 240)
        (nil)))
(insn 27 26 28 2 (set (reg:DF 241)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:502 133 {*movdf_internal_rex64}
     (nil))
(insn 28 27 29 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 phase_scratch+0 S8 A64])
        (reg:DF 241)) sim2fitman_preproc.cpp:502 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 241)
        (nil)))
(insn 29 28 30 2 (set (reg:DF 242)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:502 133 {*movdf_internal_rex64}
     (nil))
(insn 30 29 31 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 mag_scratch+0 S8 A64])
        (reg:DF 242)) sim2fitman_preproc.cpp:502 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 242)
        (nil)))
(insn 31 30 32 2 (set (reg:DF 243)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:503 133 {*movdf_internal_rex64}
     (nil))
(insn 32 31 33 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 result_phase_cor_sup+0 S8 A64])
        (reg:DF 243)) sim2fitman_preproc.cpp:503 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 243)
        (nil)))
(insn 33 32 34 2 (set (reg:DF 244)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:503 133 {*movdf_internal_rex64}
     (nil))
(insn 34 33 35 2 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 result_phase_cor_unsup+0 S8 A64])
        (reg:DF 244)) sim2fitman_preproc.cpp:503 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 244)
        (nil)))
(insn 35 34 36 2 (set (reg/f:DI 245)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:506 87 {*movdi_internal_rex64}
     (nil))
(insn 36 35 37 2 (set (reg:SI 59 [ D.6916 ])
        (mem/j:SI (plus:DI (reg/f:DI 245)
                (const_int 44 [0x2c])) [0 preprocess_17(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245)
        (nil)))
(insn 37 36 38 2 (set (reg:SI 4 si)
        (reg:SI 59 [ D.6916 ])) sim2fitman_preproc.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59 [ D.6916 ])
        (nil)))
(insn 38 37 39 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x7f917d72c260 *.LC17>)) sim2fitman_preproc.cpp:506 87 {*movdi_internal_rex64}
     (nil))
(insn 39 38 40 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_preproc.cpp:506 91 {*movqi_internal}
     (nil))
(call_insn 40 39 41 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f917db7cc00 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:506 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_BR_PRED (use (reg:SI 4 si))
                (nil)))))
(insn 41 40 412 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:508 89 {*movsi_internal}
     (nil))
(jump_insn 412 41 413 2 (set (pc)
        (label_ref 384)) sim2fitman_preproc.cpp:508 650 {jump}
     (nil)
 -> 384)
;;  succ:       13 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 413 412 389)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274
(code_label 389 413 44 3 108 "" [1 uses])
(note 44 389 45 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 3 (set (reg:SI 246)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:511 89 {*movsi_internal}
     (nil))
(insn 46 45 47 3 (set (reg:DI 62 [ D.6917 ])
        (sign_extend:DI (reg:SI 246))) sim2fitman_preproc.cpp:511 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
(insn 47 46 48 3 (parallel [
            (set (reg:DI 63 [ D.6917 ])
                (ashift:DI (reg:DI 62 [ D.6917 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:511 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 62 [ D.6917 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 48 47 49 3 (set (reg/f:DI 247)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:511 87 {*movdi_internal_rex64}
     (nil))
(insn 49 48 50 3 (parallel [
            (set (reg/f:DI 64 [ D.6918 ])
                (plus:DI (reg:DI 63 [ D.6917 ])
                    (reg/f:DI 247)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:511 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 247)
        (expr_list:REG_DEAD (reg:DI 63 [ D.6917 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                        (reg:DI 63 [ D.6917 ]))
                    (nil))))))
(insn 50 49 51 3 (set (reg:SF 65 [ D.6919 ])
        (mem:SF (reg/f:DI 64 [ D.6918 ]) [0 *_26+0 S4 A32])) sim2fitman_preproc.cpp:511 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 64 [ D.6918 ])
        (nil)))
(insn 51 50 52 3 (set (reg:DF 66 [ D.6920 ])
        (float_extend:DF (reg:SF 65 [ D.6919 ]))) sim2fitman_preproc.cpp:511 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 65 [ D.6919 ])
        (nil)))
(insn 52 51 53 3 (set (reg:SI 248)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:511 89 {*movsi_internal}
     (nil))
(insn 53 52 54 3 (set (reg:DI 67 [ D.6917 ])
        (sign_extend:DI (reg:SI 248))) sim2fitman_preproc.cpp:511 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 248)
        (nil)))
(insn 54 53 55 3 (parallel [
            (set (reg:DI 68 [ D.6917 ])
                (ashift:DI (reg:DI 67 [ D.6917 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:511 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 67 [ D.6917 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 55 54 56 3 (set (reg/f:DI 249)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:511 87 {*movdi_internal_rex64}
     (nil))
(insn 56 55 57 3 (parallel [
            (set (reg/f:DI 69 [ D.6918 ])
                (plus:DI (reg:DI 68 [ D.6917 ])
                    (reg/f:DI 249)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:511 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 249)
        (expr_list:REG_DEAD (reg:DI 68 [ D.6917 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                        (reg:DI 68 [ D.6917 ]))
                    (nil))))))
(insn 57 56 58 3 (set (reg:SF 70 [ D.6919 ])
        (mem:SF (reg/f:DI 69 [ D.6918 ]) [0 *_31+0 S4 A32])) sim2fitman_preproc.cpp:511 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 69 [ D.6918 ])
        (nil)))
(insn 58 57 59 3 (set (reg:DF 71 [ D.6920 ])
        (float_extend:DF (reg:SF 70 [ D.6919 ]))) sim2fitman_preproc.cpp:511 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 70 [ D.6919 ])
        (nil)))
(insn 59 58 60 3 (set (reg:DF 72 [ D.6920 ])
        (mult:DF (reg:DF 66 [ D.6920 ])
            (reg:DF 71 [ D.6920 ]))) sim2fitman_preproc.cpp:511 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 71 [ D.6920 ])
        (expr_list:REG_DEAD (reg:DF 66 [ D.6920 ])
            (nil))))
(insn 60 59 61 3 (set (reg:SI 250)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:512 89 {*movsi_internal}
     (nil))
(insn 61 60 62 3 (set (reg:DI 73 [ D.6921 ])
        (sign_extend:DI (reg:SI 250))) sim2fitman_preproc.cpp:512 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
(insn 62 61 63 3 (parallel [
            (set (reg:DI 74 [ D.6921 ])
                (plus:DI (reg:DI 73 [ D.6921 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:512 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 73 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 63 62 64 3 (parallel [
            (set (reg:DI 75 [ D.6921 ])
                (ashift:DI (reg:DI 74 [ D.6921 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:512 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 74 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 64 63 65 3 (set (reg/f:DI 251)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:512 87 {*movdi_internal_rex64}
     (nil))
(insn 65 64 66 3 (parallel [
            (set (reg/f:DI 76 [ D.6918 ])
                (plus:DI (reg:DI 75 [ D.6921 ])
                    (reg/f:DI 251)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:512 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 251)
        (expr_list:REG_DEAD (reg:DI 75 [ D.6921 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                        (reg:DI 75 [ D.6921 ]))
                    (nil))))))
(insn 66 65 67 3 (set (reg:SF 77 [ D.6919 ])
        (mem:SF (reg/f:DI 76 [ D.6918 ]) [0 *_38+0 S4 A32])) sim2fitman_preproc.cpp:512 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 76 [ D.6918 ])
        (nil)))
(insn 67 66 68 3 (set (reg:DF 78 [ D.6920 ])
        (float_extend:DF (reg:SF 77 [ D.6919 ]))) sim2fitman_preproc.cpp:512 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 77 [ D.6919 ])
        (nil)))
(insn 68 67 69 3 (set (reg:SI 252)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:512 89 {*movsi_internal}
     (nil))
(insn 69 68 70 3 (set (reg:DI 79 [ D.6921 ])
        (sign_extend:DI (reg:SI 252))) sim2fitman_preproc.cpp:512 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 252)
        (nil)))
(insn 70 69 71 3 (parallel [
            (set (reg:DI 80 [ D.6921 ])
                (plus:DI (reg:DI 79 [ D.6921 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:512 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 79 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 71 70 72 3 (parallel [
            (set (reg:DI 81 [ D.6921 ])
                (ashift:DI (reg:DI 80 [ D.6921 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:512 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 80 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 72 71 73 3 (set (reg/f:DI 253)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:512 87 {*movdi_internal_rex64}
     (nil))
(insn 73 72 74 3 (parallel [
            (set (reg/f:DI 82 [ D.6918 ])
                (plus:DI (reg:DI 81 [ D.6921 ])
                    (reg/f:DI 253)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:512 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 253)
        (expr_list:REG_DEAD (reg:DI 81 [ D.6921 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                        (reg:DI 81 [ D.6921 ]))
                    (nil))))))
(insn 74 73 75 3 (set (reg:SF 83 [ D.6919 ])
        (mem:SF (reg/f:DI 82 [ D.6918 ]) [0 *_44+0 S4 A32])) sim2fitman_preproc.cpp:512 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 82 [ D.6918 ])
        (nil)))
(insn 75 74 76 3 (set (reg:DF 84 [ D.6920 ])
        (float_extend:DF (reg:SF 83 [ D.6919 ]))) sim2fitman_preproc.cpp:512 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 83 [ D.6919 ])
        (nil)))
(insn 76 75 77 3 (set (reg:DF 85 [ D.6920 ])
        (mult:DF (reg:DF 78 [ D.6920 ])
            (reg:DF 84 [ D.6920 ]))) sim2fitman_preproc.cpp:512 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 84 [ D.6920 ])
        (expr_list:REG_DEAD (reg:DF 78 [ D.6920 ])
            (nil))))
(insn 77 76 78 3 (set (reg:DF 86 [ D.6920 ])
        (plus:DF (reg:DF 72 [ D.6920 ])
            (reg:DF 85 [ D.6920 ]))) sim2fitman_preproc.cpp:512 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 85 [ D.6920 ])
        (expr_list:REG_DEAD (reg:DF 72 [ D.6920 ])
            (nil))))
(insn 78 77 79 3 (set (reg:DF 21 xmm0)
        (reg:DF 86 [ D.6920 ])) sim2fitman_preproc.cpp:512 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 86 [ D.6920 ])
        (nil)))
(call_insn 79 78 80 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:512 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 80 79 81 3 (set (reg:DF 254)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:512 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 81 80 82 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 mag_sup+0 S8 A64])
        (reg:DF 254)) sim2fitman_preproc.cpp:512 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 254)
        (nil)))
(insn 82 81 83 3 (set (reg:SI 255)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:514 89 {*movsi_internal}
     (nil))
(insn 83 82 84 3 (set (reg:DI 87 [ D.6917 ])
        (sign_extend:DI (reg:SI 255))) sim2fitman_preproc.cpp:514 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 255)
        (nil)))
(insn 84 83 85 3 (parallel [
            (set (reg:DI 88 [ D.6917 ])
                (ashift:DI (reg:DI 87 [ D.6917 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:514 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 87 [ D.6917 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 85 84 86 3 (set (reg/f:DI 256)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:514 87 {*movdi_internal_rex64}
     (nil))
(insn 86 85 87 3 (parallel [
            (set (reg/f:DI 89 [ D.6918 ])
                (plus:DI (reg:DI 88 [ D.6917 ])
                    (reg/f:DI 256)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:514 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 256)
        (expr_list:REG_DEAD (reg:DI 88 [ D.6917 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                        (reg:DI 88 [ D.6917 ]))
                    (nil))))))
(insn 87 86 88 3 (set (reg:SF 90 [ D.6919 ])
        (mem:SF (reg/f:DI 89 [ D.6918 ]) [0 *_52+0 S4 A32])) sim2fitman_preproc.cpp:514 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.6918 ])
        (nil)))
(insn 88 87 89 3 (set (reg:DF 91 [ D.6920 ])
        (float_extend:DF (reg:SF 90 [ D.6919 ]))) sim2fitman_preproc.cpp:514 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 90 [ D.6919 ])
        (nil)))
(insn 89 88 90 3 (set (reg:SI 257)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:514 89 {*movsi_internal}
     (nil))
(insn 90 89 91 3 (set (reg:DI 92 [ D.6921 ])
        (sign_extend:DI (reg:SI 257))) sim2fitman_preproc.cpp:514 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
(insn 91 90 92 3 (parallel [
            (set (reg:DI 93 [ D.6921 ])
                (plus:DI (reg:DI 92 [ D.6921 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:514 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 92 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 92 91 93 3 (parallel [
            (set (reg:DI 94 [ D.6921 ])
                (ashift:DI (reg:DI 93 [ D.6921 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:514 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 93 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 93 92 94 3 (set (reg/f:DI 258)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:514 87 {*movdi_internal_rex64}
     (nil))
(insn 94 93 95 3 (parallel [
            (set (reg/f:DI 95 [ D.6918 ])
                (plus:DI (reg:DI 94 [ D.6921 ])
                    (reg/f:DI 258)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:514 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 258)
        (expr_list:REG_DEAD (reg:DI 94 [ D.6921 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                        (reg:DI 94 [ D.6921 ]))
                    (nil))))))
(insn 95 94 96 3 (set (reg:SF 96 [ D.6919 ])
        (mem:SF (reg/f:DI 95 [ D.6918 ]) [0 *_58+0 S4 A32])) sim2fitman_preproc.cpp:514 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.6918 ])
        (nil)))
(insn 96 95 97 3 (set (reg:DF 97 [ D.6920 ])
        (float_extend:DF (reg:SF 96 [ D.6919 ]))) sim2fitman_preproc.cpp:514 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 96 [ D.6919 ])
        (nil)))
(insn 97 96 98 3 (set (reg:DF 22 xmm1)
        (reg:DF 91 [ D.6920 ])) sim2fitman_preproc.cpp:514 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 91 [ D.6920 ])
        (nil)))
(insn 98 97 99 3 (set (reg:DF 21 xmm0)
        (reg:DF 97 [ D.6920 ])) sim2fitman_preproc.cpp:514 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 97 [ D.6920 ])
        (nil)))
(call_insn 99 98 100 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:514 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 100 99 101 3 (set (reg:DF 259)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:514 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 101 100 102 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 phase_sup+0 S8 A64])
        (reg:DF 259)) sim2fitman_preproc.cpp:514 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 259)
        (nil)))
(insn 102 101 103 3 (set (reg:SI 260)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:516 89 {*movsi_internal}
     (nil))
(insn 103 102 104 3 (set (reg:DI 98 [ D.6917 ])
        (sign_extend:DI (reg:SI 260))) sim2fitman_preproc.cpp:516 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 260)
        (nil)))
(insn 104 103 105 3 (parallel [
            (set (reg:DI 99 [ D.6917 ])
                (ashift:DI (reg:DI 98 [ D.6917 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:516 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 98 [ D.6917 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 105 104 106 3 (set (reg/f:DI 261)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:516 87 {*movdi_internal_rex64}
     (nil))
(insn 106 105 107 3 (parallel [
            (set (reg/f:DI 100 [ D.6918 ])
                (plus:DI (reg:DI 99 [ D.6917 ])
                    (reg/f:DI 261)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:516 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 261)
        (expr_list:REG_DEAD (reg:DI 99 [ D.6917 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                        (reg:DI 99 [ D.6917 ]))
                    (nil))))))
(insn 107 106 108 3 (set (reg:SF 101 [ D.6919 ])
        (mem:SF (reg/f:DI 100 [ D.6918 ]) [0 *_65+0 S4 A32])) sim2fitman_preproc.cpp:516 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 100 [ D.6918 ])
        (nil)))
(insn 108 107 109 3 (set (reg:DF 102 [ D.6920 ])
        (float_extend:DF (reg:SF 101 [ D.6919 ]))) sim2fitman_preproc.cpp:516 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 101 [ D.6919 ])
        (nil)))
(insn 109 108 110 3 (set (reg:SI 262)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:516 89 {*movsi_internal}
     (nil))
(insn 110 109 111 3 (set (reg:DI 103 [ D.6917 ])
        (sign_extend:DI (reg:SI 262))) sim2fitman_preproc.cpp:516 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 262)
        (nil)))
(insn 111 110 112 3 (parallel [
            (set (reg:DI 104 [ D.6917 ])
                (ashift:DI (reg:DI 103 [ D.6917 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:516 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 103 [ D.6917 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 112 111 113 3 (set (reg/f:DI 263)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:516 87 {*movdi_internal_rex64}
     (nil))
(insn 113 112 114 3 (parallel [
            (set (reg/f:DI 105 [ D.6918 ])
                (plus:DI (reg:DI 104 [ D.6917 ])
                    (reg/f:DI 263)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:516 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 263)
        (expr_list:REG_DEAD (reg:DI 104 [ D.6917 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                        (reg:DI 104 [ D.6917 ]))
                    (nil))))))
(insn 114 113 115 3 (set (reg:SF 106 [ D.6919 ])
        (mem:SF (reg/f:DI 105 [ D.6918 ]) [0 *_70+0 S4 A32])) sim2fitman_preproc.cpp:516 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 105 [ D.6918 ])
        (nil)))
(insn 115 114 116 3 (set (reg:DF 107 [ D.6920 ])
        (float_extend:DF (reg:SF 106 [ D.6919 ]))) sim2fitman_preproc.cpp:516 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 106 [ D.6919 ])
        (nil)))
(insn 116 115 117 3 (set (reg:DF 108 [ D.6920 ])
        (mult:DF (reg:DF 102 [ D.6920 ])
            (reg:DF 107 [ D.6920 ]))) sim2fitman_preproc.cpp:516 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 107 [ D.6920 ])
        (expr_list:REG_DEAD (reg:DF 102 [ D.6920 ])
            (nil))))
(insn 117 116 118 3 (set (reg:SI 264)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:517 89 {*movsi_internal}
     (nil))
(insn 118 117 119 3 (set (reg:DI 109 [ D.6921 ])
        (sign_extend:DI (reg:SI 264))) sim2fitman_preproc.cpp:517 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 264)
        (nil)))
(insn 119 118 120 3 (parallel [
            (set (reg:DI 110 [ D.6921 ])
                (plus:DI (reg:DI 109 [ D.6921 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:517 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 109 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 120 119 121 3 (parallel [
            (set (reg:DI 111 [ D.6921 ])
                (ashift:DI (reg:DI 110 [ D.6921 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:517 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 110 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 121 120 122 3 (set (reg/f:DI 265)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:517 87 {*movdi_internal_rex64}
     (nil))
(insn 122 121 123 3 (parallel [
            (set (reg/f:DI 112 [ D.6918 ])
                (plus:DI (reg:DI 111 [ D.6921 ])
                    (reg/f:DI 265)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:517 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 265)
        (expr_list:REG_DEAD (reg:DI 111 [ D.6921 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                        (reg:DI 111 [ D.6921 ]))
                    (nil))))))
(insn 123 122 124 3 (set (reg:SF 113 [ D.6919 ])
        (mem:SF (reg/f:DI 112 [ D.6918 ]) [0 *_77+0 S4 A32])) sim2fitman_preproc.cpp:517 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 112 [ D.6918 ])
        (nil)))
(insn 124 123 125 3 (set (reg:DF 114 [ D.6920 ])
        (float_extend:DF (reg:SF 113 [ D.6919 ]))) sim2fitman_preproc.cpp:517 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 113 [ D.6919 ])
        (nil)))
(insn 125 124 126 3 (set (reg:SI 266)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:517 89 {*movsi_internal}
     (nil))
(insn 126 125 127 3 (set (reg:DI 115 [ D.6921 ])
        (sign_extend:DI (reg:SI 266))) sim2fitman_preproc.cpp:517 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 266)
        (nil)))
(insn 127 126 128 3 (parallel [
            (set (reg:DI 116 [ D.6921 ])
                (plus:DI (reg:DI 115 [ D.6921 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:517 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 115 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 128 127 129 3 (parallel [
            (set (reg:DI 117 [ D.6921 ])
                (ashift:DI (reg:DI 116 [ D.6921 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:517 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 116 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 129 128 130 3 (set (reg/f:DI 267)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:517 87 {*movdi_internal_rex64}
     (nil))
(insn 130 129 131 3 (parallel [
            (set (reg/f:DI 118 [ D.6918 ])
                (plus:DI (reg:DI 117 [ D.6921 ])
                    (reg/f:DI 267)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:517 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 267)
        (expr_list:REG_DEAD (reg:DI 117 [ D.6921 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                        (reg:DI 117 [ D.6921 ]))
                    (nil))))))
(insn 131 130 132 3 (set (reg:SF 119 [ D.6919 ])
        (mem:SF (reg/f:DI 118 [ D.6918 ]) [0 *_83+0 S4 A32])) sim2fitman_preproc.cpp:517 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 118 [ D.6918 ])
        (nil)))
(insn 132 131 133 3 (set (reg:DF 120 [ D.6920 ])
        (float_extend:DF (reg:SF 119 [ D.6919 ]))) sim2fitman_preproc.cpp:517 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 119 [ D.6919 ])
        (nil)))
(insn 133 132 134 3 (set (reg:DF 121 [ D.6920 ])
        (mult:DF (reg:DF 114 [ D.6920 ])
            (reg:DF 120 [ D.6920 ]))) sim2fitman_preproc.cpp:517 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 120 [ D.6920 ])
        (expr_list:REG_DEAD (reg:DF 114 [ D.6920 ])
            (nil))))
(insn 134 133 135 3 (set (reg:DF 122 [ D.6920 ])
        (plus:DF (reg:DF 108 [ D.6920 ])
            (reg:DF 121 [ D.6920 ]))) sim2fitman_preproc.cpp:517 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 121 [ D.6920 ])
        (expr_list:REG_DEAD (reg:DF 108 [ D.6920 ])
            (nil))))
(insn 135 134 136 3 (set (reg:DF 21 xmm0)
        (reg:DF 122 [ D.6920 ])) sim2fitman_preproc.cpp:517 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 122 [ D.6920 ])
        (nil)))
(call_insn 136 135 137 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:517 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 137 136 138 3 (set (reg:DF 268)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:517 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 138 137 139 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 mag_unsup+0 S8 A64])
        (reg:DF 268)) sim2fitman_preproc.cpp:517 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 268)
        (nil)))
(insn 139 138 140 3 (set (reg:SI 269)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:519 89 {*movsi_internal}
     (nil))
(insn 140 139 141 3 (set (reg:DI 123 [ D.6917 ])
        (sign_extend:DI (reg:SI 269))) sim2fitman_preproc.cpp:519 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 269)
        (nil)))
(insn 141 140 142 3 (parallel [
            (set (reg:DI 124 [ D.6917 ])
                (ashift:DI (reg:DI 123 [ D.6917 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:519 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 123 [ D.6917 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 142 141 143 3 (set (reg/f:DI 270)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:519 87 {*movdi_internal_rex64}
     (nil))
(insn 143 142 144 3 (parallel [
            (set (reg/f:DI 125 [ D.6918 ])
                (plus:DI (reg:DI 124 [ D.6917 ])
                    (reg/f:DI 270)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:519 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 270)
        (expr_list:REG_DEAD (reg:DI 124 [ D.6917 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                        (reg:DI 124 [ D.6917 ]))
                    (nil))))))
(insn 144 143 145 3 (set (reg:SF 126 [ D.6919 ])
        (mem:SF (reg/f:DI 125 [ D.6918 ]) [0 *_91+0 S4 A32])) sim2fitman_preproc.cpp:519 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 125 [ D.6918 ])
        (nil)))
(insn 145 144 146 3 (set (reg:DF 127 [ D.6920 ])
        (float_extend:DF (reg:SF 126 [ D.6919 ]))) sim2fitman_preproc.cpp:519 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 126 [ D.6919 ])
        (nil)))
(insn 146 145 147 3 (set (reg:SI 271)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:519 89 {*movsi_internal}
     (nil))
(insn 147 146 148 3 (set (reg:DI 128 [ D.6921 ])
        (sign_extend:DI (reg:SI 271))) sim2fitman_preproc.cpp:519 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 271)
        (nil)))
(insn 148 147 149 3 (parallel [
            (set (reg:DI 129 [ D.6921 ])
                (plus:DI (reg:DI 128 [ D.6921 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:519 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 128 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 149 148 150 3 (parallel [
            (set (reg:DI 130 [ D.6921 ])
                (ashift:DI (reg:DI 129 [ D.6921 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:519 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 129 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 150 149 151 3 (set (reg/f:DI 272)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:519 87 {*movdi_internal_rex64}
     (nil))
(insn 151 150 152 3 (parallel [
            (set (reg/f:DI 131 [ D.6918 ])
                (plus:DI (reg:DI 130 [ D.6921 ])
                    (reg/f:DI 272)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:519 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 272)
        (expr_list:REG_DEAD (reg:DI 130 [ D.6921 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                        (reg:DI 130 [ D.6921 ]))
                    (nil))))))
(insn 152 151 153 3 (set (reg:SF 132 [ D.6919 ])
        (mem:SF (reg/f:DI 131 [ D.6918 ]) [0 *_97+0 S4 A32])) sim2fitman_preproc.cpp:519 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 131 [ D.6918 ])
        (nil)))
(insn 153 152 154 3 (set (reg:DF 133 [ D.6920 ])
        (float_extend:DF (reg:SF 132 [ D.6919 ]))) sim2fitman_preproc.cpp:519 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 132 [ D.6919 ])
        (nil)))
(insn 154 153 155 3 (set (reg:DF 22 xmm1)
        (reg:DF 127 [ D.6920 ])) sim2fitman_preproc.cpp:519 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 127 [ D.6920 ])
        (nil)))
(insn 155 154 156 3 (set (reg:DF 21 xmm0)
        (reg:DF 133 [ D.6920 ])) sim2fitman_preproc.cpp:519 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 133 [ D.6920 ])
        (nil)))
(call_insn 156 155 157 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:519 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 157 156 158 3 (set (reg:DF 273)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:519 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 158 157 159 3 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 phase_unsup+0 S8 A64])
        (reg:DF 273)) sim2fitman_preproc.cpp:519 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 273)
        (nil)))
(insn 159 158 160 3 (set (reg/f:DI 274)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:521 87 {*movdi_internal_rex64}
     (nil))
(insn 160 159 161 3 (set (reg:SI 134 [ D.6916 ])
        (mem/j:SI (plus:DI (reg/f:DI 274)
                (const_int 44 [0x2c])) [0 preprocess_17(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:521 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 274)
        (nil)))
(insn 161 160 162 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 134 [ D.6916 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:521 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 134 [ D.6916 ])
        (nil)))
(jump_insn 162 161 163 3 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) sim2fitman_preproc.cpp:521 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 319)
;;  succ:       4 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289
(note 163 162 164 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 4 (set (reg:SI 275)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:523 89 {*movsi_internal}
     (nil))
(insn 165 164 166 4 (set (reg:DI 135 [ D.6917 ])
        (sign_extend:DI (reg:SI 275))) sim2fitman_preproc.cpp:523 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 275)
        (nil)))
(insn 166 165 167 4 (parallel [
            (set (reg:DI 136 [ D.6917 ])
                (ashift:DI (reg:DI 135 [ D.6917 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:523 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 135 [ D.6917 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 167 166 168 4 (set (reg/f:DI 276)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:523 87 {*movdi_internal_rex64}
     (nil))
(insn 168 167 169 4 (parallel [
            (set (reg/f:DI 137 [ D.6918 ])
                (plus:DI (reg:DI 136 [ D.6917 ])
                    (reg/f:DI 276)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:523 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 276)
        (expr_list:REG_DEAD (reg:DI 136 [ D.6917 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
                        (reg:DI 136 [ D.6917 ]))
                    (nil))))))
(insn 169 168 170 4 (set (reg:SF 138 [ D.6919 ])
        (mem:SF (reg/f:DI 137 [ D.6918 ]) [0 *_105+0 S4 A32])) sim2fitman_preproc.cpp:523 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 137 [ D.6918 ])
        (nil)))
(insn 170 169 171 4 (set (reg:DF 139 [ D.6920 ])
        (float_extend:DF (reg:SF 138 [ D.6919 ]))) sim2fitman_preproc.cpp:523 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 138 [ D.6919 ])
        (nil)))
(insn 171 170 172 4 (set (reg:SI 277)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:523 89 {*movsi_internal}
     (nil))
(insn 172 171 173 4 (set (reg:DI 140 [ D.6917 ])
        (sign_extend:DI (reg:SI 277))) sim2fitman_preproc.cpp:523 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 277)
        (nil)))
(insn 173 172 174 4 (parallel [
            (set (reg:DI 141 [ D.6917 ])
                (ashift:DI (reg:DI 140 [ D.6917 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:523 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 140 [ D.6917 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 174 173 175 4 (set (reg/f:DI 278)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:523 87 {*movdi_internal_rex64}
     (nil))
(insn 175 174 176 4 (parallel [
            (set (reg/f:DI 142 [ D.6918 ])
                (plus:DI (reg:DI 141 [ D.6917 ])
                    (reg/f:DI 278)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:523 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 278)
        (expr_list:REG_DEAD (reg:DI 141 [ D.6917 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
                        (reg:DI 141 [ D.6917 ]))
                    (nil))))))
(insn 176 175 177 4 (set (reg:SF 143 [ D.6919 ])
        (mem:SF (reg/f:DI 142 [ D.6918 ]) [0 *_110+0 S4 A32])) sim2fitman_preproc.cpp:523 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 142 [ D.6918 ])
        (nil)))
(insn 177 176 178 4 (set (reg:DF 144 [ D.6920 ])
        (float_extend:DF (reg:SF 143 [ D.6919 ]))) sim2fitman_preproc.cpp:523 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 143 [ D.6919 ])
        (nil)))
(insn 178 177 179 4 (set (reg:DF 145 [ D.6920 ])
        (mult:DF (reg:DF 139 [ D.6920 ])
            (reg:DF 144 [ D.6920 ]))) sim2fitman_preproc.cpp:523 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 144 [ D.6920 ])
        (expr_list:REG_DEAD (reg:DF 139 [ D.6920 ])
            (nil))))
(insn 179 178 180 4 (set (reg:SI 279)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:524 89 {*movsi_internal}
     (nil))
(insn 180 179 181 4 (set (reg:DI 146 [ D.6921 ])
        (sign_extend:DI (reg:SI 279))) sim2fitman_preproc.cpp:524 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 279)
        (nil)))
(insn 181 180 182 4 (parallel [
            (set (reg:DI 147 [ D.6921 ])
                (plus:DI (reg:DI 146 [ D.6921 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:524 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 146 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 182 181 183 4 (parallel [
            (set (reg:DI 148 [ D.6921 ])
                (ashift:DI (reg:DI 147 [ D.6921 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:524 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 147 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 183 182 184 4 (set (reg/f:DI 280)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:524 87 {*movdi_internal_rex64}
     (nil))
(insn 184 183 185 4 (parallel [
            (set (reg/f:DI 149 [ D.6918 ])
                (plus:DI (reg:DI 148 [ D.6921 ])
                    (reg/f:DI 280)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:524 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 280)
        (expr_list:REG_DEAD (reg:DI 148 [ D.6921 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
                        (reg:DI 148 [ D.6921 ]))
                    (nil))))))
(insn 185 184 186 4 (set (reg:SF 150 [ D.6919 ])
        (mem:SF (reg/f:DI 149 [ D.6918 ]) [0 *_117+0 S4 A32])) sim2fitman_preproc.cpp:524 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 149 [ D.6918 ])
        (nil)))
(insn 186 185 187 4 (set (reg:DF 151 [ D.6920 ])
        (float_extend:DF (reg:SF 150 [ D.6919 ]))) sim2fitman_preproc.cpp:524 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 150 [ D.6919 ])
        (nil)))
(insn 187 186 188 4 (set (reg:SI 281)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:524 89 {*movsi_internal}
     (nil))
(insn 188 187 189 4 (set (reg:DI 152 [ D.6921 ])
        (sign_extend:DI (reg:SI 281))) sim2fitman_preproc.cpp:524 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 281)
        (nil)))
(insn 189 188 190 4 (parallel [
            (set (reg:DI 153 [ D.6921 ])
                (plus:DI (reg:DI 152 [ D.6921 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:524 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 152 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 190 189 191 4 (parallel [
            (set (reg:DI 154 [ D.6921 ])
                (ashift:DI (reg:DI 153 [ D.6921 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:524 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 153 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 191 190 192 4 (set (reg/f:DI 282)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:524 87 {*movdi_internal_rex64}
     (nil))
(insn 192 191 193 4 (parallel [
            (set (reg/f:DI 155 [ D.6918 ])
                (plus:DI (reg:DI 154 [ D.6921 ])
                    (reg/f:DI 282)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:524 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 282)
        (expr_list:REG_DEAD (reg:DI 154 [ D.6921 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
                        (reg:DI 154 [ D.6921 ]))
                    (nil))))))
(insn 193 192 194 4 (set (reg:SF 156 [ D.6919 ])
        (mem:SF (reg/f:DI 155 [ D.6918 ]) [0 *_123+0 S4 A32])) sim2fitman_preproc.cpp:524 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 155 [ D.6918 ])
        (nil)))
(insn 194 193 195 4 (set (reg:DF 157 [ D.6920 ])
        (float_extend:DF (reg:SF 156 [ D.6919 ]))) sim2fitman_preproc.cpp:524 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 156 [ D.6919 ])
        (nil)))
(insn 195 194 196 4 (set (reg:DF 158 [ D.6920 ])
        (mult:DF (reg:DF 151 [ D.6920 ])
            (reg:DF 157 [ D.6920 ]))) sim2fitman_preproc.cpp:524 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 157 [ D.6920 ])
        (expr_list:REG_DEAD (reg:DF 151 [ D.6920 ])
            (nil))))
(insn 196 195 197 4 (set (reg:DF 159 [ D.6920 ])
        (plus:DF (reg:DF 145 [ D.6920 ])
            (reg:DF 158 [ D.6920 ]))) sim2fitman_preproc.cpp:524 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 158 [ D.6920 ])
        (expr_list:REG_DEAD (reg:DF 145 [ D.6920 ])
            (nil))))
(insn 197 196 198 4 (set (reg:DF 21 xmm0)
        (reg:DF 159 [ D.6920 ])) sim2fitman_preproc.cpp:524 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 159 [ D.6920 ])
        (nil)))
(call_insn 198 197 199 4 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:524 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 199 198 200 4 (set (reg:DF 283)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:524 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 200 199 201 4 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 mag_scratch+0 S8 A64])
        (reg:DF 283)) sim2fitman_preproc.cpp:524 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 283)
        (nil)))
(insn 201 200 202 4 (set (reg:SI 284)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:526 89 {*movsi_internal}
     (nil))
(insn 202 201 203 4 (set (reg:DI 160 [ D.6917 ])
        (sign_extend:DI (reg:SI 284))) sim2fitman_preproc.cpp:526 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 284)
        (nil)))
(insn 203 202 204 4 (parallel [
            (set (reg:DI 161 [ D.6917 ])
                (ashift:DI (reg:DI 160 [ D.6917 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:526 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 160 [ D.6917 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 204 203 205 4 (set (reg/f:DI 285)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:526 87 {*movdi_internal_rex64}
     (nil))
(insn 205 204 206 4 (parallel [
            (set (reg/f:DI 162 [ D.6918 ])
                (plus:DI (reg:DI 161 [ D.6917 ])
                    (reg/f:DI 285)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:526 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 285)
        (expr_list:REG_DEAD (reg:DI 161 [ D.6917 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
                        (reg:DI 161 [ D.6917 ]))
                    (nil))))))
(insn 206 205 207 4 (set (reg:SF 163 [ D.6919 ])
        (mem:SF (reg/f:DI 162 [ D.6918 ]) [0 *_131+0 S4 A32])) sim2fitman_preproc.cpp:526 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 162 [ D.6918 ])
        (nil)))
(insn 207 206 208 4 (set (reg:DF 164 [ D.6920 ])
        (float_extend:DF (reg:SF 163 [ D.6919 ]))) sim2fitman_preproc.cpp:526 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 163 [ D.6919 ])
        (nil)))
(insn 208 207 209 4 (set (reg:SI 286)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:526 89 {*movsi_internal}
     (nil))
(insn 209 208 210 4 (set (reg:DI 165 [ D.6921 ])
        (sign_extend:DI (reg:SI 286))) sim2fitman_preproc.cpp:526 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 286)
        (nil)))
(insn 210 209 211 4 (parallel [
            (set (reg:DI 166 [ D.6921 ])
                (plus:DI (reg:DI 165 [ D.6921 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:526 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 165 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 211 210 212 4 (parallel [
            (set (reg:DI 167 [ D.6921 ])
                (ashift:DI (reg:DI 166 [ D.6921 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:526 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 166 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 212 211 213 4 (set (reg/f:DI 287)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:526 87 {*movdi_internal_rex64}
     (nil))
(insn 213 212 214 4 (parallel [
            (set (reg/f:DI 168 [ D.6918 ])
                (plus:DI (reg:DI 167 [ D.6921 ])
                    (reg/f:DI 287)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:526 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 287)
        (expr_list:REG_DEAD (reg:DI 167 [ D.6921 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
                        (reg:DI 167 [ D.6921 ]))
                    (nil))))))
(insn 214 213 215 4 (set (reg:SF 169 [ D.6919 ])
        (mem:SF (reg/f:DI 168 [ D.6918 ]) [0 *_137+0 S4 A32])) sim2fitman_preproc.cpp:526 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 168 [ D.6918 ])
        (nil)))
(insn 215 214 216 4 (set (reg:DF 170 [ D.6920 ])
        (float_extend:DF (reg:SF 169 [ D.6919 ]))) sim2fitman_preproc.cpp:526 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 169 [ D.6919 ])
        (nil)))
(insn 216 215 217 4 (set (reg:DF 22 xmm1)
        (reg:DF 164 [ D.6920 ])) sim2fitman_preproc.cpp:526 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 164 [ D.6920 ])
        (nil)))
(insn 217 216 218 4 (set (reg:DF 21 xmm0)
        (reg:DF 170 [ D.6920 ])) sim2fitman_preproc.cpp:526 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 170 [ D.6920 ])
        (nil)))
(call_insn 218 217 219 4 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:526 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 219 218 220 4 (set (reg:DF 288)
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:526 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 220 219 221 4 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 phase_scratch+0 S8 A64])
        (reg:DF 288)) sim2fitman_preproc.cpp:526 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 288)
        (nil)))
(insn 221 220 222 4 (set (reg:DF 289)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:532 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 9.9999999999999995474811182588625868561393872369080782e-7 [0x0.8637bd05af6c68p-19])
        (nil)))
(insn 222 221 223 4 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 289)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 mag_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:532 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 289)
        (nil)))
(jump_insn 223 222 227 4 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 414)
            (pc))) sim2fitman_preproc.cpp:532 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 414)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 290
(note 227 223 228 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 228 227 229 5 (set (reg:DF 290)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:533 133 {*movdf_internal_rex64}
     (nil))
(insn 229 228 415 5 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 div_sup_mag+0 S8 A64])
        (reg:DF 290)) sim2fitman_preproc.cpp:533 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 290)
        (nil)))
(jump_insn 415 229 416 5 (set (pc)
        (label_ref 237)) 650 {jump}
     (nil)
 -> 237)
;;  succ:       7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 416 415 414)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 291 292
(code_label 414 416 233 6 112 "" [1 uses])
(note 233 414 234 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 235 6 (set (reg:DF 292)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 mag_sup+0 S8 A64])) sim2fitman_preproc.cpp:535 133 {*movdf_internal_rex64}
     (nil))
(insn 235 234 236 6 (set (reg:DF 291)
        (div:DF (reg:DF 292)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 mag_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:535 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 292)
        (nil)))
(insn 236 235 237 6 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 div_sup_mag+0 S8 A64])
        (reg:DF 291)) sim2fitman_preproc.cpp:535 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 291)
        (nil)))
;;  succ:       7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;;              5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 293 294 295 296 297 298 299 300 301
(code_label 237 236 238 7 103 "" [1 uses])
(note 238 237 239 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 239 238 240 7 (set (reg:DF 294)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 phase_sup+0 S8 A64])) sim2fitman_preproc.cpp:538 133 {*movdf_internal_rex64}
     (nil))
(insn 240 239 241 7 (set (reg:DF 293)
        (minus:DF (reg:DF 294)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [0 phase_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:538 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 294)
        (nil)))
(insn 241 240 242 7 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 div_sup_phase+0 S8 A64])
        (reg:DF 293)) sim2fitman_preproc.cpp:538 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 293)
        (nil)))
(insn 242 241 243 7 (set (reg:SI 295)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:540 89 {*movsi_internal}
     (nil))
(insn 243 242 244 7 (set (reg:DI 171 [ D.6917 ])
        (sign_extend:DI (reg:SI 295))) sim2fitman_preproc.cpp:540 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 295)
        (nil)))
(insn 244 243 245 7 (parallel [
            (set (reg:DI 172 [ D.6917 ])
                (ashift:DI (reg:DI 171 [ D.6917 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:540 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 171 [ D.6917 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 245 244 246 7 (set (reg/f:DI 296)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:540 87 {*movdi_internal_rex64}
     (nil))
(insn 246 245 247 7 (parallel [
            (set (reg/f:DI 173 [ D.6918 ])
                (plus:DI (reg:DI 172 [ D.6917 ])
                    (reg/f:DI 296)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:540 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 296)
        (expr_list:REG_DEAD (reg:DI 172 [ D.6917 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                        (reg:DI 172 [ D.6917 ]))
                    (nil))))))
(insn 247 246 248 7 (set (reg:SF 174 [ D.6919 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [0 div_sup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:540 164 {*truncdfsf_fast_sse}
     (nil))
(insn 248 247 249 7 (set (reg:DF 297)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 div_sup_phase+0 S8 A64])) sim2fitman_preproc.cpp:540 133 {*movdf_internal_rex64}
     (nil))
(insn 249 248 250 7 (set (reg:DF 21 xmm0)
        (reg:DF 297)) sim2fitman_preproc.cpp:540 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 297)
        (nil)))
(call_insn/u 250 249 251 7 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:540 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 251 250 252 7 (set (reg:DF 175 [ D.6920 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:540 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 252 251 253 7 (set (reg:SF 176 [ D.6919 ])
        (float_truncate:SF (reg:DF 175 [ D.6920 ]))) sim2fitman_preproc.cpp:540 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 175 [ D.6920 ])
        (nil)))
(insn 253 252 254 7 (set (reg:SF 177 [ D.6919 ])
        (mult:SF (reg:SF 174 [ D.6919 ])
            (reg:SF 176 [ D.6919 ]))) sim2fitman_preproc.cpp:540 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 176 [ D.6919 ])
        (expr_list:REG_DEAD (reg:SF 174 [ D.6919 ])
            (nil))))
(insn 254 253 255 7 (set (mem:SF (reg/f:DI 173 [ D.6918 ]) [0 *_146+0 S4 A32])
        (reg:SF 177 [ D.6919 ])) sim2fitman_preproc.cpp:540 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 177 [ D.6919 ])
        (expr_list:REG_DEAD (reg/f:DI 173 [ D.6918 ])
            (nil))))
(insn 255 254 256 7 (set (reg:SI 298)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:541 89 {*movsi_internal}
     (nil))
(insn 256 255 257 7 (set (reg:DI 178 [ D.6921 ])
        (sign_extend:DI (reg:SI 298))) sim2fitman_preproc.cpp:541 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 298)
        (nil)))
(insn 257 256 258 7 (parallel [
            (set (reg:DI 179 [ D.6921 ])
                (plus:DI (reg:DI 178 [ D.6921 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:541 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 178 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 258 257 259 7 (parallel [
            (set (reg:DI 180 [ D.6921 ])
                (ashift:DI (reg:DI 179 [ D.6921 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:541 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 179 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 259 258 260 7 (set (reg/f:DI 299)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:541 87 {*movdi_internal_rex64}
     (nil))
(insn 260 259 261 7 (parallel [
            (set (reg/f:DI 181 [ D.6918 ])
                (plus:DI (reg:DI 180 [ D.6921 ])
                    (reg/f:DI 299)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:541 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 299)
        (expr_list:REG_DEAD (reg:DI 180 [ D.6921 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                        (reg:DI 180 [ D.6921 ]))
                    (nil))))))
(insn 261 260 262 7 (set (reg:SF 182 [ D.6919 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [0 div_sup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:541 164 {*truncdfsf_fast_sse}
     (nil))
(insn 262 261 263 7 (set (reg:DF 300)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 div_sup_phase+0 S8 A64])) sim2fitman_preproc.cpp:541 133 {*movdf_internal_rex64}
     (nil))
(insn 263 262 264 7 (set (reg:DF 21 xmm0)
        (reg:DF 300)) sim2fitman_preproc.cpp:541 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 300)
        (nil)))
(call_insn/u 264 263 265 7 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:541 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 265 264 266 7 (set (reg:DF 183 [ D.6920 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:541 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 266 265 267 7 (set (reg:SF 184 [ D.6919 ])
        (float_truncate:SF (reg:DF 183 [ D.6920 ]))) sim2fitman_preproc.cpp:541 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 183 [ D.6920 ])
        (nil)))
(insn 267 266 268 7 (set (reg:SF 185 [ D.6919 ])
        (mult:SF (reg:SF 182 [ D.6919 ])
            (reg:SF 184 [ D.6919 ]))) sim2fitman_preproc.cpp:541 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 184 [ D.6919 ])
        (expr_list:REG_DEAD (reg:SF 182 [ D.6919 ])
            (nil))))
(insn 268 267 269 7 (set (mem:SF (reg/f:DI 181 [ D.6918 ]) [0 *_154+0 S4 A32])
        (reg:SF 185 [ D.6919 ])) sim2fitman_preproc.cpp:541 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 185 [ D.6919 ])
        (expr_list:REG_DEAD (reg/f:DI 181 [ D.6918 ])
            (nil))))
(insn 269 268 270 7 (set (reg:DF 301)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:546 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 9.9999999999999995474811182588625868561393872369080782e-7 [0x0.8637bd05af6c68p-19])
        (nil)))
(insn 270 269 271 7 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 301)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 mag_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:546 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 301)
        (nil)))
(jump_insn 271 270 275 7 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 417)
            (pc))) sim2fitman_preproc.cpp:546 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 417)
;;  succ:       8 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 302
(note 275 271 276 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 276 275 277 8 (set (reg:DF 302)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:547 133 {*movdf_internal_rex64}
     (nil))
(insn 277 276 418 8 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [0 div_unsup_mag+0 S8 A64])
        (reg:DF 302)) sim2fitman_preproc.cpp:547 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 302)
        (nil)))
(jump_insn 418 277 419 8 (set (pc)
        (label_ref 285)) 650 {jump}
     (nil)
 -> 285)
;;  succ:       10 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 419 418 417)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 303 304
(code_label 417 419 281 9 113 "" [1 uses])
(note 281 417 282 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 282 281 283 9 (set (reg:DF 304)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 mag_unsup+0 S8 A64])) sim2fitman_preproc.cpp:549 133 {*movdf_internal_rex64}
     (nil))
(insn 283 282 284 9 (set (reg:DF 303)
        (div:DF (reg:DF 304)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 mag_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:549 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 304)
        (nil)))
(insn 284 283 285 9 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [0 div_unsup_mag+0 S8 A64])
        (reg:DF 303)) sim2fitman_preproc.cpp:549 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 303)
        (nil)))
;;  succ:       10 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;;              8 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 305 306 307 308 309 310 311 312
(code_label 285 284 286 10 106 "" [1 uses])
(note 286 285 287 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 287 286 288 10 (set (reg:DF 306)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 phase_unsup+0 S8 A64])) sim2fitman_preproc.cpp:552 133 {*movdf_internal_rex64}
     (nil))
(insn 288 287 289 10 (set (reg:DF 305)
        (minus:DF (reg:DF 306)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [0 phase_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:552 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 306)
        (nil)))
(insn 289 288 290 10 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 div_unsup_phase+0 S8 A64])
        (reg:DF 305)) sim2fitman_preproc.cpp:552 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 305)
        (nil)))
(insn 290 289 291 10 (set (reg:SI 307)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:554 89 {*movsi_internal}
     (nil))
(insn 291 290 292 10 (set (reg:DI 186 [ D.6917 ])
        (sign_extend:DI (reg:SI 307))) sim2fitman_preproc.cpp:554 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 307)
        (nil)))
(insn 292 291 293 10 (parallel [
            (set (reg:DI 187 [ D.6917 ])
                (ashift:DI (reg:DI 186 [ D.6917 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:554 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 186 [ D.6917 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 293 292 294 10 (set (reg/f:DI 308)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:554 87 {*movdi_internal_rex64}
     (nil))
(insn 294 293 295 10 (parallel [
            (set (reg/f:DI 188 [ D.6918 ])
                (plus:DI (reg:DI 187 [ D.6917 ])
                    (reg/f:DI 308)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:554 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 308)
        (expr_list:REG_DEAD (reg:DI 187 [ D.6917 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                        (reg:DI 187 [ D.6917 ]))
                    (nil))))))
(insn 295 294 296 10 (set (reg:SF 189 [ D.6919 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [0 div_unsup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:554 164 {*truncdfsf_fast_sse}
     (nil))
(insn 296 295 297 10 (set (reg:DF 309)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 div_unsup_phase+0 S8 A64])) sim2fitman_preproc.cpp:554 133 {*movdf_internal_rex64}
     (nil))
(insn 297 296 298 10 (set (reg:DF 21 xmm0)
        (reg:DF 309)) sim2fitman_preproc.cpp:554 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 309)
        (nil)))
(call_insn/u 298 297 299 10 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:554 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 299 298 300 10 (set (reg:DF 190 [ D.6920 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:554 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 300 299 301 10 (set (reg:SF 191 [ D.6919 ])
        (float_truncate:SF (reg:DF 190 [ D.6920 ]))) sim2fitman_preproc.cpp:554 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 190 [ D.6920 ])
        (nil)))
(insn 301 300 302 10 (set (reg:SF 192 [ D.6919 ])
        (mult:SF (reg:SF 189 [ D.6919 ])
            (reg:SF 191 [ D.6919 ]))) sim2fitman_preproc.cpp:554 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 191 [ D.6919 ])
        (expr_list:REG_DEAD (reg:SF 189 [ D.6919 ])
            (nil))))
(insn 302 301 303 10 (set (mem:SF (reg/f:DI 188 [ D.6918 ]) [0 *_164+0 S4 A32])
        (reg:SF 192 [ D.6919 ])) sim2fitman_preproc.cpp:554 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 192 [ D.6919 ])
        (expr_list:REG_DEAD (reg/f:DI 188 [ D.6918 ])
            (nil))))
(insn 303 302 304 10 (set (reg:SI 310)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:555 89 {*movsi_internal}
     (nil))
(insn 304 303 305 10 (set (reg:DI 193 [ D.6921 ])
        (sign_extend:DI (reg:SI 310))) sim2fitman_preproc.cpp:555 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 310)
        (nil)))
(insn 305 304 306 10 (parallel [
            (set (reg:DI 194 [ D.6921 ])
                (plus:DI (reg:DI 193 [ D.6921 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:555 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 193 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 306 305 307 10 (parallel [
            (set (reg:DI 195 [ D.6921 ])
                (ashift:DI (reg:DI 194 [ D.6921 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:555 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 194 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 307 306 308 10 (set (reg/f:DI 311)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:555 87 {*movdi_internal_rex64}
     (nil))
(insn 308 307 309 10 (parallel [
            (set (reg/f:DI 196 [ D.6918 ])
                (plus:DI (reg:DI 195 [ D.6921 ])
                    (reg/f:DI 311)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:555 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 311)
        (expr_list:REG_DEAD (reg:DI 195 [ D.6921 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                        (reg:DI 195 [ D.6921 ]))
                    (nil))))))
(insn 309 308 310 10 (set (reg:SF 197 [ D.6919 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [0 div_unsup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:555 164 {*truncdfsf_fast_sse}
     (nil))
(insn 310 309 311 10 (set (reg:DF 312)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 div_unsup_phase+0 S8 A64])) sim2fitman_preproc.cpp:555 133 {*movdf_internal_rex64}
     (nil))
(insn 311 310 312 10 (set (reg:DF 21 xmm0)
        (reg:DF 312)) sim2fitman_preproc.cpp:555 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 312)
        (nil)))
(call_insn/u 312 311 313 10 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:555 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 313 312 314 10 (set (reg:DF 198 [ D.6920 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:555 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 314 313 315 10 (set (reg:SF 199 [ D.6919 ])
        (float_truncate:SF (reg:DF 198 [ D.6920 ]))) sim2fitman_preproc.cpp:555 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 198 [ D.6920 ])
        (nil)))
(insn 315 314 316 10 (set (reg:SF 200 [ D.6919 ])
        (mult:SF (reg:SF 197 [ D.6919 ])
            (reg:SF 199 [ D.6919 ]))) sim2fitman_preproc.cpp:555 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 199 [ D.6919 ])
        (expr_list:REG_DEAD (reg:SF 197 [ D.6919 ])
            (nil))))
(insn 316 315 420 10 (set (mem:SF (reg/f:DI 196 [ D.6918 ]) [0 *_172+0 S4 A32])
        (reg:SF 200 [ D.6919 ])) sim2fitman_preproc.cpp:555 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 200 [ D.6919 ])
        (expr_list:REG_DEAD (reg/f:DI 196 [ D.6918 ])
            (nil))))
(jump_insn 420 316 421 10 (set (pc)
        (label_ref 381)) 650 {jump}
     (nil)
 -> 381)
;;  succ:       12 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 421 420 319)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328
(code_label 319 421 320 11 100 "" [1 uses])
(note 320 319 321 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 321 320 322 11 (set (reg:DF 314)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 phase_sup+0 S8 A64])) sim2fitman_preproc.cpp:558 133 {*movdf_internal_rex64}
     (nil))
(insn 322 321 323 11 (set (reg:DF 313)
        (minus:DF (reg:DF 314)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 phase_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:558 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 314)
        (nil)))
(insn 323 322 324 11 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 result_phase_cor_sup+0 S8 A64])
        (reg:DF 313)) sim2fitman_preproc.cpp:558 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 313)
        (nil)))
(insn 324 323 325 11 (set (reg:DF 316)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 phase_unsup+0 S8 A64])) sim2fitman_preproc.cpp:559 133 {*movdf_internal_rex64}
     (nil))
(insn 325 324 326 11 (set (reg:DF 315)
        (minus:DF (reg:DF 316)
            (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 phase_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:559 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 316)
        (nil)))
(insn 326 325 327 11 (set (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 result_phase_cor_unsup+0 S8 A64])
        (reg:DF 315)) sim2fitman_preproc.cpp:559 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 315)
        (nil)))
(insn 327 326 328 11 (set (reg:SI 317)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:561 89 {*movsi_internal}
     (nil))
(insn 328 327 329 11 (set (reg:DI 201 [ D.6917 ])
        (sign_extend:DI (reg:SI 317))) sim2fitman_preproc.cpp:561 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 317)
        (nil)))
(insn 329 328 330 11 (parallel [
            (set (reg:DI 202 [ D.6917 ])
                (ashift:DI (reg:DI 201 [ D.6917 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:561 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 201 [ D.6917 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 330 329 331 11 (set (reg/f:DI 318)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:561 87 {*movdi_internal_rex64}
     (nil))
(insn 331 330 332 11 (parallel [
            (set (reg/f:DI 203 [ D.6918 ])
                (plus:DI (reg:DI 202 [ D.6917 ])
                    (reg/f:DI 318)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:561 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 318)
        (expr_list:REG_DEAD (reg:DI 202 [ D.6917 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                        (reg:DI 202 [ D.6917 ]))
                    (nil))))))
(insn 332 331 333 11 (set (reg:SF 204 [ D.6919 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])) [0 mag_sup+0 S8 A64]))) sim2fitman_preproc.cpp:561 164 {*truncdfsf_fast_sse}
     (nil))
(insn 333 332 334 11 (set (reg:DF 319)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 result_phase_cor_sup+0 S8 A64])) sim2fitman_preproc.cpp:561 133 {*movdf_internal_rex64}
     (nil))
(insn 334 333 335 11 (set (reg:DF 21 xmm0)
        (reg:DF 319)) sim2fitman_preproc.cpp:561 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 319)
        (nil)))
(call_insn/u 335 334 336 11 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:561 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 336 335 337 11 (set (reg:DF 205 [ D.6920 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:561 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 337 336 338 11 (set (reg:SF 206 [ D.6919 ])
        (float_truncate:SF (reg:DF 205 [ D.6920 ]))) sim2fitman_preproc.cpp:561 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 205 [ D.6920 ])
        (nil)))
(insn 338 337 339 11 (set (reg:SF 207 [ D.6919 ])
        (mult:SF (reg:SF 204 [ D.6919 ])
            (reg:SF 206 [ D.6919 ]))) sim2fitman_preproc.cpp:561 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 206 [ D.6919 ])
        (expr_list:REG_DEAD (reg:SF 204 [ D.6919 ])
            (nil))))
(insn 339 338 340 11 (set (mem:SF (reg/f:DI 203 [ D.6918 ]) [0 *_181+0 S4 A32])
        (reg:SF 207 [ D.6919 ])) sim2fitman_preproc.cpp:561 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 207 [ D.6919 ])
        (expr_list:REG_DEAD (reg/f:DI 203 [ D.6918 ])
            (nil))))
(insn 340 339 341 11 (set (reg:SI 320)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:562 89 {*movsi_internal}
     (nil))
(insn 341 340 342 11 (set (reg:DI 208 [ D.6921 ])
        (sign_extend:DI (reg:SI 320))) sim2fitman_preproc.cpp:562 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 320)
        (nil)))
(insn 342 341 343 11 (parallel [
            (set (reg:DI 209 [ D.6921 ])
                (plus:DI (reg:DI 208 [ D.6921 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:562 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 208 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 343 342 344 11 (parallel [
            (set (reg:DI 210 [ D.6921 ])
                (ashift:DI (reg:DI 209 [ D.6921 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:562 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 209 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 344 343 345 11 (set (reg/f:DI 321)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:562 87 {*movdi_internal_rex64}
     (nil))
(insn 345 344 346 11 (parallel [
            (set (reg/f:DI 211 [ D.6918 ])
                (plus:DI (reg:DI 210 [ D.6921 ])
                    (reg/f:DI 321)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:562 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 321)
        (expr_list:REG_DEAD (reg:DI 210 [ D.6921 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                        (reg:DI 210 [ D.6921 ]))
                    (nil))))))
(insn 346 345 347 11 (set (reg:SF 212 [ D.6919 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])) [0 mag_sup+0 S8 A64]))) sim2fitman_preproc.cpp:562 164 {*truncdfsf_fast_sse}
     (nil))
(insn 347 346 348 11 (set (reg:DF 322)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 result_phase_cor_sup+0 S8 A64])) sim2fitman_preproc.cpp:562 133 {*movdf_internal_rex64}
     (nil))
(insn 348 347 349 11 (set (reg:DF 21 xmm0)
        (reg:DF 322)) sim2fitman_preproc.cpp:562 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 322)
        (nil)))
(call_insn/u 349 348 350 11 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:562 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 350 349 351 11 (set (reg:DF 213 [ D.6920 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:562 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 351 350 352 11 (set (reg:SF 214 [ D.6919 ])
        (float_truncate:SF (reg:DF 213 [ D.6920 ]))) sim2fitman_preproc.cpp:562 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 213 [ D.6920 ])
        (nil)))
(insn 352 351 353 11 (set (reg:SF 215 [ D.6919 ])
        (mult:SF (reg:SF 212 [ D.6919 ])
            (reg:SF 214 [ D.6919 ]))) sim2fitman_preproc.cpp:562 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 214 [ D.6919 ])
        (expr_list:REG_DEAD (reg:SF 212 [ D.6919 ])
            (nil))))
(insn 353 352 354 11 (set (mem:SF (reg/f:DI 211 [ D.6918 ]) [0 *_189+0 S4 A32])
        (reg:SF 215 [ D.6919 ])) sim2fitman_preproc.cpp:562 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 215 [ D.6919 ])
        (expr_list:REG_DEAD (reg/f:DI 211 [ D.6918 ])
            (nil))))
(insn 354 353 355 11 (set (reg:SI 323)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:564 89 {*movsi_internal}
     (nil))
(insn 355 354 356 11 (set (reg:DI 216 [ D.6917 ])
        (sign_extend:DI (reg:SI 323))) sim2fitman_preproc.cpp:564 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 323)
        (nil)))
(insn 356 355 357 11 (parallel [
            (set (reg:DI 217 [ D.6917 ])
                (ashift:DI (reg:DI 216 [ D.6917 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:564 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 216 [ D.6917 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 357 356 358 11 (set (reg/f:DI 324)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:564 87 {*movdi_internal_rex64}
     (nil))
(insn 358 357 359 11 (parallel [
            (set (reg/f:DI 218 [ D.6918 ])
                (plus:DI (reg:DI 217 [ D.6917 ])
                    (reg/f:DI 324)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:564 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 324)
        (expr_list:REG_DEAD (reg:DI 217 [ D.6917 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                        (reg:DI 217 [ D.6917 ]))
                    (nil))))))
(insn 359 358 360 11 (set (reg:SF 219 [ D.6919 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])) [0 mag_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:564 164 {*truncdfsf_fast_sse}
     (nil))
(insn 360 359 361 11 (set (reg:DF 325)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 result_phase_cor_unsup+0 S8 A64])) sim2fitman_preproc.cpp:564 133 {*movdf_internal_rex64}
     (nil))
(insn 361 360 362 11 (set (reg:DF 21 xmm0)
        (reg:DF 325)) sim2fitman_preproc.cpp:564 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 325)
        (nil)))
(call_insn/u 362 361 363 11 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:564 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 363 362 364 11 (set (reg:DF 220 [ D.6920 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:564 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 364 363 365 11 (set (reg:SF 221 [ D.6919 ])
        (float_truncate:SF (reg:DF 220 [ D.6920 ]))) sim2fitman_preproc.cpp:564 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 220 [ D.6920 ])
        (nil)))
(insn 365 364 366 11 (set (reg:SF 222 [ D.6919 ])
        (mult:SF (reg:SF 219 [ D.6919 ])
            (reg:SF 221 [ D.6919 ]))) sim2fitman_preproc.cpp:564 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 221 [ D.6919 ])
        (expr_list:REG_DEAD (reg:SF 219 [ D.6919 ])
            (nil))))
(insn 366 365 367 11 (set (mem:SF (reg/f:DI 218 [ D.6918 ]) [0 *_196+0 S4 A32])
        (reg:SF 222 [ D.6919 ])) sim2fitman_preproc.cpp:564 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 222 [ D.6919 ])
        (expr_list:REG_DEAD (reg/f:DI 218 [ D.6918 ])
            (nil))))
(insn 367 366 368 11 (set (reg:SI 326)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:565 89 {*movsi_internal}
     (nil))
(insn 368 367 369 11 (set (reg:DI 223 [ D.6921 ])
        (sign_extend:DI (reg:SI 326))) sim2fitman_preproc.cpp:565 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 326)
        (nil)))
(insn 369 368 370 11 (parallel [
            (set (reg:DI 224 [ D.6921 ])
                (plus:DI (reg:DI 223 [ D.6921 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:565 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 223 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 370 369 371 11 (parallel [
            (set (reg:DI 225 [ D.6921 ])
                (ashift:DI (reg:DI 224 [ D.6921 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:565 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 224 [ D.6921 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 371 370 372 11 (set (reg/f:DI 327)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:565 87 {*movdi_internal_rex64}
     (nil))
(insn 372 371 373 11 (parallel [
            (set (reg/f:DI 226 [ D.6918 ])
                (plus:DI (reg:DI 225 [ D.6921 ])
                    (reg/f:DI 327)))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:565 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 327)
        (expr_list:REG_DEAD (reg:DI 225 [ D.6921 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                        (reg:DI 225 [ D.6921 ]))
                    (nil))))))
(insn 373 372 374 11 (set (reg:SF 227 [ D.6919 ])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])) [0 mag_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:565 164 {*truncdfsf_fast_sse}
     (nil))
(insn 374 373 375 11 (set (reg:DF 328)
        (mem/c:DF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 result_phase_cor_unsup+0 S8 A64])) sim2fitman_preproc.cpp:565 133 {*movdf_internal_rex64}
     (nil))
(insn 375 374 376 11 (set (reg:DF 21 xmm0)
        (reg:DF 328)) sim2fitman_preproc.cpp:565 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 328)
        (nil)))
(call_insn/u 376 375 377 11 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:565 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 377 376 378 11 (set (reg:DF 228 [ D.6920 ])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:565 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 378 377 379 11 (set (reg:SF 229 [ D.6919 ])
        (float_truncate:SF (reg:DF 228 [ D.6920 ]))) sim2fitman_preproc.cpp:565 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 228 [ D.6920 ])
        (nil)))
(insn 379 378 380 11 (set (reg:SF 230 [ D.6919 ])
        (mult:SF (reg:SF 227 [ D.6919 ])
            (reg:SF 229 [ D.6919 ]))) sim2fitman_preproc.cpp:565 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 229 [ D.6919 ])
        (expr_list:REG_DEAD (reg:SF 227 [ D.6919 ])
            (nil))))
(insn 380 379 381 11 (set (mem:SF (reg/f:DI 226 [ D.6918 ]) [0 *_204+0 S4 A32])
        (reg:SF 230 [ D.6919 ])) sim2fitman_preproc.cpp:565 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 230 [ D.6919 ])
        (expr_list:REG_DEAD (reg/f:DI 226 [ D.6918 ])
            (nil))))
;;  succ:       12 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;;              10 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 381 380 382 12 107 "" [1 uses])
(note 382 381 383 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 383 382 384 12 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:508 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       13 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 60 61 329
(code_label 384 383 385 13 99 "" [1 uses])
(note 385 384 386 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 386 385 387 13 (set (reg/f:DI 329)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -144 [0xffffffffffffff70])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:508 87 {*movdi_internal_rex64}
     (nil))
(insn 387 386 388 13 (set (reg:SI 60 [ D.6916 ])
        (mem/j:SI (plus:DI (reg/f:DI 329)
                (const_int 328 [0x148])) [0 procpar_info_20(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:508 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 329)
        (nil)))
(insn 388 387 390 13 (parallel [
            (set (reg:SI 61 [ D.6916 ])
                (ashift:SI (reg:SI 60 [ D.6916 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:508 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 60 [ D.6916 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 390 388 391 13 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 61 [ D.6916 ])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:508 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 61 [ D.6916 ])
        (nil)))
(jump_insn 391 390 392 13 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 389)
            (pc))) sim2fitman_preproc.cpp:508 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 389)
;;  succ:       3
;;              14 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 231 232
(note 392 391 393 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 393 392 396 14 (set (reg:SI 231 [ D.6916 ])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:569 89 {*movsi_internal}
     (nil))
(insn 396 393 400 14 (set (reg:SI 232 [ <retval> ])
        (reg:SI 231 [ D.6916 ])) sim2fitman_preproc.cpp:569 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 231 [ D.6916 ])
        (nil)))
(insn 400 396 403 14 (set (reg/i:SI 0 ax)
        (reg:SI 232 [ <retval> ])) sim2fitman_preproc.cpp:570 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 232 [ <retval> ])
        (nil)))
(insn 403 400 0 14 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:570 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

