autoidx 17
attribute \cells_not_processed 1
attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:1.1-14.10"
module \decoder
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:10.2-10.14"
  wire $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:10$6_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:11.2-11.14"
  wire $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:11$7_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:12.2-12.14"
  wire $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:12$8_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:5.18-5.30"
  wire $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:5$1_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:6.2-6.14"
  wire $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:6$2_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:7.2-7.14"
  wire $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:7$3_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:8.2-8.14"
  wire $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:8$4_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:9.2-9.14"
  wire $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:9$5_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:10.1-12.39"
  wire width 8 $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:10$11_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:11.1-12.39"
  wire width 8 $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:11$10_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:12.1-12.39"
  wire width 8 $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:12$9_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:5.17-12.39"
  wire width 8 $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:5$16_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:6.1-12.39"
  wire width 8 $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:6$15_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:7.1-12.39"
  wire width 8 $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:7$14_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:8.1-12.39"
  wire width 8 $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:8$13_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:9.1-12.39"
  wire width 8 $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:9$12_Y
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:2.13-2.15"
  wire width 3 input 1 \in
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:3.14-3.17"
  wire width 8 output 2 \out
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:10.2-10.14"
  cell $eq $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:10$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \in
    connect \B 3'101
    connect \Y $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:10$6_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:11.2-11.14"
  cell $eq $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:11$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \in
    connect \B 3'110
    connect \Y $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:11$7_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:12.2-12.14"
  cell $eq $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:12$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \in
    connect \B 3'111
    connect \Y $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:12$8_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:5.18-5.30"
  cell $eq $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:5$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \in
    connect \B 3'000
    connect \Y $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:5$1_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:6.2-6.14"
  cell $eq $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:6$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \in
    connect \B 3'001
    connect \Y $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:6$2_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:7.2-7.14"
  cell $eq $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:7$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \in
    connect \B 3'010
    connect \Y $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:7$3_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:8.2-8.14"
  cell $eq $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:8$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \in
    connect \B 3'011
    connect \Y $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:8$4_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:9.2-9.14"
  cell $eq $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:9$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \in
    connect \B 3'100
    connect \Y $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:9$5_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:10.1-12.39"
  cell $mux $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:10$11
    parameter \WIDTH 8
    connect \A $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:11$10_Y
    connect \B 8'00100000
    connect \S $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:10$6_Y
    connect \Y $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:10$11_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:11.1-12.39"
  cell $mux $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:11$10
    parameter \WIDTH 8
    connect \A $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:12$9_Y
    connect \B 8'01000000
    connect \S $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:11$7_Y
    connect \Y $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:11$10_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:12.1-12.39"
  cell $mux $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:12$9
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B 8'10000000
    connect \S $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:12$8_Y
    connect \Y $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:12$9_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:5.17-12.39"
  cell $mux $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:5$16
    parameter \WIDTH 8
    connect \A $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:6$15_Y
    connect \B 8'00000001
    connect \S $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:5$1_Y
    connect \Y $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:5$16_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:6.1-12.39"
  cell $mux $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:6$15
    parameter \WIDTH 8
    connect \A $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:7$14_Y
    connect \B 8'00000010
    connect \S $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:6$2_Y
    connect \Y $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:6$15_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:7.1-12.39"
  cell $mux $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:7$14
    parameter \WIDTH 8
    connect \A $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:8$13_Y
    connect \B 8'00000100
    connect \S $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:7$3_Y
    connect \Y $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:7$14_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:8.1-12.39"
  cell $mux $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:8$13
    parameter \WIDTH 8
    connect \A $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:9$12_Y
    connect \B 8'00001000
    connect \S $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:8$4_Y
    connect \Y $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:8$13_Y
  end
  attribute \src "asicworld/verilog/code_verilog_tutorial_decoder.v:9.1-12.39"
  cell $mux $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:9$12
    parameter \WIDTH 8
    connect \A $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:10$11_Y
    connect \B 8'00010000
    connect \S $eq$asicworld/verilog/code_verilog_tutorial_decoder.v:9$5_Y
    connect \Y $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:9$12_Y
  end
  connect \out $ternary$asicworld/verilog/code_verilog_tutorial_decoder.v:5$16_Y
end
