
*** Running vivado
    with args -log Top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
WARNING: [Synth 8-1102] /* in comment [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Display.v:120]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 274.871 ; gain = 98.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'Clock_divide' [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Clock_divide.v:23]
INFO: [Synth 8-256] done synthesizing module 'Clock_divide' (1#1) [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Clock_divide.v:23]
INFO: [Synth 8-638] synthesizing module 'Button_Scaning' [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Button_Scan.v:21]
INFO: [Synth 8-256] done synthesizing module 'Button_Scaning' (2#1) [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Button_Scan.v:21]
INFO: [Synth 8-638] synthesizing module 'Game_Control' [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Game_Control.v:23]
INFO: [Synth 8-256] done synthesizing module 'Game_Control' (3#1) [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Game_Control.v:23]
INFO: [Synth 8-638] synthesizing module 'Display' [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Display.v:23]
INFO: [Synth 8-256] done synthesizing module 'Display' (4#1) [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Display.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'an' does not match port width (4) of module 'Display' [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Top.v:101]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/vga_controller.v:24]
	Parameter PAL bound to: 640 - type: integer 
	Parameter LAF bound to: 480 - type: integer 
	Parameter PLD bound to: 800 - type: integer 
	Parameter LFD bound to: 521 - type: integer 
	Parameter HPW bound to: 96 - type: integer 
	Parameter HFP bound to: 16 - type: integer 
	Parameter HBP bound to: 48 - type: integer 
	Parameter VPW bound to: 2 - type: integer 
	Parameter VFP bound to: 10 - type: integer 
	Parameter VBP bound to: 29 - type: integer 
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000000 is unreachable [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/vga_controller.v:187]
WARNING: [Synth 8-567] referenced signal 'VRAM' should be on the sensitivity list [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/vga_controller.v:186]
WARNING: [Synth 8-567] referenced signal 'y_pos' should be on the sensitivity list [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/vga_controller.v:186]
INFO: [Synth 8-226] default block is never used [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/vga_controller.v:235]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (5#1) [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/vga_controller.v:24]
INFO: [Synth 8-638] synthesizing module 'Snake_Control' [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Snake_Control.v:22]
	Parameter UP bound to: 0 - type: integer 
	Parameter DOWN bound to: 1 - type: integer 
	Parameter LEFT bound to: 2 - type: integer 
	Parameter RIGHT bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Snake_Control' (6#1) [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Snake_Control.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'node' does not match port width (4) of module 'Snake_Control' [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Top.v:129]
INFO: [Synth 8-638] synthesizing module 'Eating_Apple' [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/EatingApple.v:22]
INFO: [Synth 8-256] done synthesizing module 'Eating_Apple' (7#1) [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/EatingApple.v:22]
WARNING: [Synth 8-3848] Net node_ in module/entity Top does not have driver. [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Top.v:129]
INFO: [Synth 8-256] done synthesizing module 'Top' (8#1) [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 299.695 ; gain = 123.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin VGA:rst_n to constant 0 [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Top.v:104]
WARNING: [Synth 8-3295] tying undriven pin Snake:node[0] to constant 0 [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Top.v:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 299.695 ; gain = 123.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Gluttonous Snake/Gluttonous Snake V2.0/V2.0/V2.0.srcs/constrs_2/new/Glu_Snake.xdc]
Finished Parsing XDC File [G:/Gluttonous Snake/Gluttonous Snake V2.0/V2.0/V2.0.srcs/constrs_2/new/Glu_Snake.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 594.453 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 594.453 ; gain = 418.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 594.453 ; gain = 418.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 594.453 ; gain = 418.406
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VGA_VS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Snake_Control.v:327]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Snake_Control.v:327]
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "eat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "apple_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "apple_x" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "apple_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "apple_y" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'mode_reg' [G:/Gluttonous Snake/Gluttonous Snake V2.0/codes/Game_Control.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 594.453 ; gain = 418.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 36    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 16    
	   5 Input     10 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 100   
	   4 Input      6 Bit        Muxes := 2     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Button_Scaning 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Game_Control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Snake_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 32    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 96    
	   4 Input      6 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 2     
Module Eating_Apple 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 594.453 ; gain = 418.406
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "VGA/y_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VGA/VGA_VS" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 594.453 ; gain = 418.406
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 594.453 ; gain = 418.406

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\clock/clkdiv_reg[26] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\clock/clkdiv_reg[27] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\clock/clkdiv_reg[28] ) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 594.453 ; gain = 418.406
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 594.453 ; gain = 418.406

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 594.453 ; gain = 418.406
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 594.453 ; gain = 418.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 594.453 ; gain = 418.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 655.445 ; gain = 479.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 655.445 ; gain = 479.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 655.445 ; gain = 479.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 655.445 ; gain = 479.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 655.445 ; gain = 479.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 655.445 ; gain = 479.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    30|
|3     |LUT1   |    51|
|4     |LUT2   |    32|
|5     |LUT3   |   242|
|6     |LUT4   |    77|
|7     |LUT5   |   147|
|8     |LUT6   |   707|
|9     |MUXF7  |    16|
|10    |MUXF8  |     8|
|11    |FDRE   |   360|
|12    |FDSE   |    18|
|13    |LDCP   |     1|
|14    |LDP    |     1|
|15    |IBUF   |     6|
|16    |OBUF   |    23|
+------+-------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |  1722|
|2     |  Apple    |Eating_Apple   |   111|
|3     |  Button   |Button_Scaning |   219|
|4     |  Display_ |Display        |     8|
|5     |  Game     |Game_Control   |    15|
|6     |  Snake    |Snake_Control  |  1130|
|7     |  VGA      |vga_controller |   148|
|8     |  clock    |Clock_divide   |    59|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 655.445 ; gain = 479.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.445 ; gain = 150.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 655.445 ; gain = 479.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 655.445 ; gain = 444.961
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 655.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 13:19:27 2016...
