TimeQuest Timing Analyzer report for sdram_ov5640_vga
Thu May 11 09:24:56 2017
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 12. Slow 1200mV 85C Model Setup: 'reg_config:reg_config_inst|clock_20k'
 13. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CMOS_PCLK'
 15. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'CLOCK'
 17. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'CMOS_PCLK'
 19. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'reg_config:reg_config_inst|clock_20k'
 21. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'CLOCK'
 24. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Recovery: 'reg_config:reg_config_inst|clock_20k'
 28. Slow 1200mV 85C Model Recovery: 'CMOS_PCLK'
 29. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Removal: 'reg_config:reg_config_inst|clock_20k'
 32. Slow 1200mV 85C Model Removal: 'CMOS_PCLK'
 33. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'CMOS_PCLK'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Output Enable Times
 49. Minimum Output Enable Times
 50. Output Disable Times
 51. Minimum Output Disable Times
 52. Slow 1200mV 85C Model Metastability Report
 53. Slow 1200mV 0C Model Fmax Summary
 54. Slow 1200mV 0C Model Setup Summary
 55. Slow 1200mV 0C Model Hold Summary
 56. Slow 1200mV 0C Model Recovery Summary
 57. Slow 1200mV 0C Model Removal Summary
 58. Slow 1200mV 0C Model Minimum Pulse Width Summary
 59. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Setup: 'reg_config:reg_config_inst|clock_20k'
 61. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Setup: 'CMOS_PCLK'
 63. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Setup: 'CLOCK'
 65. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 66. Slow 1200mV 0C Model Hold: 'CMOS_PCLK'
 67. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 68. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Hold: 'reg_config:reg_config_inst|clock_20k'
 70. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Hold: 'CLOCK'
 72. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 73. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Recovery: 'reg_config:reg_config_inst|clock_20k'
 75. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 76. Slow 1200mV 0C Model Recovery: 'CMOS_PCLK'
 77. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 78. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Removal: 'reg_config:reg_config_inst|clock_20k'
 80. Slow 1200mV 0C Model Removal: 'CMOS_PCLK'
 81. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 82. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 83. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 84. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. Slow 1200mV 0C Model Metastability Report
101. Fast 1200mV 0C Model Setup Summary
102. Fast 1200mV 0C Model Hold Summary
103. Fast 1200mV 0C Model Recovery Summary
104. Fast 1200mV 0C Model Removal Summary
105. Fast 1200mV 0C Model Minimum Pulse Width Summary
106. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
107. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Setup: 'reg_config:reg_config_inst|clock_20k'
109. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
110. Fast 1200mV 0C Model Setup: 'CMOS_PCLK'
111. Fast 1200mV 0C Model Setup: 'CLOCK'
112. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
113. Fast 1200mV 0C Model Hold: 'CMOS_PCLK'
114. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
115. Fast 1200mV 0C Model Hold: 'reg_config:reg_config_inst|clock_20k'
116. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
117. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
118. Fast 1200mV 0C Model Hold: 'CLOCK'
119. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
120. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
121. Fast 1200mV 0C Model Recovery: 'reg_config:reg_config_inst|clock_20k'
122. Fast 1200mV 0C Model Recovery: 'CMOS_PCLK'
123. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
124. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
125. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
126. Fast 1200mV 0C Model Removal: 'reg_config:reg_config_inst|clock_20k'
127. Fast 1200mV 0C Model Removal: 'CMOS_PCLK'
128. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
129. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
130. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
131. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
137. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
138. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
139. Setup Times
140. Hold Times
141. Clock to Output Times
142. Minimum Clock to Output Times
143. Output Enable Times
144. Minimum Output Enable Times
145. Output Disable Times
146. Minimum Output Disable Times
147. Fast 1200mV 0C Model Metastability Report
148. Multicorner Timing Analysis Summary
149. Setup Times
150. Hold Times
151. Clock to Output Times
152. Minimum Clock to Output Times
153. Board Trace Model Assignments
154. Input Transition Times
155. Signal Integrity Metrics (Slow 1200mv 0c Model)
156. Signal Integrity Metrics (Slow 1200mv 85c Model)
157. Signal Integrity Metrics (Fast 1200mv 0c Model)
158. Setup Transfers
159. Hold Transfers
160. Recovery Transfers
161. Removal Transfers
162. Report TCCS
163. Report RSKM
164. Unconstrained Paths
165. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; sdram_ov5640_vga                                  ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; CLOCK                                                                 ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                       ;                                                                         ; { CLOCK }                                                                 ;
; CMOS_PCLK                                                             ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                       ;                                                                         ; { CMOS_PCLK }                                                             ;
; reg_config:reg_config_inst|clock_20k                                  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                       ;                                                                         ; { reg_config:reg_config_inst|clock_20k }                                  ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; Generated ; 15.384  ; 65.0 MHz   ; 0.000 ; 7.692  ; 50.00      ; 8         ; 65          ;       ;        ;           ;            ; false    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]    ; { u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] }    ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 41.666  ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 125.000 ; 8.0 MHz    ; 0.000 ; 62.500 ; 50.00      ; 25        ; 4           ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] } ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; 79.74 MHz  ; 79.74 MHz       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;                                                ;
; 128.12 MHz ; 128.12 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 136.91 MHz ; 136.91 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 178.35 MHz ; 178.35 MHz      ; CLOCK                                                                 ;                                                ;
; 191.24 MHz ; 191.24 MHz      ; reg_config:reg_config_inst|clock_20k                                  ;                                                ;
; 306.09 MHz ; 238.04 MHz      ; CMOS_PCLK                                                             ; limit due to minimum period restriction (tmin) ;
; 404.2 MHz  ; 402.09 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -4.507  ; -14.574       ;
; reg_config:reg_config_inst|clock_20k                                  ; -4.229  ; -153.440      ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -3.672  ; -7.253        ;
; CMOS_PCLK                                                             ; -2.267  ; -97.373       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.747  ; -0.747        ;
; CLOCK                                                                 ; 14.393  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 122.526 ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -1.217 ; -3.509        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.816 ; -1.631        ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.196 ; -1.687        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.151 ; -0.151        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 0.433  ; 0.000         ;
; CLOCK                                                                 ; 0.454  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.927  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -4.377 ; -263.650      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -1.432 ; -2.864        ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.945 ; -20.455       ;
; CMOS_PCLK                                                             ; -0.829 ; -36.317       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.462  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 37.741 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; reg_config:reg_config_inst|clock_20k                                  ; -0.317 ; -6.344        ;
; CMOS_PCLK                                                             ; 0.165  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.074  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 2.207  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 2.761  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.758  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -3.201 ; -115.206      ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.487 ; -66.915       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.695  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 7.391  ; 0.000         ;
; CLOCK                                                                 ; 9.743  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.551 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 62.220 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -4.507 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.866     ; 2.582      ;
; -4.323 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.866     ; 2.398      ;
; -4.309 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.954     ; 2.296      ;
; -4.240 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.954     ; 2.227      ;
; -4.188 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.954     ; 2.175      ;
; -4.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.954     ; 2.118      ;
; -4.070 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.866     ; 2.145      ;
; -4.024 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.866     ; 2.099      ;
; -3.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.866     ; 1.746      ;
; -3.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.954     ; 1.642      ;
; -2.727 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.788     ; 0.880      ;
; -1.263 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.189      ; 2.741      ;
; -1.211 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.189      ; 2.689      ;
; -1.187 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.189      ; 2.665      ;
; -1.064 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.189      ; 2.542      ;
; -1.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.924      ;
; -1.035 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.189      ; 2.513      ;
; -1.021 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.189      ; 2.499      ;
; -0.901 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.189      ; 2.379      ;
; -0.866 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.189      ; 2.344      ;
; -0.837 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.189      ; 2.315      ;
; -0.730 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.189      ; 2.208      ;
; -0.710 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.576      ;
; -0.689 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.555      ;
; -0.570 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.436      ;
; -0.527 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.393      ;
; -0.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.350      ;
; -0.391 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.257      ;
; -0.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.256      ;
; -0.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.056      ;
; -0.180 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.046      ;
; 1.463  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.078     ; 3.460      ;
; 1.958  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.443      ;
; 1.958  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.443      ;
; 1.958  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.443      ;
; 1.958  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.443      ;
; 1.958  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.443      ;
; 1.958  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.443      ;
; 1.958  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.443      ;
; 1.958  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.443      ;
; 1.958  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.443      ;
; 1.958  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.443      ;
; 1.958  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.443      ;
; 1.958  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.443      ;
; 1.981  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.402      ; 3.422      ;
; 2.098  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 2.759      ;
; 2.098  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 2.759      ;
; 2.098  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 2.759      ;
; 2.098  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 2.759      ;
; 2.098  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 2.759      ;
; 2.098  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 2.759      ;
; 2.098  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 2.759      ;
; 2.098  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 2.759      ;
; 2.098  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 2.759      ;
; 2.098  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 2.759      ;
; 2.195  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.553     ; 7.253      ;
; 2.200  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.553     ; 7.248      ;
; 2.280  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.553     ; 7.168      ;
; 2.291  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.288      ; 2.998      ;
; 2.480  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.128     ; 7.393      ;
; 2.481  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.128     ; 7.392      ;
; 2.483  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.128     ; 7.390      ;
; 2.484  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.128     ; 7.389      ;
; 2.489  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.128     ; 7.384      ;
; 2.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.128     ; 7.382      ;
; 2.613  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.572     ; 6.816      ;
; 2.618  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.572     ; 6.811      ;
; 2.622  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.553     ; 6.826      ;
; 2.622  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.553     ; 6.826      ;
; 2.658  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 2.279      ;
; 2.684  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 7.142      ;
; 2.687  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 7.139      ;
; 2.698  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.572     ; 6.731      ;
; 2.767  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.572     ; 6.662      ;
; 2.772  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.572     ; 6.657      ;
; 2.779  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 7.120      ;
; 2.779  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 7.120      ;
; 2.779  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 7.120      ;
; 2.779  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 7.120      ;
; 2.779  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 7.120      ;
; 2.779  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 7.120      ;
; 2.779  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 7.120      ;
; 2.779  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 7.120      ;
; 2.779  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 7.120      ;
; 2.830  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 6.996      ;
; 2.833  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 6.993      ;
; 2.836  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.572     ; 6.593      ;
; 2.866  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 7.061      ;
; 2.871  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 7.056      ;
; 2.892  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.553     ; 6.556      ;
; 2.919  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.553     ; 6.529      ;
; 2.951  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 6.976      ;
; 2.959  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.572     ; 6.470      ;
; 2.964  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.572     ; 6.465      ;
; 2.987  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.572     ; 6.442      ;
; 2.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.572     ; 6.437      ;
; 2.998  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 6.928      ;
; 3.003  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 6.923      ;
; 3.004  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 6.895      ;
; 3.004  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 6.895      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.229 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.076     ; 5.154      ;
; -4.196 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 5.115      ;
; -4.184 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 5.099      ;
; -4.170 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 5.096      ;
; -4.163 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 5.084      ;
; -4.153 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 5.086      ;
; -4.150 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 5.070      ;
; -4.150 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 5.070      ;
; -4.150 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 5.070      ;
; -4.136 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 5.052      ;
; -4.129 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 5.046      ;
; -4.124 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 5.041      ;
; -4.119 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 5.039      ;
; -4.109 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 5.042      ;
; -4.108 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.087     ; 5.022      ;
; -4.107 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 5.037      ;
; -4.107 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 5.037      ;
; -4.107 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 5.037      ;
; -4.105 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.076     ; 5.030      ;
; -4.096 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 5.011      ;
; -4.091 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 5.021      ;
; -4.084 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 5.000      ;
; -4.079 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.999      ;
; -4.072 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.991      ;
; -4.060 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.975      ;
; -4.046 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.972      ;
; -4.039 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.960      ;
; -4.033 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.961      ;
; -4.029 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.962      ;
; -4.026 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.946      ;
; -4.026 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.946      ;
; -4.026 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.946      ;
; -4.008 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.076     ; 4.933      ;
; -4.005 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.922      ;
; -4.002 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.918      ;
; -4.000 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.917      ;
; -3.995 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.915      ;
; -3.993 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.923      ;
; -3.985 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.918      ;
; -3.984 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.087     ; 4.898      ;
; -3.983 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.913      ;
; -3.983 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.913      ;
; -3.983 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.913      ;
; -3.975 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.894      ;
; -3.972 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.887      ;
; -3.967 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.897      ;
; -3.963 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.878      ;
; -3.955 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.875      ;
; -3.949 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.875      ;
; -3.942 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.863      ;
; -3.942 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.858      ;
; -3.938 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.076     ; 4.863      ;
; -3.932 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.865      ;
; -3.929 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.849      ;
; -3.929 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.849      ;
; -3.929 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.849      ;
; -3.923 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.853      ;
; -3.921 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.840      ;
; -3.915 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.831      ;
; -3.909 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.837      ;
; -3.908 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.825      ;
; -3.903 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.820      ;
; -3.898 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.818      ;
; -3.893 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.808      ;
; -3.888 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.821      ;
; -3.887 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.087     ; 4.801      ;
; -3.886 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.816      ;
; -3.886 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.816      ;
; -3.886 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.816      ;
; -3.880 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.799      ;
; -3.879 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.805      ;
; -3.875 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.076     ; 4.800      ;
; -3.875 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.790      ;
; -3.872 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.793      ;
; -3.870 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.800      ;
; -3.862 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.795      ;
; -3.859 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.779      ;
; -3.859 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.779      ;
; -3.859 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.779      ;
; -3.858 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.778      ;
; -3.842 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.761      ;
; -3.838 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.755      ;
; -3.833 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.750      ;
; -3.830 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.745      ;
; -3.828 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.748      ;
; -3.825 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.742      ;
; -3.818 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.751      ;
; -3.817 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.087     ; 4.731      ;
; -3.816 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.742      ;
; -3.816 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.746      ;
; -3.816 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.746      ;
; -3.816 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.746      ;
; -3.812 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.740      ;
; -3.809 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.730      ;
; -3.807 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.727      ;
; -3.805 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.720      ;
; -3.800 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.730      ;
; -3.799 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.732      ;
; -3.796 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.716      ;
; -3.796 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.716      ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -3.672 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.568      ;
; -3.581 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.816     ; 2.454      ;
; -3.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.402      ;
; -3.467 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.816     ; 2.340      ;
; -3.437 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.816     ; 2.310      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.247      ;
; -3.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.816     ; 2.190      ;
; -3.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.185      ;
; -3.255 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.151      ;
; -3.178 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.816     ; 2.051      ;
; 1.422  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 6.180      ;
; 1.454  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 6.169      ;
; 1.508  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 6.115      ;
; 1.579  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 6.044      ;
; 1.584  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 6.018      ;
; 1.609  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 6.014      ;
; 1.633  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.990      ;
; 1.655  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.968      ;
; 1.658  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.965      ;
; 1.685  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.939      ;
; 1.685  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.939      ;
; 1.685  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.939      ;
; 1.685  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.939      ;
; 1.685  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.939      ;
; 1.690  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.913      ;
; 1.690  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.913      ;
; 1.690  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.913      ;
; 1.690  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.913      ;
; 1.690  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.913      ;
; 1.729  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.873      ;
; 1.734  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.889      ;
; 1.739  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.885      ;
; 1.739  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.885      ;
; 1.739  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.885      ;
; 1.739  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.885      ;
; 1.739  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.885      ;
; 1.762  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.840      ;
; 1.769  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.833      ;
; 1.780  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.843      ;
; 1.805  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.818      ;
; 1.840  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.784      ;
; 1.840  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.784      ;
; 1.840  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.784      ;
; 1.840  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.784      ;
; 1.840  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.784      ;
; 1.848  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.775      ;
; 1.854  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.748      ;
; 1.863  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.739      ;
; 1.878  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.724      ;
; 1.882  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.741      ;
; 1.886  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.738      ;
; 1.886  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.738      ;
; 1.886  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.738      ;
; 1.886  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.738      ;
; 1.886  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.738      ;
; 1.891  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.711      ;
; 1.911  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.713      ;
; 1.911  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.713      ;
; 1.911  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.713      ;
; 1.911  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.713      ;
; 1.911  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 5.713      ;
; 1.914  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.709      ;
; 1.930  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.672      ;
; 1.941  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.682      ;
; 1.941  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.682      ;
; 1.941  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.682      ;
; 1.941  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.682      ;
; 1.946  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.656      ;
; 1.946  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.656      ;
; 1.946  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.656      ;
; 1.946  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.656      ;
; 1.960  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.643      ;
; 1.960  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.643      ;
; 1.960  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.643      ;
; 1.960  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.643      ;
; 1.960  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.643      ;
; 1.973  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.650      ;
; 1.979  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.396      ; 6.110      ;
; 1.981  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.396      ; 6.108      ;
; 1.984  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.375      ; 6.084      ;
; 1.986  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.375      ; 6.082      ;
; 1.988  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.614      ;
; 1.989  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.634      ;
; 1.993  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.630      ;
; 1.995  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.628      ;
; 1.995  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.628      ;
; 1.995  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.628      ;
; 1.995  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.628      ;
; 1.997  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.606      ;
; 1.997  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.606      ;
; 1.997  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.606      ;
; 1.997  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.606      ;
; 1.997  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.090     ; 5.606      ;
; 2.003  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 5.599      ;
; 2.007  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 5.616      ;
; 2.019  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.046     ; 5.628      ;
; 2.019  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.046     ; 5.628      ;
; 2.019  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.046     ; 5.628      ;
; 2.019  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.046     ; 5.628      ;
; 2.019  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.046     ; 5.628      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.185     ; 3.103      ;
; -2.221 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.341     ; 2.901      ;
; -2.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.341     ; 2.865      ;
; -2.178 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 3.142      ;
; -2.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.341     ; 2.793      ;
; -2.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.185     ; 2.926      ;
; -2.076 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 3.080      ;
; -2.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 3.079      ;
; -2.041 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 3.005      ;
; -2.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 3.027      ;
; -2.019 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.983      ;
; -1.969 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.933      ;
; -1.957 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.921      ;
; -1.946 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.910      ;
; -1.946 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.910      ;
; -1.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.908      ;
; -1.939 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.084      ; 3.091      ;
; -1.939 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.084      ; 3.091      ;
; -1.938 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.049     ; 2.910      ;
; -1.938 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.091      ; 3.097      ;
; -1.930 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.259     ; 2.692      ;
; -1.910 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.142     ; 2.789      ;
; -1.866 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.830      ;
; -1.865 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.829      ;
; -1.865 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.829      ;
; -1.865 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.829      ;
; -1.859 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.823      ;
; -1.855 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.859      ;
; -1.854 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.858      ;
; -1.849 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.185     ; 2.685      ;
; -1.847 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.851      ;
; -1.835 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.798      ;
; -1.835 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.798      ;
; -1.835 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.798      ;
; -1.835 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.798      ;
; -1.835 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.798      ;
; -1.820 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.784      ;
; -1.811 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.341     ; 2.491      ;
; -1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.341     ; 2.482      ;
; -1.796 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.259     ; 2.558      ;
; -1.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.768      ;
; -1.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.767      ;
; -1.756 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.056     ; 2.721      ;
; -1.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.056     ; 2.720      ;
; -1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.062      ; 2.834      ;
; -1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.062      ; 2.834      ;
; -1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.062      ; 2.834      ;
; -1.742 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.185     ; 2.578      ;
; -1.741 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 2.738      ;
; -1.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 2.737      ;
; -1.731 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.084      ; 2.883      ;
; -1.731 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.084      ; 2.883      ;
; -1.729 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.091      ; 2.888      ;
; -1.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.693      ;
; -1.712 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.185     ; 2.548      ;
; -1.711 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.715      ;
; -1.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.341     ; 2.386      ;
; -1.679 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.185     ; 2.515      ;
; -1.679 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.185     ; 2.515      ;
; -1.679 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.185     ; 2.515      ;
; -1.661 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.625      ;
; -1.661 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.625      ;
; -1.657 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 2.654      ;
; -1.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.142     ; 2.535      ;
; -1.653 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.049     ; 2.625      ;
; -1.650 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.654      ;
; -1.649 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.653      ;
; -1.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.596      ;
; -1.627 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.084      ; 2.779      ;
; -1.627 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.084      ; 2.779      ;
; -1.626 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.091      ; 2.785      ;
; -1.624 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.185     ; 2.460      ;
; -1.622 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.185     ; 2.458      ;
; -1.619 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.516     ; 2.124      ;
; -1.614 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.577      ;
; -1.614 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.577      ;
; -1.614 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.577      ;
; -1.614 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.577      ;
; -1.614 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.577      ;
; -1.536 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.500      ;
; -1.530 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.062      ; 2.613      ;
; -1.530 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.062      ; 2.613      ;
; -1.530 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.062      ; 2.613      ;
; -1.528 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 2.525      ;
; -1.527 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 2.524      ;
; -1.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.486      ;
; -1.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.486      ;
; -1.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.486      ;
; -1.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.486      ;
; -1.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 2.486      ;
; -1.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.158     ; 2.432      ;
; -1.507 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.142     ; 2.386      ;
; -1.497 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.501      ;
; -1.496 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.500      ;
; -1.465 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 2.462      ;
; -1.459 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.423      ;
; -1.457 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.419     ; 2.059      ;
; -1.439 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.062      ; 2.522      ;
; -1.439 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.062      ; 2.522      ;
; -1.439 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.062      ; 2.522      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.747 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.103     ; 0.858      ;
; -0.707 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.103     ; 0.818      ;
; 34.362 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 7.208      ;
; 34.959 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 6.598      ;
; 35.010 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 6.547      ;
; 35.068 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 6.489      ;
; 35.114 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 6.443      ;
; 35.177 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 6.380      ;
; 35.269 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 6.288      ;
; 35.304 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 6.253      ;
; 35.347 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 6.210      ;
; 35.350 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 6.207      ;
; 35.451 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 6.106      ;
; 35.469 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 6.088      ;
; 35.610 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 5.947      ;
; 35.617 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 5.940      ;
; 35.731 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 5.826      ;
; 35.923 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 5.634      ;
; 36.026 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.110     ; 5.531      ;
; 36.757 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.070     ; 4.840      ;
; 37.046 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.070     ; 4.551      ;
; 37.227 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.070     ; 4.370      ;
; 37.236 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.070     ; 4.361      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.252 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.335      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.284 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 4.315      ;
; 37.418 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.070     ; 4.179      ;
; 37.503 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.070     ; 4.094      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.541 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.046      ;
; 37.578 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.070     ; 4.019      ;
; 37.629 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.070     ; 3.968      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.722 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.865      ;
; 37.731 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.856      ;
; 37.731 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.856      ;
; 37.731 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.856      ;
; 37.731 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.856      ;
; 37.731 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.856      ;
; 37.731 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.856      ;
; 37.731 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.856      ;
; 37.731 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.856      ;
; 37.731 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.856      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK'                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.393 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.528      ;
; 14.393 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.528      ;
; 14.393 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.528      ;
; 14.393 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.528      ;
; 14.393 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.528      ;
; 14.393 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.528      ;
; 14.393 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.528      ;
; 14.393 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.528      ;
; 14.393 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.528      ;
; 14.424 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.497      ;
; 14.424 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.497      ;
; 14.424 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.497      ;
; 14.424 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.497      ;
; 14.424 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.497      ;
; 14.424 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.497      ;
; 14.424 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.497      ;
; 14.424 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.497      ;
; 14.424 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.497      ;
; 14.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.479      ;
; 14.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.479      ;
; 14.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.479      ;
; 14.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.479      ;
; 14.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.479      ;
; 14.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.479      ;
; 14.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.479      ;
; 14.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.479      ;
; 14.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.479      ;
; 14.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.468      ;
; 14.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.468      ;
; 14.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.468      ;
; 14.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.468      ;
; 14.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.468      ;
; 14.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.468      ;
; 14.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.468      ;
; 14.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.468      ;
; 14.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.468      ;
; 14.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.283      ;
; 14.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.283      ;
; 14.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.283      ;
; 14.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.283      ;
; 14.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.283      ;
; 14.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.283      ;
; 14.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.283      ;
; 14.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.283      ;
; 14.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 5.283      ;
; 14.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.044      ;
; 14.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.044      ;
; 14.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.044      ;
; 14.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.044      ;
; 14.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.044      ;
; 14.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.044      ;
; 14.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.044      ;
; 14.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.044      ;
; 14.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 5.044      ;
; 14.962 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.959      ;
; 14.962 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.959      ;
; 14.962 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.959      ;
; 14.962 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.959      ;
; 14.962 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.959      ;
; 14.962 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.959      ;
; 14.962 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.959      ;
; 14.962 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.959      ;
; 14.962 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.959      ;
; 14.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.941      ;
; 14.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.941      ;
; 14.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.941      ;
; 14.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.941      ;
; 14.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.941      ;
; 14.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.941      ;
; 14.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.941      ;
; 14.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.941      ;
; 14.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.941      ;
; 14.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.941      ;
; 14.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.941      ;
; 14.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.941      ;
; 14.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.941      ;
; 15.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.909      ;
; 15.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.909      ;
; 15.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.909      ;
; 15.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.909      ;
; 15.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.909      ;
; 15.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.909      ;
; 15.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.909      ;
; 15.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.909      ;
; 15.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.909      ;
; 15.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.909      ;
; 15.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.909      ;
; 15.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.909      ;
; 15.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.909      ;
; 15.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.860      ;
; 15.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.860      ;
; 15.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.860      ;
; 15.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.860      ;
; 15.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.860      ;
; 15.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.860      ;
; 15.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.860      ;
; 15.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.860      ;
; 15.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.860      ;
; 15.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.860      ;
; 15.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.860      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 122.526 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 125.000      ; -0.080     ; 2.395      ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                              ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.031      ; 2.106      ;
; -1.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.031      ; 2.116      ;
; -1.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.031      ; 2.130      ;
; -1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.031      ; 2.141      ;
; -0.513 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.030      ; 2.809      ;
; -0.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.031      ; 2.839      ;
; -0.467 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.030      ; 2.855      ;
; -0.407 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.030      ; 2.915      ;
; -0.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.032      ; 2.949      ;
; -0.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.032      ; 2.949      ;
; -0.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.032      ; 2.949      ;
; -0.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.030      ; 2.953      ;
; -0.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.017      ; 2.958      ;
; -0.343 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.032      ; 2.981      ;
; -0.340 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.032      ; 2.984      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.497  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.758      ;
; 0.497  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.758      ;
; 0.537  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.259      ; 1.008      ;
; 0.552  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.821      ;
; 0.573  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.809      ;
; 0.582  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.818      ;
; 0.589  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.825      ;
; 0.626  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.137      ; 0.975      ;
; 0.629  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.137      ; 0.978      ;
; 0.632  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.137      ; 0.981      ;
; 0.651  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.137      ; 1.000      ;
; 0.652  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                     ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 0.918      ;
; 0.655  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.137      ; 1.004      ;
; 0.659  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.137      ; 1.008      ;
; 0.666  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.341      ; 1.219      ;
; 0.676  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.181      ; 1.069      ;
; 0.698  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.259      ; 1.169      ;
; 0.714  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.950      ;
; 0.715  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                     ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 0.981      ;
; 0.747  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.300      ; 1.259      ;
; 0.763  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.108      ; 1.083      ;
; 0.763  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                            ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.632      ; 1.637      ;
; 0.763  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.632      ; 1.637      ;
; 0.763  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                            ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.632      ; 1.637      ;
; 0.767  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                     ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 1.033      ;
; 0.773  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 1.042      ;
; 0.773  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 1.042      ;
; 0.777  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.137      ; 1.126      ;
; 0.780  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 1.049      ;
; 0.781  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 1.050      ;
; 0.784  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.108      ; 1.104      ;
; 0.785  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.365      ; 1.362      ;
; 0.795  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                              ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.632      ; 1.669      ;
; 0.798  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.181      ; 1.191      ;
; 0.798  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                            ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.632      ; 1.672      ;
; 0.799  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.056      ; 1.067      ;
; 0.801  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.108      ; 1.121      ;
; 0.808  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.056      ; 1.076      ;
; 0.814  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.137      ; 1.163      ;
; 0.819  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 1.085      ;
; 0.833  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 1.099      ;
; 0.834  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 1.070      ;
; 0.849  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 1.085      ;
; 0.913  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.030     ; 1.137      ;
; 0.923  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.030     ; 1.147      ;
; 0.926  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.030     ; 1.150      ;
; 0.930  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.044     ; 1.140      ;
; 0.930  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.044     ; 1.140      ;
; 0.931  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.044     ; 1.141      ;
; 0.931  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.044     ; 1.141      ;
; 0.932  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.044     ; 1.142      ;
; 0.943  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.259      ; 1.414      ;
; 0.961  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.044     ; 1.171      ;
; 0.965  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.044     ; 1.175      ;
; 0.980  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.030     ; 1.204      ;
; 0.985  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.030     ; 1.209      ;
; 0.994  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.259      ; 1.465      ;
; 0.995  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.259      ; 1.466      ;
; 1.012  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.259      ; 1.483      ;
; 1.015  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 1.284      ;
; 1.015  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.030     ; 1.239      ;
; 1.017  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.056      ; 1.285      ;
; 1.020  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.030     ; 1.244      ;
; 1.021  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.056      ; 1.289      ;
; 1.021  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.030     ; 1.245      ;
; 1.048  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 1.284      ;
; 1.056  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.142      ; 1.410      ;
; 1.060  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.056      ; 1.328      ;
; 1.125  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.185      ; 1.522      ;
; 1.143  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.185      ; 1.540      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.816 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 1.296      ;
; -0.815 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 1.297      ;
; -0.278 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 1.834      ;
; -0.178 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 1.934      ;
; -0.168 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 1.944      ;
; -0.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 1.954      ;
; 0.060  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 2.172      ;
; 0.069  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 2.181      ;
; 0.120  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 2.232      ;
; 0.311  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.789      ; 2.032      ;
; 0.382  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 2.494      ;
; 0.426  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.789      ; 2.147      ;
; 0.432  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.483  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.776      ;
; 0.497  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.789      ; 2.218      ;
; 0.499  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.506  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.800      ;
; 0.510  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.803      ;
; 0.517  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.810      ;
; 0.518  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.812      ;
; 0.523  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.789      ; 2.244      ;
; 0.533  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.827      ;
; 0.533  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.827      ;
; 0.534  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.828      ;
; 0.535  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.829      ;
; 0.548  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.196      ;
; 0.561  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.854      ;
; 0.591  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.239      ;
; 0.610  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.258      ;
; 0.617  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.265      ;
; 0.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.920      ;
; 0.626  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.920      ;
; 0.626  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.920      ;
; 0.639  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.932      ;
; 0.643  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.938      ;
; 0.651  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.789      ; 2.372      ;
; 0.663  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.956      ;
; 0.666  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.960      ;
; 0.666  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.960      ;
; 0.668  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.789      ; 2.389      ;
; 0.668  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.789      ; 2.389      ;
; 0.674  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.967      ;
; 0.688  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.982      ;
; 0.690  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.984      ;
; 0.692  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.986      ;
; 0.703  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.997      ;
; 0.704  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.998      ;
; 0.722  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.015      ;
; 0.722  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.015      ;
; 0.723  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.016      ;
; 0.730  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 1.044      ;
; 0.734  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 1.048      ;
; 0.736  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 1.050      ;
; 0.738  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.032      ;
; 0.741  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.034      ;
; 0.744  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 1.055      ;
; 0.746  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 1.057      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.196 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.521      ; 2.607      ;
; -0.144 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.524      ; 2.662      ;
; -0.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.674      ;
; -0.106 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.527      ; 2.703      ;
; -0.102 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.508      ; 2.688      ;
; -0.096 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.524      ; 2.710      ;
; -0.096 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.524      ; 2.710      ;
; -0.096 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.524      ; 2.710      ;
; -0.091 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.508      ; 2.699      ;
; -0.079 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.712      ;
; -0.075 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.513      ; 2.720      ;
; -0.069 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.527      ; 2.740      ;
; -0.067 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.726      ;
; -0.062 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.731      ;
; -0.056 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.515      ; 2.741      ;
; -0.052 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.744      ;
; -0.052 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.744      ;
; -0.052 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.744      ;
; -0.038 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.508      ; 2.752      ;
; -0.023 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.519      ; 2.778      ;
; -0.010 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.513      ; 2.785      ;
; -0.003 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.519      ; 2.798      ;
; 0.453  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 0.746      ;
; 0.466  ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 0.758      ;
; 0.519  ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 0.811      ;
; 0.533  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.826      ;
; 0.668  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 0.960      ;
; 0.770  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.064      ;
; 0.783  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.076      ;
; 0.784  ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.076      ;
; 0.787  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.080      ;
; 0.795  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.087      ;
; 0.797  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.089      ;
; 0.799  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.091      ;
; 0.804  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.097      ;
; 0.821  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.114      ;
; 0.827  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.120      ;
; 0.831  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.124      ;
; 0.932  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.225      ;
; 0.990  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.079      ; 1.281      ;
; 1.009  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.301      ;
; 1.020  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.314      ;
; 1.030  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.322      ;
; 1.037  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.329      ;
; 1.038  ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.079      ; 1.329      ;
; 1.042  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[3]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.079      ; 1.333      ;
; 1.085  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[11]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.079      ; 1.376      ;
; 1.111  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.404      ;
; 1.135  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.428      ;
; 1.149  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.441      ;
; 1.150  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.443      ;
; 1.157  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.450      ;
; 1.157  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.450      ;
; 1.158  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.450      ;
; 1.159  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.452      ;
; 1.167  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.459      ;
; 1.173  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.466      ;
; 1.190  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.483      ;
; 1.199  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.492      ;
; 1.224  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.517      ;
; 1.280  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.572      ;
; 1.288  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.581      ;
; 1.288  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.581      ;
; 1.289  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.581      ;
; 1.297  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.590      ;
; 1.297  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.590      ;
; 1.298  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.590      ;
; 1.307  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.599      ;
; 1.330  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.623      ;
; 1.338  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.630      ;
; 1.339  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.632      ;
; 1.339  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.632      ;
; 1.360  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[1]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.085      ; 1.657      ;
; 1.370  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.662      ;
; 1.379  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.671      ;
; 1.384  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.676      ;
; 1.391  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.683      ;
; 1.420  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.712      ;
; 1.428  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.721      ;
; 1.429  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.721      ;
; 1.434  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[6]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.090      ; 1.736      ;
; 1.437  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.730      ;
; 1.438  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.730      ;
; 1.445  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.739      ;
; 1.459  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.090      ; 1.761      ;
; 1.459  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.090      ; 1.761      ;
; 1.459  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.090      ; 1.761      ;
; 1.459  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.090      ; 1.761      ;
; 1.459  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.090      ; 1.761      ;
; 1.459  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.090      ; 1.761      ;
; 1.469  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[17]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.090      ; 1.771      ;
; 1.478  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.770      ;
; 1.485  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.073      ; 1.770      ;
; 1.487  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.779      ;
; 1.503  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.787      ;
; 1.504  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.798      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.151 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.746      ;
; -0.133 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.764      ;
; 0.761  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765  ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766  ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.786  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.787  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.079      ;
; 1.116  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118  ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118  ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.124  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125  ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126  ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.128  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.133  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134  ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135  ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.137  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.137  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.137  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.247  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.248  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249  ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249  ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.250  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.542      ;
; 1.250  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.542      ;
; 1.256  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258  ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.258  ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.433 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.488 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.780      ;
; 0.624 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.916      ;
; 0.744 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.747 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.770 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.772 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.778 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.070      ;
; 0.778 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.070      ;
; 0.779 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.071      ;
; 0.782 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.074      ;
; 0.785 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.077      ;
; 0.785 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.077      ;
; 0.791 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.083      ;
; 0.795 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.087      ;
; 0.847 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.139      ;
; 0.952 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.244      ;
; 0.959 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.988 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.301      ;
; 0.990 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.282      ;
; 0.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.285      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.679      ;
; 1.098 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.390      ;
; 1.101 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.782      ;
; 1.108 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.119 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.125 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.133 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.137 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.143 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.435      ;
; 1.143 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.435      ;
; 1.149 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.441      ;
; 1.152 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.444      ;
; 1.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.486      ;
; 1.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.076     ; 1.384      ;
; 1.220 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.512      ;
; 1.229 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.521      ;
; 1.238 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.530      ;
; 1.241 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.533      ;
; 1.248 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.256 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.262 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.554      ;
; 1.264 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.556      ;
; 1.265 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.267 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.559      ;
; 1.273 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.565      ;
; 1.274 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.566      ;
; 1.274 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.566      ;
; 1.274 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.566      ;
; 1.283 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.575      ;
; 1.283 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.575      ;
; 1.292 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.584      ;
; 1.295 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.587      ;
; 1.313 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.605      ;
; 1.318 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.604      ; 2.134      ;
; 1.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.604      ; 2.136      ;
; 1.322 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.614      ;
; 1.325 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.593      ;
; 1.334 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.626      ;
; 1.344 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.636      ;
; 1.344 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.636      ;
; 1.344 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.636      ;
; 1.344 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.636      ;
; 1.344 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.636      ;
; 1.344 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.636      ;
; 1.344 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.636      ;
; 1.344 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.636      ;
; 1.344 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.636      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK'                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 0.746      ;
; 0.510 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 0.802      ;
; 0.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.038      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.059      ;
; 0.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.080      ;
; 0.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.253      ;
; 0.963 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.255      ;
; 0.964 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.256      ;
; 0.965 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.257      ;
; 0.969 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.261      ;
; 0.970 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.262      ;
; 0.971 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.263      ;
; 1.101 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.393      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.411      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.418      ;
; 1.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.420      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.427      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.441      ;
; 1.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.450      ;
; 1.232 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.524      ;
; 1.241 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.533      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.540      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.542      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.549      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.550      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.558      ;
; 1.275 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.566      ;
; 1.275 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.567      ;
; 1.289 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.581      ;
; 1.296 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.588      ;
; 1.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.590      ;
; 1.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.600      ;
; 1.310 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.602      ;
; 1.312 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.604      ;
; 1.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.607      ;
; 1.318 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.610      ;
; 1.319 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.611      ;
; 1.335 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.627      ;
; 1.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.632      ;
; 1.341 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.633      ;
; 1.343 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.635      ;
; 1.372 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.664      ;
; 1.388 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.680      ;
; 1.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.680      ;
; 1.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.681      ;
; 1.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.681      ;
; 1.390 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.681      ;
; 1.396 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.688      ;
; 1.397 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.689      ;
; 1.398 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.689      ;
; 1.398 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.690      ;
; 1.399 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.690      ;
; 1.404 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.696      ;
; 1.406 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.697      ;
; 1.406 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.698      ;
; 1.406 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.697      ;
; 1.407 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.699      ;
; 1.415 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.706      ;
; 1.415 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.706      ;
; 1.429 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.721      ;
; 1.436 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.728      ;
; 1.438 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.730      ;
; 1.448 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.740      ;
; 1.450 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.742      ;
; 1.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.744      ;
; 1.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.747      ;
; 1.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.750      ;
; 1.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.751      ;
; 1.475 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.767      ;
; 1.480 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.772      ;
; 1.483 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.775      ;
; 1.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.820      ;
; 1.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.820      ;
; 1.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.821      ;
; 1.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.821      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.927 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.219      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -4.377 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.755     ; 2.927      ;
; -4.377 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.755     ; 2.927      ;
; -4.377 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.755     ; 2.927      ;
; -4.377 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.755     ; 2.927      ;
; -4.377 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.755     ; 2.927      ;
; -4.377 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.755     ; 2.927      ;
; -4.306 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.768     ; 3.227      ;
; -4.306 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.768     ; 3.227      ;
; -4.306 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.768     ; 3.227      ;
; -4.306 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.768     ; 3.227      ;
; -4.306 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.768     ; 3.227      ;
; -4.306 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.768     ; 3.227      ;
; -4.293 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.768     ; 3.214      ;
; -4.293 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.768     ; 3.214      ;
; -4.293 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.768     ; 3.214      ;
; -4.293 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.768     ; 3.214      ;
; -4.293 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.768     ; 3.214      ;
; -4.293 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.768     ; 3.214      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.435     ; 3.074      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.374      ;
; -4.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.428     ; 3.138      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.448     ; 3.307      ;
; -4.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.441     ; 3.438      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.779     ; 2.636      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.779     ; 2.636      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.779     ; 2.636      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.779     ; 2.636      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.779     ; 2.636      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.779     ; 2.636      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.779     ; 2.636      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.779     ; 2.636      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.779     ; 2.636      ;
; -4.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.441     ; 3.369      ;
; -4.066 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.593      ;
; -4.066 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.593      ;
; -4.066 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.593      ;
; -4.066 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.593      ;
; -4.066 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.593      ;
; -4.039 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.936      ;
; -4.039 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.936      ;
; -4.039 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.936      ;
; -4.039 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.936      ;
; -4.039 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.936      ;
; -4.039 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.936      ;
; -4.039 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.936      ;
; -4.039 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.936      ;
; -4.039 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.936      ;
; -3.995 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.791     ; 2.893      ;
; -3.995 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.791     ; 2.893      ;
; -3.995 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.791     ; 2.893      ;
; -3.995 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.791     ; 2.893      ;
; -3.995 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.791     ; 2.893      ;
; -3.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.883      ;
; -3.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.883      ;
; -3.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.883      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.432 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.693      ;
; -1.432 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.693      ;
; -1.406 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.667      ;
; -1.406 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.667      ;
; -1.365 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.626      ;
; -1.365 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.626      ;
; -1.355 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.616      ;
; -1.355 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.616      ;
; -1.336 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.598      ;
; -1.336 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.598      ;
; -1.334 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.596      ;
; -1.334 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.596      ;
; -1.334 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.596      ;
; -1.334 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.596      ;
; -1.334 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.596      ;
; -1.334 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.596      ;
; -1.324 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.587      ;
; -1.324 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.587      ;
; -1.320 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.582      ;
; -1.320 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.582      ;
; -1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.511      ;
; -1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.511      ;
; -1.214 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.476      ;
; -1.214 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.476      ;
; -1.200 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.461      ;
; -1.200 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.461      ;
; -1.180 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.441      ;
; -1.180 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.441      ;
; -1.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.440      ;
; -1.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.440      ;
; -1.161 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.423      ;
; -1.161 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.423      ;
; -1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.386      ;
; -1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.386      ;
; -1.050 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.312      ;
; -1.050 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.312      ;
; -1.024 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.286      ;
; -1.024 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.286      ;
; -1.004 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.266      ;
; -1.004 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.266      ;
; -0.997 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.258      ;
; -0.997 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.258      ;
; -0.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.134      ;
; -0.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.134      ;
; -0.789 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.050      ;
; -0.789 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.690     ; 3.050      ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                   ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.945 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.969      ; 2.837      ;
; -0.921 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.978      ; 2.822      ;
; -0.921 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.978      ; 2.822      ;
; -0.912 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.970      ; 2.805      ;
; -0.912 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.970      ; 2.805      ;
; -0.912 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.970      ; 2.805      ;
; -0.912 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.970      ; 2.805      ;
; -0.912 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.970      ; 2.805      ;
; -0.912 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.970      ; 2.805      ;
; -0.912 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.970      ; 2.805      ;
; -0.912 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.970      ; 2.805      ;
; -0.912 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.970      ; 2.805      ;
; -0.912 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.970      ; 2.805      ;
; -0.912 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.970      ; 2.805      ;
; -0.908 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.968      ; 2.799      ;
; -0.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.995      ; 2.780      ;
; -0.838 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.977      ; 2.738      ;
; -0.838 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.977      ; 2.738      ;
; -0.838 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.977      ; 2.738      ;
; -0.838 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.977      ; 2.738      ;
; -0.838 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.977      ; 2.738      ;
; -0.838 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.977      ; 2.738      ;
; -0.838 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.977      ; 2.738      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.829 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.363      ; 4.103      ;
; -0.829 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.363      ; 4.103      ;
; -0.829 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.363      ; 4.103      ;
; -0.829 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.363      ; 4.103      ;
; -0.829 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.363      ; 4.103      ;
; -0.744 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.447      ; 4.102      ;
; -0.744 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.447      ; 4.102      ;
; -0.744 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.447      ; 4.102      ;
; -0.744 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.447      ; 4.102      ;
; -0.744 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.447      ; 4.102      ;
; -0.669 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 4.102      ;
; -0.669 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 4.102      ;
; -0.669 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 4.102      ;
; -0.669 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 4.102      ;
; -0.669 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 4.102      ;
; -0.669 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 4.102      ;
; -0.669 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 4.102      ;
; -0.669 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 4.102      ;
; -0.669 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 4.102      ;
; -0.669 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 4.102      ;
; -0.629 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.563      ; 4.103      ;
; -0.629 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.563      ; 4.103      ;
; -0.629 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.563      ; 4.103      ;
; -0.629 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.563      ; 4.103      ;
; -0.629 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.563      ; 4.103      ;
; -0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.604      ; 4.103      ;
; -0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.604      ; 4.103      ;
; -0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.604      ; 4.103      ;
; -0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.604      ; 4.103      ;
; -0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.604      ; 4.103      ;
; -0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.604      ; 4.103      ;
; -0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.604      ; 4.103      ;
; -0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.604      ; 4.103      ;
; -0.514 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.679      ; 4.104      ;
; -0.514 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.679      ; 4.104      ;
; -0.514 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.679      ; 4.104      ;
; -0.439 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.753      ; 4.103      ;
; -0.439 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.753      ; 4.103      ;
; -0.439 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.753      ; 4.103      ;
; -0.439 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.753      ; 4.103      ;
; -0.439 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.753      ; 4.103      ;
; -0.439 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.753      ; 4.103      ;
; -0.439 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.753      ; 4.103      ;
; -0.413 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.777      ; 4.101      ;
; -0.395 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.810      ; 4.116      ;
; -0.395 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.810      ; 4.116      ;
; -0.395 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.810      ; 4.116      ;
; -0.395 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.810      ; 4.116      ;
; -0.395 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.810      ; 4.116      ;
; -0.395 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.810      ; 4.116      ;
; -0.395 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.810      ; 4.116      ;
; -0.395 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.810      ; 4.116      ;
; -0.376 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.828      ; 4.115      ;
; -0.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.864      ; 4.115      ;
; -0.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.864      ; 4.115      ;
; -0.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.864      ; 4.115      ;
; -0.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.864      ; 4.115      ;
; -0.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.864      ; 4.115      ;
; -0.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.864      ; 4.115      ;
; -0.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.864      ; 4.115      ;
; -0.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.864      ; 4.115      ;
; -0.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.864      ; 4.115      ;
; -0.327 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.878      ; 4.116      ;
; -0.327 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.878      ; 4.116      ;
; -0.327 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.878      ; 4.116      ;
; -0.327 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.878      ; 4.116      ;
; -0.327 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.878      ; 4.116      ;
; -0.327 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.878      ; 4.116      ;
; -0.327 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.878      ; 4.116      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.176      ; 4.630      ;
; 0.587 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.183      ; 4.644      ;
; 0.740 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.179     ; 4.082      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.152     ; 4.099      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 4.100      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.143     ; 4.108      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.143     ; 4.108      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.143     ; 4.108      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.143     ; 4.108      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 4.102      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.134     ; 4.117      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.134     ; 4.117      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.134     ; 4.117      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.134     ; 4.117      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.134     ; 4.117      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.134     ; 4.117      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.134     ; 4.117      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.134     ; 4.117      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.134     ; 4.117      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.134     ; 4.117      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.147     ; 4.104      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 4.102      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.147     ; 4.104      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.147     ; 4.104      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.134     ; 4.117      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.142     ; 4.109      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.142     ; 4.109      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.141     ; 4.110      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.147     ; 4.104      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 4.102      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 4.102      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 4.102      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 4.102      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 4.103      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 4.102      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 4.102      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 4.102      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 4.102      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.142     ; 4.109      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.142     ; 4.109      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.141     ; 4.110      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.159     ; 4.092      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.158     ; 4.093      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.158     ; 4.093      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.158     ; 4.093      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.158     ; 4.093      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.158     ; 4.093      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.142     ; 4.109      ;
; 0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.158     ; 4.093      ;
; 0.751 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.156     ; 4.094      ;
; 0.751 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.162     ; 4.088      ;
; 0.751 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.162     ; 4.088      ;
; 0.751 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.162     ; 4.088      ;
; 0.751 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.162     ; 4.088      ;
; 0.751 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.162     ; 4.088      ;
; 0.751 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.162     ; 4.088      ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 37.741 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.070     ; 3.856      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
; 39.002 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 2.585      ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.317 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.522      ; 2.487      ;
; -0.317 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.522      ; 2.487      ;
; -0.317 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.522      ; 2.487      ;
; -0.317 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.522      ; 2.487      ;
; -0.317 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.522      ; 2.487      ;
; -0.317 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.522      ; 2.487      ;
; -0.317 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.522      ; 2.487      ;
; -0.291 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.541      ; 2.532      ;
; -0.258 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.538      ;
; -0.258 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.538      ;
; -0.258 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.538      ;
; -0.258 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.538      ;
; -0.258 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.538      ;
; -0.258 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.538      ;
; -0.258 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.538      ;
; -0.258 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.538      ;
; -0.258 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.538      ;
; -0.258 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.538      ;
; -0.258 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.538      ;
; -0.257 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.513      ; 2.538      ;
; -0.254 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.523      ; 2.551      ;
; -0.254 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.523      ; 2.551      ;
; -0.231 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.513      ; 2.564      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.165 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.434      ; 3.891      ;
; 0.165 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.434      ; 3.891      ;
; 0.165 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.434      ; 3.891      ;
; 0.165 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.434      ; 3.891      ;
; 0.165 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.434      ; 3.891      ;
; 0.165 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.434      ; 3.891      ;
; 0.165 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.434      ; 3.891      ;
; 0.178 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.420      ; 3.890      ;
; 0.178 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.420      ; 3.890      ;
; 0.178 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.420      ; 3.890      ;
; 0.178 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.420      ; 3.890      ;
; 0.178 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.420      ; 3.890      ;
; 0.178 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.420      ; 3.890      ;
; 0.178 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.420      ; 3.890      ;
; 0.178 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.420      ; 3.890      ;
; 0.178 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.420      ; 3.890      ;
; 0.215 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.383      ; 3.890      ;
; 0.236 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.363      ; 3.891      ;
; 0.236 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.363      ; 3.891      ;
; 0.236 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.363      ; 3.891      ;
; 0.236 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.363      ; 3.891      ;
; 0.236 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.363      ; 3.891      ;
; 0.236 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.363      ; 3.891      ;
; 0.236 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.363      ; 3.891      ;
; 0.236 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.363      ; 3.891      ;
; 0.250 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.329      ; 3.871      ;
; 0.276 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.305      ; 3.873      ;
; 0.276 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.305      ; 3.873      ;
; 0.276 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.305      ; 3.873      ;
; 0.276 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.305      ; 3.873      ;
; 0.276 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.305      ; 3.873      ;
; 0.276 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.305      ; 3.873      ;
; 0.276 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.305      ; 3.873      ;
; 0.355 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.227      ; 3.874      ;
; 0.355 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.227      ; 3.874      ;
; 0.355 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.227      ; 3.874      ;
; 0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.149      ; 3.874      ;
; 0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.149      ; 3.874      ;
; 0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.149      ; 3.874      ;
; 0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.149      ; 3.874      ;
; 0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.149      ; 3.874      ;
; 0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.149      ; 3.874      ;
; 0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.149      ; 3.874      ;
; 0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.149      ; 3.874      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.106      ; 3.874      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.106      ; 3.874      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.106      ; 3.874      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.106      ; 3.874      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.106      ; 3.874      ;
; 0.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.063      ; 3.873      ;
; 0.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.063      ; 3.873      ;
; 0.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.063      ; 3.873      ;
; 0.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.063      ; 3.873      ;
; 0.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.063      ; 3.873      ;
; 0.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.063      ; 3.873      ;
; 0.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.063      ; 3.873      ;
; 0.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.063      ; 3.873      ;
; 0.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.063      ; 3.873      ;
; 0.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.063      ; 3.873      ;
; 0.595 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.985      ; 3.872      ;
; 0.595 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.985      ; 3.872      ;
; 0.595 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.985      ; 3.872      ;
; 0.595 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.985      ; 3.872      ;
; 0.595 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.985      ; 3.872      ;
; 0.683 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.898      ; 3.873      ;
; 0.683 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.898      ; 3.873      ;
; 0.683 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.898      ; 3.873      ;
; 0.683 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.898      ; 3.873      ;
; 0.683 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.898      ; 3.873      ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 3.112 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.415      ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.954      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.954      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.954      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.954      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.954      ;
; 2.257 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.004      ;
; 2.257 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.004      ;
; 2.257 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.004      ;
; 2.257 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.004      ;
; 2.257 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.004      ;
; 2.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.664      ;
; 2.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.664      ;
; 2.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.664      ;
; 2.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.664      ;
; 2.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.664      ;
; 2.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.664      ;
; 2.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.664      ;
; 2.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.664      ;
; 2.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.664      ;
; 2.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.664      ;
; 2.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.664      ;
; 2.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.664      ;
; 2.380 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.673      ;
; 2.380 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.673      ;
; 2.380 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.673      ;
; 2.380 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.673      ;
; 2.380 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.673      ;
; 2.380 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.673      ;
; 2.380 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.673      ;
; 2.380 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.673      ;
; 2.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.712      ;
; 2.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.712      ;
; 2.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.712      ;
; 2.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.712      ;
; 2.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.712      ;
; 2.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.712      ;
; 2.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.712      ;
; 2.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.712      ;
; 2.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.714      ;
; 2.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.714      ;
; 2.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.714      ;
; 2.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.714      ;
; 2.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.714      ;
; 2.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.714      ;
; 2.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.714      ;
; 2.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.714      ;
; 2.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.714      ;
; 2.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.714      ;
; 2.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.714      ;
; 2.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.714      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.716      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.716      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.716      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.716      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.716      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.716      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.716      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.716      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.716      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.716      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.716      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.716      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.716      ;
; 2.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.750      ;
; 2.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.750      ;
; 2.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.750      ;
; 2.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.750      ;
; 2.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.750      ;
; 2.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.750      ;
; 2.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.750      ;
; 2.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.750      ;
; 2.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.750      ;
; 2.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.750      ;
; 2.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.750      ;
; 2.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.750      ;
; 2.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.750      ;
; 2.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.954      ;
; 2.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.954      ;
; 2.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.954      ;
; 2.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.954      ;
; 2.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.954      ;
; 2.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.954      ;
; 2.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.954      ;
; 2.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.954      ;
; 2.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.954      ;
; 2.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 3.004      ;
; 2.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 3.004      ;
; 2.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 3.004      ;
; 2.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 3.004      ;
; 2.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 3.004      ;
; 2.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 3.004      ;
; 2.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 3.004      ;
; 2.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 3.004      ;
; 2.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 3.004      ;
; 2.718 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 3.034      ;
; 2.718 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 3.034      ;
; 2.718 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 3.034      ;
; 2.718 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 3.034      ;
; 2.718 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 3.034      ;
; 2.718 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 3.034      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.667     ; 2.418      ;
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.667     ; 2.418      ;
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.667     ; 2.418      ;
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.667     ; 2.418      ;
; 2.772 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.667     ; 2.429      ;
; 2.772 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.667     ; 2.429      ;
; 2.772 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.667     ; 2.429      ;
; 2.772 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.667     ; 2.429      ;
; 2.846 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.655     ; 2.131      ;
; 2.846 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.655     ; 2.131      ;
; 2.846 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.655     ; 2.131      ;
; 2.846 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.655     ; 2.131      ;
; 3.097 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.705     ; 2.716      ;
; 3.097 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.705     ; 2.716      ;
; 3.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.705     ; 2.750      ;
; 3.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.705     ; 2.750      ;
; 3.171 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.693     ; 2.418      ;
; 3.171 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.693     ; 2.418      ;
; 3.525 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.844     ; 3.047      ;
; 3.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.673      ;
; 3.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.673      ;
; 3.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.673      ;
; 3.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.673      ;
; 3.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.673      ;
; 3.544 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.748     ; 3.088      ;
; 3.544 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.748     ; 3.088      ;
; 3.544 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.748     ; 3.088      ;
; 3.544 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.748     ; 3.088      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.045      ;
; 3.575 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.844     ; 3.097      ;
; 3.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.712      ;
; 3.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.712      ;
; 3.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.712      ;
; 3.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.712      ;
; 3.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.712      ;
; 3.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.716      ;
; 3.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.716      ;
; 3.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.716      ;
; 3.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.716      ;
; 3.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.716      ;
; 3.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.716      ;
; 3.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.716      ;
; 3.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.716      ;
; 3.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.716      ;
; 3.599 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.832     ; 2.749      ;
; 3.612 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.177     ; 2.375      ;
; 3.612 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.177     ; 2.375      ;
; 3.612 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.177     ; 2.375      ;
; 3.612 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.177     ; 2.375      ;
; 3.612 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.177     ; 2.375      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.849     ; 3.087      ;
; 3.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.754      ;
; 3.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.754      ;
; 3.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.754      ;
; 3.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.754      ;
; 3.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.754      ;
; 3.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.754      ;
; 3.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.754      ;
; 3.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.754      ;
; 3.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.191     ; 2.754      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.837     ; 2.747      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.837     ; 2.747      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.837     ; 2.747      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.837     ; 2.747      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.837     ; 2.747      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.837     ; 2.747      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.837     ; 2.747      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.837     ; 2.747      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.837     ; 2.747      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.837     ; 2.747      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.758 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 2.901      ;
; 4.758 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 2.901      ;
; 4.847 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 2.991      ;
; 4.847 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 2.991      ;
; 4.953 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.097      ;
; 4.953 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.097      ;
; 4.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.102      ;
; 4.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.102      ;
; 4.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.105      ;
; 4.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.105      ;
; 4.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.143      ;
; 4.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.143      ;
; 5.059 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.203      ;
; 5.059 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.203      ;
; 5.064 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.208      ;
; 5.064 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.208      ;
; 5.101 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.244      ;
; 5.101 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.244      ;
; 5.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.268      ;
; 5.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.268      ;
; 5.155 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.298      ;
; 5.155 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.298      ;
; 5.170 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.314      ;
; 5.170 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.314      ;
; 5.187 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.331      ;
; 5.187 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.331      ;
; 5.236 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.381      ;
; 5.236 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.381      ;
; 5.237 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.381      ;
; 5.237 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.381      ;
; 5.241 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.385      ;
; 5.241 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.385      ;
; 5.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.392      ;
; 5.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.392      ;
; 5.280 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.423      ;
; 5.280 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.423      ;
; 5.281 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.424      ;
; 5.281 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.424      ;
; 5.289 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.433      ;
; 5.289 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.433      ;
; 5.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.435      ;
; 5.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.168     ; 3.435      ;
; 5.296 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.439      ;
; 5.296 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.439      ;
; 5.388 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.531      ;
; 5.388 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.169     ; 3.531      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; 0.191  ; 0.411        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                             ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                                ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                                ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                                ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                                ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                                ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                                ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                                ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                  ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                                 ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                                ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                                ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                                ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                                ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                                ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                                 ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                                 ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                                 ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                 ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                                 ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                 ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                                 ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                 ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[9]                                                                                                 ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                                 ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                             ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                                                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                                                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.391 ; 7.611        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ;
; 7.391 ; 7.611        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ;
; 7.403 ; 7.623        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ;
; 7.403 ; 7.623        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ;
; 7.403 ; 7.623        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ;
; 7.403 ; 7.623        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ;
; 7.418 ; 7.638        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ;
; 7.418 ; 7.638        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ;
; 7.418 ; 7.638        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ;
; 7.418 ; 7.638        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ;
; 7.418 ; 7.638        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ;
; 7.419 ; 7.639        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 7.419 ; 7.639        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 7.419 ; 7.639        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ;
; 7.419 ; 7.639        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ;
; 7.419 ; 7.639        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ;
; 7.419 ; 7.639        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 7.419 ; 7.639        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 7.419 ; 7.639        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 7.419 ; 7.639        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.435 ; 7.670        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.436 ; 7.671        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.475 ; 7.710        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.476 ; 7.664        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
; 7.476 ; 7.664        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ;
; 7.476 ; 7.664        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ;
; 7.476 ; 7.664        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ;
; 7.476 ; 7.664        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ;
; 7.476 ; 7.664        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ;
; 7.476 ; 7.664        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ;
; 7.476 ; 7.664        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ;
; 7.476 ; 7.664        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ;
; 7.476 ; 7.664        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ;
; 7.476 ; 7.664        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.477 ; 7.712        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.478 ; 7.666        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 7.478 ; 7.666        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 7.478 ; 7.666        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 7.478 ; 7.666        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 7.478 ; 7.666        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
; 7.478 ; 7.666        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ;
; 7.478 ; 7.666        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ;
; 7.478 ; 7.666        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ;
; 7.478 ; 7.666        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ;
; 7.478 ; 7.666        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ;
; 7.478 ; 7.666        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ;
; 7.497 ; 7.717        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 7.497 ; 7.717        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 7.497 ; 7.717        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 7.497 ; 7.717        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 7.497 ; 7.717        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
; 7.497 ; 7.717        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ;
; 7.497 ; 7.717        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ;
; 7.497 ; 7.717        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ;
; 7.497 ; 7.717        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ;
; 7.497 ; 7.717        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ;
; 7.497 ; 7.717        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ;
; 7.499 ; 7.719        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
; 7.499 ; 7.719        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ;
; 7.499 ; 7.719        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ;
; 7.499 ; 7.719        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ;
; 7.499 ; 7.719        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ;
; 7.499 ; 7.719        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ;
; 7.499 ; 7.719        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                          ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k                                                        ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                                  ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                                  ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                                  ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                                  ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                                  ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                                  ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                                  ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                                  ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                                  ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                                  ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                                                ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                                                ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                                                ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                                                ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                                                ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                                                ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                                 ;
; 20.554 ; 20.774       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                          ;
; 20.702 ; 20.890       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                          ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                          ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k                                                        ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|camera_pwnd_reg|clk                                                     ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k|clk                                                               ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[3]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[4]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[5]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[6]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[7]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[8]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[9]|clk                                                             ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk                                                        ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk                                                       ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk                                                       ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk                                                       ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk                                                       ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk                                                       ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk                                                       ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk                                                        ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk                                                        ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                            ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 62.220  ; 62.440       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.220  ; 62.440       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.370  ; 62.558       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.370  ; 62.558       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.460  ; 62.460       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.460  ; 62.460       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 62.467  ; 62.467       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.467  ; 62.467       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.489  ; 62.489       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.489  ; 62.489       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.498  ; 62.498       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.501  ; 62.501       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.510  ; 62.510       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.510  ; 62.510       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.531  ; 62.531       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.531  ; 62.531       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.540  ; 62.540       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.540  ; 62.540       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 122.513 ; 125.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 122.513 ; 125.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 2.434  ; 2.806  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 2.062  ; 2.318  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.108  ; 2.339  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 1.791  ; 2.095  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -1.042 ; -0.834 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 1.986  ; 2.236  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 2.434  ; 2.806  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 1.862  ; 2.190  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 1.633  ; 1.931  ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 3.836  ; 4.141  ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 3.832  ; 4.003  ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; 4.968  ; 5.275  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 4.839  ; 5.195  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 4.968  ; 5.275  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 4.756  ; 4.975  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 4.677  ; 4.913  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 4.648  ; 4.951  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 4.330  ; 4.608  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 4.636  ; 4.959  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 4.673  ; 4.952  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 4.721  ; 4.976  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 4.284  ; 4.566  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 4.341  ; 4.622  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 4.332  ; 4.615  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 4.379  ; 4.665  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 4.650  ; 4.953  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 4.637  ; 4.966  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 4.350  ; 4.632  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 1.500  ; 1.309  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.471 ; -1.704 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -1.511 ; -1.725 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -1.150 ; -1.417 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 1.500  ; 1.309  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.400 ; -1.627 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -1.496 ; -1.859 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.337 ; -1.637 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -1.061 ; -1.335 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -1.752 ; -2.051 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -1.472 ; -1.730 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; -3.466 ; -3.725 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -3.995 ; -4.328 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -4.140 ; -4.434 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -3.920 ; -4.117 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -3.843 ; -4.057 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -3.832 ; -4.123 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -3.510 ; -3.765 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -3.800 ; -4.101 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -3.840 ; -4.096 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -3.886 ; -4.119 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -3.466 ; -3.725 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -3.522 ; -3.779 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -3.512 ; -3.772 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -3.558 ; -3.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -3.835 ; -4.125 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -3.822 ; -4.137 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -3.530 ; -3.789 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 10.875 ; 10.582 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 10.858 ; 10.766 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 7.882  ;        ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; lcd_rgb[*]   ; CLOCK                                ; 7.921  ; 7.899  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 5.646  ; 5.387  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 5.495  ; 5.213  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 4.923  ; 4.697  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 7.921  ; 7.899  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 5.472  ; 5.191  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 5.729  ; 5.378  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 5.618  ; 5.266  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 5.499  ; 5.184  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 5.249  ; 4.968  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 5.478  ; 5.168  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 5.208  ; 4.879  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 6.103  ; 5.780  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 5.526  ; 5.212  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 5.960  ; 5.531  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 5.388  ; 5.101  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 5.287  ; 5.048  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC    ; CLOCK                                ; 6.351  ; 6.103  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 6.605  ; 6.439  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 11.639 ; 11.621 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 9.024  ; 8.772  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 8.849  ; 8.590  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 8.681  ; 8.454  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 11.639 ; 11.621 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 8.849  ; 8.579  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 9.408  ; 9.017  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 9.045  ; 8.710  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 8.800  ; 8.498  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 8.871  ; 8.585  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 8.949  ; 8.646  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 8.677  ; 8.376  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 9.440  ; 9.052  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 9.371  ; 9.070  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 9.786  ; 9.370  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 9.224  ; 8.960  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 8.921  ; 8.649  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 3.215  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 5.537  ; 5.390  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 7.079  ; 6.830  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;        ; 3.181  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 8.939  ; 8.906  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 5.854  ; 6.030  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 5.762  ; 5.927  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 6.326  ; 6.580  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 5.738  ; 5.900  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 6.211  ; 6.442  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 5.641  ; 5.780  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 5.795  ; 5.949  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 6.197  ; 6.375  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 5.995  ; 6.127  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 5.851  ; 5.971  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 8.939  ; 8.906  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 6.056  ; 6.181  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 5.794  ; 5.928  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 5.794  ; 5.928  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 5.421  ; 5.536  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 4.774  ; 4.763  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 9.090  ; 9.149  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 6.833  ; 6.557  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 6.220  ; 6.056  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 6.639  ; 6.420  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 5.892  ; 5.785  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 6.250  ; 6.044  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 9.090  ; 9.149  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 6.990  ; 6.702  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 6.298  ; 6.123  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 6.389  ; 6.181  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 6.232  ; 6.049  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 6.443  ; 6.278  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 5.780  ; 5.697  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 5.848  ; 5.794  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 6.395  ; 6.225  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 6.141  ; 6.037  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 5.816  ; 5.769  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 5.505  ; 5.537  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 4.779  ; 4.870  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 5.634  ; 5.715  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 5.760  ; 5.937  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 3.218  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;        ; 3.116  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 9.096  ; 7.493  ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 10.544 ; 10.448 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 7.569  ;        ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; lcd_rgb[*]   ; CLOCK                                ; 4.066  ; 3.847  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 4.762  ; 4.512  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 4.609  ; 4.338  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 4.066  ; 3.847  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 7.048  ; 7.035  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 4.588  ; 4.317  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 4.835  ; 4.495  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 4.728  ; 4.387  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 4.620  ; 4.315  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 4.379  ; 4.109  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 4.600  ; 4.299  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 4.334  ; 4.017  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 5.199  ; 4.888  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 4.640  ; 4.336  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 5.062  ; 4.648  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 4.507  ; 4.230  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 4.414  ; 4.183  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC    ; CLOCK                                ; 4.657  ; 4.438  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 5.117  ; 4.990  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 5.492  ; 5.197  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 5.844  ; 5.584  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 5.669  ; 5.401  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 5.492  ; 5.246  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 8.435  ; 8.400  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 5.670  ; 5.391  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 6.206  ; 5.810  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 5.835  ; 5.486  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 5.628  ; 5.318  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 5.697  ; 5.402  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 5.771  ; 5.460  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 5.505  ; 5.197  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 6.242  ; 5.851  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 6.149  ; 5.832  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 6.553  ; 6.125  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 6.008  ; 5.726  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 5.678  ; 5.383  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 2.717  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 4.933  ; 4.790  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 6.413  ; 6.172  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;        ; 2.684  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 5.031  ; 5.167  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 5.235  ; 5.406  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 5.145  ; 5.306  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 5.687  ; 5.933  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 5.123  ; 5.281  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 5.577  ; 5.801  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 5.031  ; 5.167  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 5.174  ; 5.323  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 5.567  ; 5.738  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 5.374  ; 5.501  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 5.235  ; 5.351  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 8.310  ; 8.271  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 5.432  ; 5.553  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 4.814  ; 4.926  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 5.172  ; 5.302  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 4.814  ; 4.926  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 4.201  ; 4.190  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 5.168  ; 5.088  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 6.178  ; 5.911  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 5.583  ; 5.424  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 5.985  ; 5.774  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 5.267  ; 5.164  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 5.611  ; 5.413  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 8.449  ; 8.513  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 6.327  ; 6.050  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 5.658  ; 5.489  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 5.752  ; 5.552  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 5.595  ; 5.417  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 5.805  ; 5.645  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 5.168  ; 5.088  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 5.234  ; 5.181  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 5.758  ; 5.594  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 5.515  ; 5.414  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 5.203  ; 5.157  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 4.903  ; 4.934  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 4.204  ; 4.293  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 5.019  ; 5.098  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 5.140  ; 5.311  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 2.719  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;        ; 2.620  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 6.065 ; 5.973 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 6.673 ; 6.560 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 6.784 ; 6.692 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 6.447 ; 6.355 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 6.481 ; 6.389 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 6.065 ; 5.973 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 8.827 ; 8.963 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 6.673 ; 6.560 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 6.481 ; 6.389 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 7.376 ; 7.301 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.598 ; 6.506 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.779 ; 6.704 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 6.610 ; 6.535 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 6.779 ; 6.704 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 6.779 ; 6.704 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 6.246 ; 6.171 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 6.246 ; 6.171 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 5.449 ; 5.357 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.997 ; 5.884 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 6.139 ; 6.047 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.815 ; 5.723 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.848 ; 5.756 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.449 ; 5.357 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 8.210 ; 8.346 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.997 ; 5.884 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.848 ; 5.756 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 6.714 ; 6.639 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.960 ; 5.868 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.141 ; 6.066 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.979 ; 5.904 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 6.141 ; 6.066 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 6.141 ; 6.066 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.630 ; 5.555 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.630 ; 5.555 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 5.874     ; 5.966     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 6.436     ; 6.549     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 6.518     ; 6.610     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 6.219     ; 6.311     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 6.255     ; 6.347     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.874     ; 5.966     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 8.863     ; 8.727     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 6.436     ; 6.549     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 6.255     ; 6.347     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 7.107     ; 7.182     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.354     ; 6.446     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.552     ; 6.627     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 6.411     ; 6.486     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 6.552     ; 6.627     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 6.552     ; 6.627     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 6.072     ; 6.147     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 6.072     ; 6.147     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 5.261     ; 5.353     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.765     ; 5.878     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.880     ; 5.972     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.592     ; 5.684     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.627     ; 5.719     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.261     ; 5.353     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 8.250     ; 8.114     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.765     ; 5.878     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.627     ; 5.719     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 6.453     ; 6.528     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.722     ; 5.814     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.920     ; 5.995     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.784     ; 5.859     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.920     ; 5.995     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.920     ; 5.995     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.459     ; 5.534     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.459     ; 5.534     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                     ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; 86.24 MHz  ; 86.24 MHz       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;                                                ;
; 135.61 MHz ; 135.61 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 147.12 MHz ; 147.12 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 189.54 MHz ; 189.54 MHz      ; CLOCK                                                                 ;                                                ;
; 207.13 MHz ; 207.13 MHz      ; reg_config:reg_config_inst|clock_20k                                  ;                                                ;
; 321.96 MHz ; 238.04 MHz      ; CMOS_PCLK                                                             ; limit due to minimum period restriction (tmin) ;
; 424.09 MHz ; 402.09 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                              ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -4.134  ; -13.064       ;
; reg_config:reg_config_inst|clock_20k                                  ; -3.828  ; -138.904      ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -3.284  ; -6.474        ;
; CMOS_PCLK                                                             ; -2.106  ; -86.385       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.535  ; -0.535        ;
; CLOCK                                                                 ; 14.724  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 122.642 ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -1.145 ; -3.602        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.717 ; -1.432        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.281 ; -0.281        ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.059 ; -0.074        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 0.382  ; 0.000         ;
; CLOCK                                                                 ; 0.402  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.737  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -3.931 ; -234.804      ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.091 ; -23.983       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.835 ; -1.670        ;
; CMOS_PCLK                                                             ; -0.745 ; -31.550       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.816  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 37.951 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                           ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; reg_config:reg_config_inst|clock_20k                                  ; -0.197 ; -3.685        ;
; CMOS_PCLK                                                             ; 0.080  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.856  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.989  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 2.473  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.229  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -3.201 ; -115.206      ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.487 ; -66.915       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.663  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 7.361  ; 0.000         ;
; CLOCK                                                                 ; 9.751  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.550 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 62.220 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -4.134 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.589     ; 2.487      ;
; -3.913 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.589     ; 2.266      ;
; -3.827 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.666     ; 2.103      ;
; -3.806 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.666     ; 2.082      ;
; -3.736 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.666     ; 2.012      ;
; -3.705 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.666     ; 1.981      ;
; -3.644 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.589     ; 1.997      ;
; -3.629 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.589     ; 1.982      ;
; -3.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.589     ; 1.591      ;
; -3.232 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.666     ; 1.508      ;
; -2.371 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.519     ; 0.794      ;
; -1.167 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.055      ; 2.512      ;
; -1.129 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.055      ; 2.474      ;
; -1.124 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.055      ; 2.469      ;
; -1.027 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.055      ; 2.372      ;
; -1.004 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.055      ; 2.349      ;
; -0.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 2.706      ;
; -0.966 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.055      ; 2.311      ;
; -0.898 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.055      ; 2.243      ;
; -0.873 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.055      ; 2.218      ;
; -0.810 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.055      ; 2.155      ;
; -0.708 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.055      ; 2.053      ;
; -0.679 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 2.411      ;
; -0.591 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 2.323      ;
; -0.535 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 2.267      ;
; -0.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 2.263      ;
; -0.412 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 2.144      ;
; -0.409 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 2.141      ;
; -0.397 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 2.129      ;
; -0.157 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 1.889      ;
; -0.154 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 1.886      ;
; 1.762  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.051     ; 3.189      ;
; 2.224  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.178      ;
; 2.224  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.178      ;
; 2.224  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.178      ;
; 2.224  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.178      ;
; 2.224  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.178      ;
; 2.224  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.178      ;
; 2.224  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.178      ;
; 2.224  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.178      ;
; 2.224  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.178      ;
; 2.224  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.178      ;
; 2.224  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.178      ;
; 2.224  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.400      ; 3.178      ;
; 2.249  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 2.628      ;
; 2.249  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 2.628      ;
; 2.249  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 2.628      ;
; 2.249  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 2.628      ;
; 2.249  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 2.628      ;
; 2.249  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 2.628      ;
; 2.249  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 2.628      ;
; 2.249  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 2.628      ;
; 2.249  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 2.628      ;
; 2.249  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 2.628      ;
; 2.255  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.404      ; 3.151      ;
; 2.411  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.275      ; 2.866      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.515     ; 6.861      ;
; 2.631  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.515     ; 6.856      ;
; 2.717  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.515     ; 6.770      ;
; 2.827  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.038     ; 2.137      ;
; 3.021  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.125     ; 6.856      ;
; 3.022  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.125     ; 6.855      ;
; 3.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.125     ; 6.854      ;
; 3.024  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.125     ; 6.853      ;
; 3.025  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.125     ; 6.852      ;
; 3.027  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.125     ; 6.850      ;
; 3.031  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.515     ; 6.456      ;
; 3.032  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.515     ; 6.455      ;
; 3.056  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 6.783      ;
; 3.059  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 6.780      ;
; 3.099  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.530     ; 6.373      ;
; 3.104  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.530     ; 6.368      ;
; 3.185  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 6.654      ;
; 3.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 6.651      ;
; 3.190  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.530     ; 6.282      ;
; 3.240  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 1.719      ;
; 3.242  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.530     ; 6.230      ;
; 3.247  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.530     ; 6.225      ;
; 3.249  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 6.661      ;
; 3.249  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 6.661      ;
; 3.249  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 6.661      ;
; 3.249  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 6.661      ;
; 3.249  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 6.661      ;
; 3.249  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 6.661      ;
; 3.249  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 6.661      ;
; 3.249  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 6.661      ;
; 3.249  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 6.661      ;
; 3.295  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.515     ; 6.192      ;
; 3.316  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.515     ; 6.171      ;
; 3.324  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.064     ; 6.614      ;
; 3.329  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.064     ; 6.609      ;
; 3.333  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.530     ; 6.139      ;
; 3.360  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 6.479      ;
; 3.363  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 6.476      ;
; 3.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.530     ; 6.071      ;
; 3.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.530     ; 6.066      ;
; 3.415  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.064     ; 6.523      ;
; 3.426  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.530     ; 6.046      ;
; 3.431  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.530     ; 6.041      ;
; 3.434  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 6.405      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.828 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.066     ; 4.764      ;
; -3.795 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.722      ;
; -3.793 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.070     ; 4.725      ;
; -3.785 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 4.713      ;
; -3.779 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.710      ;
; -3.779 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.710      ;
; -3.779 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.710      ;
; -3.775 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.066     ; 4.711      ;
; -3.773 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.704      ;
; -3.760 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.055     ; 4.707      ;
; -3.748 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 4.676      ;
; -3.746 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.676      ;
; -3.744 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.674      ;
; -3.741 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.671      ;
; -3.730 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.060     ; 4.672      ;
; -3.730 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.060     ; 4.672      ;
; -3.730 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.060     ; 4.672      ;
; -3.727 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.076     ; 4.653      ;
; -3.720 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.066     ; 4.656      ;
; -3.715 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.642      ;
; -3.713 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.061     ; 4.654      ;
; -3.713 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 4.641      ;
; -3.711 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.056     ; 4.657      ;
; -3.708 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.060     ; 4.650      ;
; -3.690 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.624      ;
; -3.687 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.614      ;
; -3.685 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.070     ; 4.617      ;
; -3.671 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.602      ;
; -3.671 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.602      ;
; -3.671 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.602      ;
; -3.667 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.066     ; 4.603      ;
; -3.665 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.596      ;
; -3.652 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.055     ; 4.599      ;
; -3.647 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.063     ; 4.586      ;
; -3.645 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.061     ; 4.586      ;
; -3.639 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.066     ; 4.575      ;
; -3.638 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.568      ;
; -3.636 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.566      ;
; -3.633 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.563      ;
; -3.622 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.060     ; 4.564      ;
; -3.622 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.060     ; 4.564      ;
; -3.622 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.060     ; 4.564      ;
; -3.619 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.076     ; 4.545      ;
; -3.609 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.070     ; 4.541      ;
; -3.607 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.534      ;
; -3.606 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.533      ;
; -3.605 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.061     ; 4.546      ;
; -3.604 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.070     ; 4.536      ;
; -3.604 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.533      ;
; -3.603 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.056     ; 4.549      ;
; -3.601 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 4.529      ;
; -3.590 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.521      ;
; -3.590 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.521      ;
; -3.590 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.521      ;
; -3.586 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.066     ; 4.522      ;
; -3.584 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.515      ;
; -3.582 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.516      ;
; -3.571 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.055     ; 4.518      ;
; -3.567 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.070     ; 4.499      ;
; -3.559 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 4.487      ;
; -3.557 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.487      ;
; -3.555 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.066     ; 4.491      ;
; -3.555 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.485      ;
; -3.553 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.063     ; 4.492      ;
; -3.552 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.482      ;
; -3.541 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.060     ; 4.483      ;
; -3.541 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.060     ; 4.483      ;
; -3.541 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.060     ; 4.483      ;
; -3.538 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.076     ; 4.464      ;
; -3.537 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.464      ;
; -3.526 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.453      ;
; -3.524 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.061     ; 4.465      ;
; -3.522 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.449      ;
; -3.522 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.056     ; 4.468      ;
; -3.516 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.066     ; 4.452      ;
; -3.506 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.437      ;
; -3.506 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.437      ;
; -3.506 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.437      ;
; -3.502 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.066     ; 4.438      ;
; -3.501 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.435      ;
; -3.500 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.431      ;
; -3.497 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.066     ; 4.433      ;
; -3.496 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.426      ;
; -3.487 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.055     ; 4.434      ;
; -3.483 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.410      ;
; -3.481 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.070     ; 4.413      ;
; -3.473 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.403      ;
; -3.471 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.401      ;
; -3.471 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.059     ; 4.414      ;
; -3.469 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.400      ;
; -3.468 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.398      ;
; -3.467 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.398      ;
; -3.467 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.398      ;
; -3.467 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.398      ;
; -3.461 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.392      ;
; -3.458 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.392      ;
; -3.458 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.063     ; 4.397      ;
; -3.457 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.060     ; 4.399      ;
; -3.457 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.060     ; 4.399      ;
; -3.457 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.060     ; 4.399      ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -3.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.386      ;
; -3.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.608     ; 2.272      ;
; -3.162 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.264      ;
; -3.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.608     ; 2.163      ;
; -3.065 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.608     ; 2.147      ;
; -3.000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.102      ;
; -2.961 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.608     ; 2.043      ;
; -2.958 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.060      ;
; -2.902 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.004      ;
; -2.806 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.608     ; 1.888      ;
; 1.894  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.736      ;
; 1.950  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.699      ;
; 1.993  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.637      ;
; 1.998  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.651      ;
; 2.049  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.600      ;
; 2.077  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.555      ;
; 2.077  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.555      ;
; 2.077  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.555      ;
; 2.077  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.555      ;
; 2.077  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.555      ;
; 2.080  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.569      ;
; 2.095  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.554      ;
; 2.097  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.552      ;
; 2.120  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.529      ;
; 2.121  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.509      ;
; 2.133  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.518      ;
; 2.133  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.518      ;
; 2.133  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.518      ;
; 2.133  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.518      ;
; 2.133  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.518      ;
; 2.170  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.460      ;
; 2.179  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.470      ;
; 2.181  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.470      ;
; 2.181  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.470      ;
; 2.181  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.470      ;
; 2.181  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.470      ;
; 2.181  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.470      ;
; 2.214  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.416      ;
; 2.219  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.430      ;
; 2.220  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.410      ;
; 2.244  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.386      ;
; 2.263  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.388      ;
; 2.263  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.388      ;
; 2.263  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.388      ;
; 2.263  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.388      ;
; 2.263  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.388      ;
; 2.269  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.361      ;
; 2.287  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.362      ;
; 2.292  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.338      ;
; 2.303  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.348      ;
; 2.303  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.348      ;
; 2.303  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.348      ;
; 2.303  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.348      ;
; 2.303  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.348      ;
; 2.304  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.328      ;
; 2.304  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.328      ;
; 2.304  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.328      ;
; 2.304  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.328      ;
; 2.304  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.328      ;
; 2.305  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.344      ;
; 2.313  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.317      ;
; 2.314  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.335      ;
; 2.329  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.301      ;
; 2.329  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.301      ;
; 2.329  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.301      ;
; 2.329  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.301      ;
; 2.336  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.313      ;
; 2.343  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.287      ;
; 2.353  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.279      ;
; 2.353  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.279      ;
; 2.353  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.279      ;
; 2.353  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.279      ;
; 2.353  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.279      ;
; 2.365  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.374      ; 5.703      ;
; 2.367  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.374      ; 5.701      ;
; 2.385  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.264      ;
; 2.385  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.264      ;
; 2.385  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.264      ;
; 2.385  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.264      ;
; 2.386  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.263      ;
; 2.391  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.260      ;
; 2.391  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.260      ;
; 2.391  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.260      ;
; 2.391  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.260      ;
; 2.391  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.260      ;
; 2.391  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 5.239      ;
; 2.397  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.235      ;
; 2.397  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.235      ;
; 2.397  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.235      ;
; 2.397  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.235      ;
; 2.397  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.062     ; 5.235      ;
; 2.408  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.042     ; 5.244      ;
; 2.408  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.042     ; 5.244      ;
; 2.408  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.042     ; 5.244      ;
; 2.408  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.042     ; 5.244      ;
; 2.408  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.042     ; 5.244      ;
; 2.408  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.042     ; 5.244      ;
; 2.413  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.236      ;
; 2.416  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.233      ;
; 2.420  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.229      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.106 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.162     ; 2.966      ;
; -2.021 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.331     ; 2.712      ;
; -2.003 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.973      ;
; -1.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.331     ; 2.682      ;
; -1.921 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.331     ; 2.612      ;
; -1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.890      ;
; -1.893 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.889      ;
; -1.873 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.843      ;
; -1.849 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.162     ; 2.709      ;
; -1.840 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.836      ;
; -1.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.801      ;
; -1.828 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.798      ;
; -1.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.753      ;
; -1.766 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.736      ;
; -1.766 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.736      ;
; -1.758 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.044     ; 2.736      ;
; -1.756 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.244     ; 2.534      ;
; -1.752 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.119     ; 2.655      ;
; -1.728 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.698      ;
; -1.727 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.697      ;
; -1.727 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.697      ;
; -1.727 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.697      ;
; -1.719 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.715      ;
; -1.718 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.048      ; 2.825      ;
; -1.718 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.714      ;
; -1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.043      ; 2.819      ;
; -1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.043      ; 2.819      ;
; -1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.687      ;
; -1.698 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.668      ;
; -1.696 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.162     ; 2.556      ;
; -1.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.622      ;
; -1.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.622      ;
; -1.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.622      ;
; -1.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.622      ;
; -1.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.622      ;
; -1.665 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.661      ;
; -1.651 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.331     ; 2.342      ;
; -1.639 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.331     ; 2.330      ;
; -1.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.244     ; 2.408      ;
; -1.619 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.615      ;
; -1.618 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.614      ;
; -1.598 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.568      ;
; -1.585 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.555      ;
; -1.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.162     ; 2.440      ;
; -1.567 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.060      ; 2.649      ;
; -1.567 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.060      ; 2.649      ;
; -1.567 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.060      ; 2.649      ;
; -1.565 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.561      ;
; -1.557 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.162     ; 2.417      ;
; -1.557 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.162     ; 2.417      ;
; -1.557 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.162     ; 2.417      ;
; -1.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.162     ; 2.410      ;
; -1.549 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.331     ; 2.240      ;
; -1.543 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.048      ; 2.650      ;
; -1.542 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.043      ; 2.644      ;
; -1.542 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.043      ; 2.644      ;
; -1.537 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.049     ; 2.510      ;
; -1.536 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.049     ; 2.509      ;
; -1.532 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.537      ;
; -1.516 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.486      ;
; -1.516 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.486      ;
; -1.513 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.162     ; 2.373      ;
; -1.510 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.162     ; 2.370      ;
; -1.508 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.044     ; 2.486      ;
; -1.493 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.447      ;
; -1.493 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.447      ;
; -1.493 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.447      ;
; -1.493 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.447      ;
; -1.493 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.447      ;
; -1.492 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.495     ; 2.019      ;
; -1.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.486      ;
; -1.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.485      ;
; -1.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.119     ; 2.388      ;
; -1.474 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.479      ;
; -1.473 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.478      ;
; -1.443 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.048      ; 2.550      ;
; -1.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.043      ; 2.544      ;
; -1.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.043      ; 2.544      ;
; -1.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.412      ;
; -1.410 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.274      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.347      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.347      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.347      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.347      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.347      ;
; -1.392 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.060      ; 2.474      ;
; -1.392 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.060      ; 2.474      ;
; -1.392 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.060      ; 2.474      ;
; -1.346 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.342      ;
; -1.345 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.403     ; 1.964      ;
; -1.345 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.341      ;
; -1.340 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.345      ;
; -1.339 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.344      ;
; -1.329 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.495     ; 1.856      ;
; -1.324 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.119     ; 2.227      ;
; -1.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.289      ;
; -1.315 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.311      ;
; -1.314 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.310      ;
; -1.302 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.017     ; 2.307      ;
; -1.292 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.060      ; 2.374      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.535 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 0.770      ;
; -0.501 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 0.736      ;
; 34.869 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.085     ; 6.714      ;
; 35.406 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 6.163      ;
; 35.444 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 6.125      ;
; 35.502 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 6.067      ;
; 35.545 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 6.024      ;
; 35.596 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.973      ;
; 35.688 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.881      ;
; 35.724 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.845      ;
; 35.767 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.802      ;
; 35.778 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.791      ;
; 35.870 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.699      ;
; 35.878 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.691      ;
; 36.012 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.557      ;
; 36.016 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.553      ;
; 36.121 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.448      ;
; 36.303 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.266      ;
; 36.404 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.165      ;
; 36.990 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.064     ; 4.614      ;
; 37.280 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.064     ; 4.324      ;
; 37.436 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.064     ; 4.168      ;
; 37.448 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.064     ; 4.156      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.488 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 4.108      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.534 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.075      ;
; 37.630 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.064     ; 3.974      ;
; 37.701 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.064     ; 3.903      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.778 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.818      ;
; 37.792 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.064     ; 3.812      ;
; 37.810 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.064     ; 3.794      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.934 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.662      ;
; 37.946 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.650      ;
; 37.946 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.650      ;
; 37.946 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.650      ;
; 37.946 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.650      ;
; 37.946 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.650      ;
; 37.946 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.650      ;
; 37.946 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.650      ;
; 37.946 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.650      ;
; 37.946 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.650      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.724 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.206      ;
; 14.724 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.206      ;
; 14.724 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.206      ;
; 14.724 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.206      ;
; 14.724 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.206      ;
; 14.724 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.206      ;
; 14.724 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.206      ;
; 14.724 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.206      ;
; 14.724 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.206      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.153      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.153      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.153      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.153      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.153      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.153      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.153      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.153      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.153      ;
; 14.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.146      ;
; 14.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.146      ;
; 14.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.146      ;
; 14.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.146      ;
; 14.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.146      ;
; 14.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.146      ;
; 14.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.146      ;
; 14.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.146      ;
; 14.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 5.146      ;
; 14.820 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.110      ;
; 14.820 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.110      ;
; 14.820 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.110      ;
; 14.820 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.110      ;
; 14.820 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.110      ;
; 14.820 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.110      ;
; 14.820 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.110      ;
; 14.820 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.110      ;
; 14.820 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 5.110      ;
; 14.937 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.994      ;
; 14.937 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.994      ;
; 14.937 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.994      ;
; 14.937 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.994      ;
; 14.937 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.994      ;
; 14.937 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.994      ;
; 14.937 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.994      ;
; 14.937 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.994      ;
; 14.937 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.994      ;
; 15.220 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.710      ;
; 15.220 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.710      ;
; 15.220 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.710      ;
; 15.220 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.710      ;
; 15.220 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.710      ;
; 15.220 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.710      ;
; 15.220 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.710      ;
; 15.220 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.710      ;
; 15.220 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.710      ;
; 15.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.639      ;
; 15.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.639      ;
; 15.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.639      ;
; 15.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.639      ;
; 15.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.639      ;
; 15.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.639      ;
; 15.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.639      ;
; 15.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.639      ;
; 15.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.639      ;
; 15.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.608      ;
; 15.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.608      ;
; 15.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.608      ;
; 15.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.608      ;
; 15.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.608      ;
; 15.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.608      ;
; 15.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.608      ;
; 15.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.608      ;
; 15.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.608      ;
; 15.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.608      ;
; 15.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.608      ;
; 15.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.608      ;
; 15.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.608      ;
; 15.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.589      ;
; 15.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.589      ;
; 15.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.589      ;
; 15.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.589      ;
; 15.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.589      ;
; 15.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.589      ;
; 15.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.589      ;
; 15.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.589      ;
; 15.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.589      ;
; 15.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.589      ;
; 15.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.589      ;
; 15.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.589      ;
; 15.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.589      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.555      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.555      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.555      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.555      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.555      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.555      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.555      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.555      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.555      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.555      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.555      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 122.642 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 125.000      ; -0.072     ; 2.288      ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                              ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.145 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.744      ; 1.874      ;
; -1.121 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.744      ; 1.898      ;
; -1.115 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.744      ; 1.904      ;
; -1.108 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.744      ; 1.911      ;
; -0.497 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.743      ; 2.521      ;
; -0.486 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.744      ; 2.533      ;
; -0.462 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.743      ; 2.556      ;
; -0.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.745      ; 2.614      ;
; -0.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.745      ; 2.614      ;
; -0.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.745      ; 2.614      ;
; -0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.743      ; 2.616      ;
; -0.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.745      ; 2.642      ;
; -0.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.745      ; 2.645      ;
; -0.372 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.743      ; 2.646      ;
; -0.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.731      ; 2.655      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.444  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.264      ; 0.903      ;
; 0.445  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.684      ;
; 0.445  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.684      ;
; 0.514  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 0.761      ;
; 0.532  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                            ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.700      ; 1.457      ;
; 0.532  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.700      ; 1.457      ;
; 0.532  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                            ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.700      ; 1.457      ;
; 0.533  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.017      ; 0.745      ;
; 0.540  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.017      ; 0.752      ;
; 0.546  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.017      ; 0.758      ;
; 0.548  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.129      ; 0.872      ;
; 0.551  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.129      ; 0.875      ;
; 0.554  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.129      ; 0.878      ;
; 0.560  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                              ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.700      ; 1.485      ;
; 0.563  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                            ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.700      ; 1.488      ;
; 0.568  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.129      ; 0.892      ;
; 0.572  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.129      ; 0.896      ;
; 0.575  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.129      ; 0.899      ;
; 0.581  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.181      ; 0.957      ;
; 0.584  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.331      ; 1.110      ;
; 0.604  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                     ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.048      ; 0.847      ;
; 0.610  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.264      ; 1.069      ;
; 0.631  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.306      ; 1.132      ;
; 0.640  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                     ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.048      ; 0.883      ;
; 0.663  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.017      ; 0.875      ;
; 0.673  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.349      ; 1.217      ;
; 0.688  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.181      ; 1.064      ;
; 0.707  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.102      ; 1.004      ;
; 0.712  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                     ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.048      ; 0.955      ;
; 0.715  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.129      ; 1.039      ;
; 0.719  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 0.966      ;
; 0.719  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 0.966      ;
; 0.727  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 0.974      ;
; 0.727  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 0.974      ;
; 0.732  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.129      ; 1.056      ;
; 0.734  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.102      ; 1.031      ;
; 0.741  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.985      ;
; 0.745  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.102      ; 1.042      ;
; 0.749  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.993      ;
; 0.764  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.048      ; 1.007      ;
; 0.774  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.048      ; 1.017      ;
; 0.779  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.017      ; 0.991      ;
; 0.794  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.017      ; 1.006      ;
; 0.827  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.244      ; 1.266      ;
; 0.858  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.264      ; 1.317      ;
; 0.868  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.264      ; 1.327      ;
; 0.883  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.264      ; 1.342      ;
; 0.892  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.081     ; 1.041      ;
; 0.901  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.081     ; 1.050      ;
; 0.903  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.081     ; 1.052      ;
; 0.911  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.099     ; 1.042      ;
; 0.913  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.099     ; 1.044      ;
; 0.913  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.099     ; 1.044      ;
; 0.913  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.099     ; 1.044      ;
; 0.914  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.158      ;
; 0.915  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.099     ; 1.046      ;
; 0.920  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.164      ;
; 0.939  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.099     ; 1.070      ;
; 0.940  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 1.187      ;
; 0.941  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.185      ;
; 0.943  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.099     ; 1.074      ;
; 0.943  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.017      ; 1.155      ;
; 0.952  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.081     ; 1.101      ;
; 0.953  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.119      ; 1.267      ;
; 0.956  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.081     ; 1.105      ;
; 0.982  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.081     ; 1.131      ;
; 0.988  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.081     ; 1.137      ;
; 0.990  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; -0.081     ; 1.139      ;
; 1.001  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.162      ; 1.358      ;
; 1.016  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.162      ; 1.373      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.586      ; 1.172      ;
; -0.715 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.586      ; 1.174      ;
; -0.244 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.586      ; 1.645      ;
; -0.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.586      ; 1.738      ;
; -0.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.586      ; 1.746      ;
; -0.118 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.586      ; 1.771      ;
; 0.097  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.586      ; 1.986      ;
; 0.099  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.586      ; 1.988      ;
; 0.109  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.586      ; 1.998      ;
; 0.339  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.586      ; 2.228      ;
; 0.366  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.580      ; 1.861      ;
; 0.382  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.384  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.448  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.715      ;
; 0.463  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.731      ;
; 0.463  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.731      ;
; 0.473  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.580      ; 1.968      ;
; 0.475  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.742      ;
; 0.476  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.744      ;
; 0.478  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.746      ;
; 0.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.760      ;
; 0.492  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.761      ;
; 0.498  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.766      ;
; 0.499  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.768      ;
; 0.505  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.580      ; 2.000      ;
; 0.516  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 1.090      ;
; 0.528  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.580      ; 2.023      ;
; 0.530  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.797      ;
; 0.557  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 1.131      ;
; 0.572  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 1.146      ;
; 0.577  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 1.151      ;
; 0.580  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.580  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.581  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.849      ;
; 0.594  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.861      ;
; 0.598  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.867      ;
; 0.614  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.881      ;
; 0.615  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.883      ;
; 0.617  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.885      ;
; 0.619  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.887      ;
; 0.620  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.888      ;
; 0.624  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.892      ;
; 0.624  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.892      ;
; 0.625  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.893      ;
; 0.627  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.894      ;
; 0.639  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.907      ;
; 0.640  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.908      ;
; 0.654  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.921      ;
; 0.664  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.580      ; 2.159      ;
; 0.679  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.966      ;
; 0.685  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.973      ;
; 0.686  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.974      ;
; 0.689  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.973      ;
; 0.692  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.976      ;
; 0.693  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.977      ;
; 0.694  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.281 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.669      ;
; -0.257 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.693      ;
; 0.705  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708  ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710  ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712  ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.733  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.734  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 1.026  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028  ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028  ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030  ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032  ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.041  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.042  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.043  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.044  ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.044  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.311      ;
; 1.045  ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.046  ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.120  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.388      ;
; 1.121  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.388      ;
; 1.122  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.122  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.122  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.125  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.393      ;
; 1.126  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.393      ;
; 1.127  ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.128  ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.129  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.148  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.149  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.416      ;
; 1.150  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.150  ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.150  ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                        ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.059 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.155      ; 2.361      ;
; -0.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.157      ; 2.407      ;
; 0.013  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.149      ; 2.427      ;
; 0.027  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.162      ; 2.454      ;
; 0.030  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.157      ; 2.452      ;
; 0.030  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.157      ; 2.452      ;
; 0.030  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.157      ; 2.452      ;
; 0.031  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.142      ; 2.438      ;
; 0.044  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.141      ; 2.450      ;
; 0.052  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.143      ; 2.460      ;
; 0.053  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.463      ;
; 0.060  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.162      ; 2.487      ;
; 0.064  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.474      ;
; 0.069  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.479      ;
; 0.077  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.488      ;
; 0.077  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.488      ;
; 0.077  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.488      ;
; 0.083  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.494      ;
; 0.090  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.142      ; 2.497      ;
; 0.107  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.152      ; 2.524      ;
; 0.111  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.523      ;
; 0.131  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.151      ; 2.547      ;
; 0.403  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.418  ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.684      ;
; 0.480  ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.746      ;
; 0.496  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.762      ;
; 0.622  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.888      ;
; 0.730  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.996      ;
; 0.732  ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.998      ;
; 0.735  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.001      ;
; 0.735  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.002      ;
; 0.737  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.003      ;
; 0.742  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.008      ;
; 0.742  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.008      ;
; 0.747  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.013      ;
; 0.769  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.035      ;
; 0.771  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.037      ;
; 0.774  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.040      ;
; 0.855  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.121      ;
; 0.888  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.155      ;
; 0.906  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.173      ;
; 0.919  ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.186      ;
; 0.933  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.199      ;
; 0.939  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.205      ;
; 0.946  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.212      ;
; 0.951  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[3]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.218      ;
; 0.970  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[11]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.070      ; 1.235      ;
; 1.043  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.309      ;
; 1.051  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.317      ;
; 1.056  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.322      ;
; 1.061  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.327      ;
; 1.061  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.327      ;
; 1.067  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.333      ;
; 1.068  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.334      ;
; 1.071  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.337      ;
; 1.076  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.342      ;
; 1.096  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.362      ;
; 1.097  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.363      ;
; 1.111  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.377      ;
; 1.140  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.406      ;
; 1.158  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.424      ;
; 1.167  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.433      ;
; 1.175  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.441      ;
; 1.183  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.449      ;
; 1.183  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.449      ;
; 1.189  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.455      ;
; 1.190  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.456      ;
; 1.192  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.458      ;
; 1.198  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.464      ;
; 1.217  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[1]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.076      ; 1.488      ;
; 1.218  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.484      ;
; 1.233  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.499      ;
; 1.237  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.503      ;
; 1.257  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.523      ;
; 1.280  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.546      ;
; 1.287  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.553      ;
; 1.292  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[6]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.569      ;
; 1.294  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.560      ;
; 1.297  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.563      ;
; 1.299  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.566      ;
; 1.300  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.566      ;
; 1.305  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.571      ;
; 1.305  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.571      ;
; 1.312  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.578      ;
; 1.320  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.062      ; 1.577      ;
; 1.326  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[17]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.603      ;
; 1.326  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.592      ;
; 1.333  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.599      ;
; 1.339  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.063      ; 1.597      ;
; 1.340  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.079      ; 1.614      ;
; 1.340  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.079      ; 1.614      ;
; 1.340  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.079      ; 1.614      ;
; 1.340  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.079      ; 1.614      ;
; 1.340  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.079      ; 1.614      ;
; 1.340  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.079      ; 1.614      ;
; 1.347  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.062      ; 1.604      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.382 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.384 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.719      ;
; 0.578 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.695 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.960      ;
; 0.699 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.964      ;
; 0.712 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.977      ;
; 0.713 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.977      ;
; 0.715 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.980      ;
; 0.717 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.981      ;
; 0.719 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.984      ;
; 0.720 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.985      ;
; 0.721 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.986      ;
; 0.721 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.986      ;
; 0.724 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.989      ;
; 0.724 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.989      ;
; 0.724 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.988      ;
; 0.729 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.994      ;
; 0.733 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.000      ;
; 0.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 0.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 0.742 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.006      ;
; 0.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.053      ;
; 0.864 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.128      ;
; 0.880 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.167      ;
; 0.882 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.146      ;
; 0.897 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.161      ;
; 0.903 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.173      ;
; 0.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.527      ;
; 1.016 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.281      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.283      ;
; 1.019 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.284      ;
; 1.022 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.286      ;
; 1.025 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.632      ;
; 1.031 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.296      ;
; 1.033 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.298      ;
; 1.033 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.298      ;
; 1.036 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.301      ;
; 1.036 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.300      ;
; 1.037 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.301      ;
; 1.038 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.303      ;
; 1.043 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.308      ;
; 1.044 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.309      ;
; 1.046 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.311      ;
; 1.048 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.313      ;
; 1.049 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.314      ;
; 1.051 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.315      ;
; 1.053 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.318      ;
; 1.063 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.328      ;
; 1.066 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.330      ;
; 1.091 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.355      ;
; 1.101 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.368      ;
; 1.106 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.370      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.381      ;
; 1.122 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.386      ;
; 1.123 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.387      ;
; 1.138 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.403      ;
; 1.140 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.405      ;
; 1.141 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.406      ;
; 1.141 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.406      ;
; 1.142 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.407      ;
; 1.144 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.408      ;
; 1.146 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.411      ;
; 1.153 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.418      ;
; 1.155 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.420      ;
; 1.158 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.422      ;
; 1.159 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.423      ;
; 1.160 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.424      ;
; 1.160 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.425      ;
; 1.165 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.430      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.431      ;
; 1.168 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.433      ;
; 1.170 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.435      ;
; 1.171 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.099     ; 1.302      ;
; 1.173 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.437      ;
; 1.175 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.440      ;
; 1.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.424      ;
; 1.185 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.450      ;
; 1.191 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 1.954      ;
; 1.201 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.465      ;
; 1.205 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 1.968      ;
; 1.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.960      ;
; 1.237 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.501      ;
; 1.238 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.503      ;
; 1.242 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.506      ;
; 1.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.982      ;
; 1.260 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.525      ;
; 1.262 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.527      ;
; 1.263 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.528      ;
; 1.263 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.528      ;
; 1.265 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.550      ;
; 1.266 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.531      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.737      ;
; 0.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.959      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.980      ;
; 0.730 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.997      ;
; 0.863 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.130      ;
; 0.868 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.135      ;
; 0.870 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.137      ;
; 0.873 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.140      ;
; 0.874 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.141      ;
; 0.875 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.142      ;
; 0.883 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.150      ;
; 1.014 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.281      ;
; 1.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.295      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.301      ;
; 1.042 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.309      ;
; 1.045 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.312      ;
; 1.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.316      ;
; 1.064 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.331      ;
; 1.110 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.377      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.393      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.393      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.394      ;
; 1.129 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.396      ;
; 1.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.403      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.415      ;
; 1.150 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.417      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.421      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.421      ;
; 1.155 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.421      ;
; 1.155 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.422      ;
; 1.159 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.426      ;
; 1.164 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.430      ;
; 1.167 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.434      ;
; 1.171 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.438      ;
; 1.172 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.439      ;
; 1.174 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.441      ;
; 1.177 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.444      ;
; 1.186 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.453      ;
; 1.228 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.495      ;
; 1.232 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.499      ;
; 1.232 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.499      ;
; 1.233 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.500      ;
; 1.243 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.510      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.515      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.515      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.516      ;
; 1.250 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.516      ;
; 1.250 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.517      ;
; 1.250 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.517      ;
; 1.251 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.518      ;
; 1.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.522      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.525      ;
; 1.261 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.528      ;
; 1.271 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.537      ;
; 1.272 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.539      ;
; 1.272 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.538      ;
; 1.276 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.543      ;
; 1.276 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.543      ;
; 1.277 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.543      ;
; 1.281 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.548      ;
; 1.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.552      ;
; 1.287 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.553      ;
; 1.289 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.556      ;
; 1.293 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.560      ;
; 1.294 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.561      ;
; 1.296 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.563      ;
; 1.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.566      ;
; 1.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.575      ;
; 1.350 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.617      ;
; 1.354 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.621      ;
; 1.355 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.622      ;
; 1.365 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.632      ;
; 1.370 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.637      ;
; 1.371 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.637      ;
; 1.371 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.638      ;
; 1.372 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.638      ;
; 1.372 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.638      ;
; 1.372 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.639      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.737 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.004      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -3.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.534     ; 2.703      ;
; -3.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.534     ; 2.703      ;
; -3.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.534     ; 2.703      ;
; -3.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.534     ; 2.703      ;
; -3.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.534     ; 2.703      ;
; -3.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.534     ; 2.703      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.250     ; 2.828      ;
; -3.840 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.563     ; 2.967      ;
; -3.840 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.563     ; 2.967      ;
; -3.840 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.563     ; 2.967      ;
; -3.840 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.563     ; 2.967      ;
; -3.840 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.563     ; 2.967      ;
; -3.840 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.563     ; 2.967      ;
; -3.810 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.563     ; 2.937      ;
; -3.810 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.563     ; 2.937      ;
; -3.810 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.563     ; 2.937      ;
; -3.810 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.563     ; 2.937      ;
; -3.810 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.563     ; 2.937      ;
; -3.810 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.563     ; 2.937      ;
; -3.790 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.244     ; 2.889      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.092      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.279     ; 3.062      ;
; -3.699 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.273     ; 3.153      ;
; -3.694 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 2.444      ;
; -3.694 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 2.444      ;
; -3.694 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 2.444      ;
; -3.694 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 2.444      ;
; -3.694 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 2.444      ;
; -3.694 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 2.444      ;
; -3.694 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 2.444      ;
; -3.694 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 2.444      ;
; -3.694 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 2.444      ;
; -3.669 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.273     ; 3.123      ;
; -3.643 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.395      ;
; -3.643 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.395      ;
; -3.643 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.395      ;
; -3.643 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.395      ;
; -3.643 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.395      ;
; -3.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.708      ;
; -3.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.708      ;
; -3.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.708      ;
; -3.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.708      ;
; -3.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.708      ;
; -3.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.708      ;
; -3.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.708      ;
; -3.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.708      ;
; -3.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.708      ;
; -3.573 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.678      ;
; -3.573 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.678      ;
; -3.573 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.678      ;
; -3.573 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.678      ;
; -3.573 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.678      ;
; -3.573 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.678      ;
; -3.573 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.678      ;
; -3.573 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.678      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.091 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.665      ; 2.680      ;
; -1.069 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.659      ;
; -1.069 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.659      ;
; -1.069 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.659      ;
; -1.069 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.659      ;
; -1.069 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.659      ;
; -1.069 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.659      ;
; -1.069 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.659      ;
; -1.069 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.659      ;
; -1.069 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.659      ;
; -1.069 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.659      ;
; -1.069 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.659      ;
; -1.066 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.676      ; 2.666      ;
; -1.066 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.676      ; 2.666      ;
; -1.043 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.667      ; 2.634      ;
; -1.021 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.691      ; 2.636      ;
; -0.991 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.675      ; 2.590      ;
; -0.991 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.675      ; 2.590      ;
; -0.991 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.675      ; 2.590      ;
; -0.991 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.675      ; 2.590      ;
; -0.991 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.675      ; 2.590      ;
; -0.991 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.675      ; 2.590      ;
; -0.991 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.675      ; 2.590      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.835 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.452      ;
; -0.835 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.452      ;
; -0.822 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.439      ;
; -0.822 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.439      ;
; -0.743 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.360      ;
; -0.743 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.360      ;
; -0.743 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.360      ;
; -0.743 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.360      ;
; -0.742 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.360      ;
; -0.742 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.360      ;
; -0.742 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.360      ;
; -0.742 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.360      ;
; -0.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.316      ;
; -0.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.316      ;
; -0.694 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.312      ;
; -0.694 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.312      ;
; -0.673 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.291      ;
; -0.673 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.291      ;
; -0.667 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.286      ;
; -0.667 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.286      ;
; -0.606 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.224      ;
; -0.606 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.223      ;
; -0.606 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.224      ;
; -0.606 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.223      ;
; -0.599 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.217      ;
; -0.599 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.217      ;
; -0.596 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.213      ;
; -0.596 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.213      ;
; -0.568 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.185      ;
; -0.568 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.185      ;
; -0.547 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.165      ;
; -0.547 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.165      ;
; -0.501 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.119      ;
; -0.501 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.119      ;
; -0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.071      ;
; -0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.071      ;
; -0.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.050      ;
; -0.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 3.050      ;
; -0.423 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.041      ;
; -0.423 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.041      ;
; -0.396 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.014      ;
; -0.396 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.014      ;
; -0.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 2.917      ;
; -0.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 2.917      ;
; -0.199 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 2.816      ;
; -0.199 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.335     ; 2.816      ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.745 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.145      ; 3.802      ;
; -0.745 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.145      ; 3.802      ;
; -0.745 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.145      ; 3.802      ;
; -0.745 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.145      ; 3.802      ;
; -0.745 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.145      ; 3.802      ;
; -0.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.219      ; 3.801      ;
; -0.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.219      ; 3.801      ;
; -0.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.219      ; 3.801      ;
; -0.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.219      ; 3.801      ;
; -0.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.219      ; 3.801      ;
; -0.596 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.294      ; 3.802      ;
; -0.596 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.294      ; 3.802      ;
; -0.596 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.294      ; 3.802      ;
; -0.596 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.294      ; 3.802      ;
; -0.596 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.294      ; 3.802      ;
; -0.596 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.294      ; 3.802      ;
; -0.596 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.294      ; 3.802      ;
; -0.596 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.294      ; 3.802      ;
; -0.596 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.294      ; 3.802      ;
; -0.596 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.294      ; 3.802      ;
; -0.572 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.319      ; 3.803      ;
; -0.572 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.319      ; 3.803      ;
; -0.572 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.319      ; 3.803      ;
; -0.572 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.319      ; 3.803      ;
; -0.572 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.319      ; 3.803      ;
; -0.530 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.361      ; 3.803      ;
; -0.530 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.361      ; 3.803      ;
; -0.530 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.361      ; 3.803      ;
; -0.530 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.361      ; 3.803      ;
; -0.530 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.361      ; 3.803      ;
; -0.530 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.361      ; 3.803      ;
; -0.530 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.361      ; 3.803      ;
; -0.530 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.361      ; 3.803      ;
; -0.448 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.443      ; 3.803      ;
; -0.448 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.443      ; 3.803      ;
; -0.448 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.443      ; 3.803      ;
; -0.368 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 3.802      ;
; -0.368 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 3.802      ;
; -0.368 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 3.802      ;
; -0.368 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 3.802      ;
; -0.368 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 3.802      ;
; -0.368 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 3.802      ;
; -0.368 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.522      ; 3.802      ;
; -0.348 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.800      ;
; -0.326 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.576      ; 3.814      ;
; -0.326 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.576      ; 3.814      ;
; -0.326 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.576      ; 3.814      ;
; -0.326 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.576      ; 3.814      ;
; -0.326 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.576      ; 3.814      ;
; -0.326 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.576      ; 3.814      ;
; -0.326 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.576      ; 3.814      ;
; -0.326 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.576      ; 3.814      ;
; -0.308 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.591      ; 3.811      ;
; -0.271 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.628      ; 3.811      ;
; -0.271 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.628      ; 3.811      ;
; -0.271 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.628      ; 3.811      ;
; -0.271 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.628      ; 3.811      ;
; -0.271 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.628      ; 3.811      ;
; -0.271 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.628      ; 3.811      ;
; -0.271 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.628      ; 3.811      ;
; -0.271 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.628      ; 3.811      ;
; -0.271 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.628      ; 3.811      ;
; -0.256 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.646      ; 3.814      ;
; -0.256 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.646      ; 3.814      ;
; -0.256 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.646      ; 3.814      ;
; -0.256 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.646      ; 3.814      ;
; -0.256 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.646      ; 3.814      ;
; -0.256 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.646      ; 3.814      ;
; -0.256 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.646      ; 3.814      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.816 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.158      ; 4.266      ;
; 0.933 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.164      ; 4.270      ;
; 1.047 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.175     ; 3.780      ;
; 1.072 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.114     ; 3.816      ;
; 1.072 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.114     ; 3.816      ;
; 1.072 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.114     ; 3.816      ;
; 1.072 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.114     ; 3.816      ;
; 1.072 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.114     ; 3.816      ;
; 1.072 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.114     ; 3.816      ;
; 1.072 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.114     ; 3.816      ;
; 1.072 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.114     ; 3.816      ;
; 1.072 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.114     ; 3.816      ;
; 1.072 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.114     ; 3.816      ;
; 1.072 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.114     ; 3.816      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.134     ; 3.795      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.133     ; 3.796      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.805      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.805      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.805      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.805      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.801      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.126     ; 3.803      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.801      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.126     ; 3.803      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.126     ; 3.803      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.123     ; 3.806      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.123     ; 3.806      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.805      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.126     ; 3.803      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.801      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.801      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.801      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.801      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.802      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.801      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.801      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.801      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.801      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.123     ; 3.806      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.123     ; 3.806      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.805      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.141     ; 3.788      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.138     ; 3.791      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.138     ; 3.791      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.138     ; 3.791      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.138     ; 3.791      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.138     ; 3.791      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.123     ; 3.806      ;
; 1.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.138     ; 3.791      ;
; 1.074 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.136     ; 3.792      ;
; 1.074 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.141     ; 3.787      ;
; 1.074 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.141     ; 3.787      ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 37.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.064     ; 3.653      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
; 39.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.437      ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.197 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.155      ; 2.223      ;
; -0.197 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.155      ; 2.223      ;
; -0.197 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.155      ; 2.223      ;
; -0.197 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.155      ; 2.223      ;
; -0.197 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.155      ; 2.223      ;
; -0.197 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.155      ; 2.223      ;
; -0.197 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.155      ; 2.223      ;
; -0.167 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.172      ; 2.270      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.265      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.265      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.265      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.265      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.265      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.265      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.265      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.265      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.265      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.265      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.265      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.156      ; 2.280      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.156      ; 2.280      ;
; -0.137 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.275      ;
; -0.114 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.296      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.080 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.142      ; 3.497      ;
; 0.080 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.142      ; 3.497      ;
; 0.080 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.142      ; 3.497      ;
; 0.080 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.142      ; 3.497      ;
; 0.080 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.142      ; 3.497      ;
; 0.080 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.142      ; 3.497      ;
; 0.080 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.142      ; 3.497      ;
; 0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.124      ; 3.496      ;
; 0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.124      ; 3.496      ;
; 0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.124      ; 3.496      ;
; 0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.124      ; 3.496      ;
; 0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.124      ; 3.496      ;
; 0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.124      ; 3.496      ;
; 0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.124      ; 3.496      ;
; 0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.124      ; 3.496      ;
; 0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.124      ; 3.496      ;
; 0.135 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.086      ; 3.496      ;
; 0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.070      ; 3.497      ;
; 0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.070      ; 3.497      ;
; 0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.070      ; 3.497      ;
; 0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.070      ; 3.497      ;
; 0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.070      ; 3.497      ;
; 0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.070      ; 3.497      ;
; 0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.070      ; 3.497      ;
; 0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.070      ; 3.497      ;
; 0.173 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.032      ; 3.480      ;
; 0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.014      ; 3.483      ;
; 0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.014      ; 3.483      ;
; 0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.014      ; 3.483      ;
; 0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.014      ; 3.483      ;
; 0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.014      ; 3.483      ;
; 0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.014      ; 3.483      ;
; 0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.014      ; 3.483      ;
; 0.278 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.931      ; 3.484      ;
; 0.278 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.931      ; 3.484      ;
; 0.278 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.931      ; 3.484      ;
; 0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.845      ; 3.483      ;
; 0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.845      ; 3.483      ;
; 0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.845      ; 3.483      ;
; 0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.845      ; 3.483      ;
; 0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.845      ; 3.483      ;
; 0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.845      ; 3.483      ;
; 0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.845      ; 3.483      ;
; 0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.845      ; 3.483      ;
; 0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.802      ; 3.483      ;
; 0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.802      ; 3.483      ;
; 0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.802      ; 3.483      ;
; 0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.802      ; 3.483      ;
; 0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.802      ; 3.483      ;
; 0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.776      ; 3.482      ;
; 0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.776      ; 3.482      ;
; 0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.776      ; 3.482      ;
; 0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.776      ; 3.482      ;
; 0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.776      ; 3.482      ;
; 0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.776      ; 3.482      ;
; 0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.776      ; 3.482      ;
; 0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.776      ; 3.482      ;
; 0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.776      ; 3.482      ;
; 0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.776      ; 3.482      ;
; 0.510 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.697      ; 3.482      ;
; 0.510 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.697      ; 3.482      ;
; 0.510 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.697      ; 3.482      ;
; 0.510 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.697      ; 3.482      ;
; 0.510 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.697      ; 3.482      ;
; 0.587 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.621      ; 3.483      ;
; 0.587 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.621      ; 3.483      ;
; 0.587 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.621      ; 3.483      ;
; 0.587 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.621      ; 3.483      ;
; 0.587 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.621      ; 3.483      ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 1.856 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.123      ;
; 2.790 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.065      ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.679      ;
; 1.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.679      ;
; 1.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.679      ;
; 1.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.679      ;
; 1.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.679      ;
; 2.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.696      ;
; 2.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.696      ;
; 2.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.696      ;
; 2.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.696      ;
; 2.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.696      ;
; 2.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.423      ;
; 2.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.423      ;
; 2.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.423      ;
; 2.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.423      ;
; 2.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.423      ;
; 2.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.423      ;
; 2.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.423      ;
; 2.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.423      ;
; 2.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.423      ;
; 2.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.423      ;
; 2.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.423      ;
; 2.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.423      ;
; 2.162 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.432      ;
; 2.162 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.432      ;
; 2.162 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.432      ;
; 2.162 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.432      ;
; 2.162 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.432      ;
; 2.162 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.432      ;
; 2.162 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.432      ;
; 2.162 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.432      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.440      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.440      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.440      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.440      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.440      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.440      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.440      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.440      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.440      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.440      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.440      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.440      ;
; 2.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.449      ;
; 2.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.449      ;
; 2.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.449      ;
; 2.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.449      ;
; 2.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.449      ;
; 2.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.449      ;
; 2.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.449      ;
; 2.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.449      ;
; 2.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.464      ;
; 2.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.464      ;
; 2.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.464      ;
; 2.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.464      ;
; 2.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.464      ;
; 2.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.464      ;
; 2.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.464      ;
; 2.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.464      ;
; 2.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.464      ;
; 2.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.464      ;
; 2.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.464      ;
; 2.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.464      ;
; 2.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.464      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.481      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.481      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.481      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.481      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.481      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.481      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.481      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.481      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.481      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.481      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.481      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.481      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.481      ;
; 2.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.679      ;
; 2.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.679      ;
; 2.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.679      ;
; 2.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.679      ;
; 2.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.679      ;
; 2.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.679      ;
; 2.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.679      ;
; 2.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.679      ;
; 2.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.679      ;
; 2.423 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.696      ;
; 2.423 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.696      ;
; 2.423 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.696      ;
; 2.423 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.696      ;
; 2.423 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.696      ;
; 2.423 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.696      ;
; 2.423 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.696      ;
; 2.423 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.696      ;
; 2.423 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.696      ;
; 2.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.774      ;
; 2.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.774      ;
; 2.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.774      ;
; 2.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.774      ;
; 2.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.774      ;
; 2.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.774      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.473 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.559     ; 2.221      ;
; 2.473 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.559     ; 2.221      ;
; 2.473 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.559     ; 2.221      ;
; 2.473 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.559     ; 2.221      ;
; 2.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.559     ; 2.238      ;
; 2.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.559     ; 2.238      ;
; 2.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.559     ; 2.238      ;
; 2.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.559     ; 2.238      ;
; 2.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.532     ; 1.941      ;
; 2.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.532     ; 1.941      ;
; 2.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.532     ; 1.941      ;
; 2.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.532     ; 1.941      ;
; 2.756 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.599     ; 2.464      ;
; 2.756 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.599     ; 2.464      ;
; 2.773 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.599     ; 2.481      ;
; 2.773 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.599     ; 2.481      ;
; 2.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.572     ; 2.184      ;
; 2.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.572     ; 2.184      ;
; 3.176 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.630     ; 2.821      ;
; 3.176 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.630     ; 2.821      ;
; 3.176 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.630     ; 2.821      ;
; 3.176 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.630     ; 2.821      ;
; 3.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.052     ; 2.432      ;
; 3.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.052     ; 2.432      ;
; 3.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.052     ; 2.432      ;
; 3.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.052     ; 2.432      ;
; 3.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.052     ; 2.432      ;
; 3.189 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.750     ; 2.781      ;
; 3.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.052     ; 2.449      ;
; 3.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.052     ; 2.449      ;
; 3.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.052     ; 2.449      ;
; 3.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.052     ; 2.449      ;
; 3.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.052     ; 2.449      ;
; 3.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.750     ; 2.798      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.470      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.470      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.470      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.470      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.470      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.470      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.470      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.470      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.470      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.778      ;
; 3.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.487      ;
; 3.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.487      ;
; 3.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.487      ;
; 3.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.487      ;
; 3.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.487      ;
; 3.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.487      ;
; 3.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.487      ;
; 3.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.487      ;
; 3.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.055     ; 2.487      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.757     ; 2.795      ;
; 3.254 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.152      ;
; 3.254 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.152      ;
; 3.254 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.152      ;
; 3.254 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.152      ;
; 3.254 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.152      ;
; 3.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.723     ; 2.501      ;
; 3.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.028     ; 2.190      ;
; 3.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.028     ; 2.190      ;
; 3.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.028     ; 2.190      ;
; 3.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.028     ; 2.190      ;
; 3.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.028     ; 2.190      ;
; 3.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.028     ; 2.190      ;
; 3.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.028     ; 2.190      ;
; 3.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.028     ; 2.190      ;
; 3.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.028     ; 2.190      ;
; 3.310 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.730     ; 2.498      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.229 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 2.648      ;
; 4.229 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 2.648      ;
; 4.297 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.717      ;
; 4.297 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.717      ;
; 4.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 2.795      ;
; 4.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 2.795      ;
; 4.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.820      ;
; 4.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.820      ;
; 4.403 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.823      ;
; 4.403 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.823      ;
; 4.444 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.864      ;
; 4.444 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.864      ;
; 4.487 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.907      ;
; 4.487 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.907      ;
; 4.538 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 2.957      ;
; 4.538 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 2.957      ;
; 4.546 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.966      ;
; 4.546 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.966      ;
; 4.548 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 2.967      ;
; 4.548 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 2.967      ;
; 4.558 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 2.977      ;
; 4.558 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 2.977      ;
; 4.617 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.037      ;
; 4.617 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.037      ;
; 4.624 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.044      ;
; 4.624 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.044      ;
; 4.633 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.053      ;
; 4.633 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.053      ;
; 4.641 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.061      ;
; 4.641 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.061      ;
; 4.680 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 3.101      ;
; 4.680 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 3.101      ;
; 4.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 3.108      ;
; 4.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 3.108      ;
; 4.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.112      ;
; 4.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.112      ;
; 4.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 3.111      ;
; 4.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 3.111      ;
; 4.695 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 3.114      ;
; 4.695 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 3.114      ;
; 4.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.128      ;
; 4.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.128      ;
; 4.719 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.139      ;
; 4.719 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 3.139      ;
; 4.776 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 3.195      ;
; 4.776 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.876     ; 3.195      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; 0.047  ; 0.263        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; 0.047  ; 0.263        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; 0.047  ; 0.263        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; 0.047  ; 0.263        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; 0.047  ; 0.263        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; 0.047  ; 0.263        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; 0.047  ; 0.263        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; 0.071  ; 0.287        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                                ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                                 ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                                ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                                ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                                ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                                ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                                ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                                 ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                                 ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                                 ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                 ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                                 ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                 ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                                 ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                 ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[9]                                                                                                 ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                                 ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                             ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                               ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                                ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                                ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                     ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                             ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                                               ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                               ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                                ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                                ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                                ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                                ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                                ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                  ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                                  ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                  ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                                ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                               ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                               ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                               ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                               ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                               ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ;
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ;
; 7.413 ; 7.629        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ;
; 7.413 ; 7.629        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ;
; 7.413 ; 7.629        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ;
; 7.413 ; 7.629        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ;
; 7.413 ; 7.629        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ;
; 7.415 ; 7.631        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 7.415 ; 7.631        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 7.415 ; 7.631        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ;
; 7.415 ; 7.631        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ;
; 7.415 ; 7.631        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ;
; 7.415 ; 7.631        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 7.415 ; 7.631        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 7.415 ; 7.631        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 7.415 ; 7.631        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.434 ; 7.664        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.458 ; 7.642        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
; 7.458 ; 7.642        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ;
; 7.458 ; 7.642        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ;
; 7.458 ; 7.642        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ;
; 7.458 ; 7.642        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ;
; 7.458 ; 7.642        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ;
; 7.458 ; 7.642        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ;
; 7.458 ; 7.642        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ;
; 7.458 ; 7.642        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ;
; 7.458 ; 7.642        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ;
; 7.458 ; 7.642        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ;
; 7.460 ; 7.644        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 7.460 ; 7.644        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 7.460 ; 7.644        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 7.460 ; 7.644        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 7.460 ; 7.644        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
; 7.460 ; 7.644        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ;
; 7.460 ; 7.644        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ;
; 7.460 ; 7.644        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ;
; 7.460 ; 7.644        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ;
; 7.460 ; 7.644        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ;
; 7.460 ; 7.644        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.520 ; 7.736        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 7.520 ; 7.736        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 7.520 ; 7.736        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 7.520 ; 7.736        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 7.520 ; 7.736        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
; 7.520 ; 7.736        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ;
; 7.520 ; 7.736        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ;
; 7.520 ; 7.736        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ;
; 7.520 ; 7.736        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ;
; 7.520 ; 7.736        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ;
; 7.520 ; 7.736        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ;
; 7.522 ; 7.738        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
; 7.522 ; 7.738        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ;
; 7.522 ; 7.738        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ;
; 7.522 ; 7.738        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ;
; 7.522 ; 7.738        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ;
; 7.522 ; 7.738        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ;
; 7.522 ; 7.738        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 10.116 ; 10.116       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.116 ; 10.116       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.116 ; 10.116       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.116 ; 10.116       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.116 ; 10.116       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.116 ; 10.116       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.116 ; 10.116       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                          ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                          ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k                                                        ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                                                ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                                                ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                                                ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                                                ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                                                ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                                                ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                          ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k                                                        ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                                                ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                                                ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                                                ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                                                ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                                                ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                                                ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                                 ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                          ;
; 20.798 ; 20.798       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.798 ; 20.798       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|camera_pwnd_reg|clk                                                     ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|camera_rstn_reg|clk                                                     ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[3]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[4]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[5]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[6]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[7]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[8]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[9]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk                                                        ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk                                                       ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk                                                       ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk                                                       ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk                                                       ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk                                                       ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk                                                       ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk                                                        ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk                                                        ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                             ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 62.220  ; 62.436       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.220  ; 62.436       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.376  ; 62.560       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.376  ; 62.560       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.462  ; 62.462       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.462  ; 62.462       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 62.465  ; 62.465       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.465  ; 62.465       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.490  ; 62.490       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.490  ; 62.490       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.498  ; 62.498       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.501  ; 62.501       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.509  ; 62.509       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.509  ; 62.509       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.533  ; 62.533       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.533  ; 62.533       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.538  ; 62.538       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.538  ; 62.538       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 122.513 ; 125.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 122.513 ; 125.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 2.066  ; 2.248  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 1.723  ; 1.811  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 1.767  ; 1.825  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 1.454  ; 1.623  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -1.052 ; -0.788 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 1.656  ; 1.736  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 2.066  ; 2.248  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 1.525  ; 1.704  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 1.308  ; 1.464  ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 3.363  ; 3.508  ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 3.404  ; 3.334  ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; 4.359  ; 4.502  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 4.241  ; 4.416  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 4.359  ; 4.502  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 4.167  ; 4.221  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 4.091  ; 4.165  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 4.050  ; 4.215  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 3.763  ; 3.888  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 4.063  ; 4.201  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 4.109  ; 4.190  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 4.136  ; 4.219  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 3.718  ; 3.851  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 3.774  ; 3.901  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 3.761  ; 3.892  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 3.806  ; 3.942  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 4.052  ; 4.215  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 4.030  ; 4.237  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 3.783  ; 3.910  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 1.482  ; 1.233  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.175 ; -1.250 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -1.216 ; -1.266 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.875 ; -0.999 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 1.482  ; 1.233  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.112 ; -1.181 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -1.195 ; -1.388 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.032 ; -1.211 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -0.779 ; -0.919 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -1.449 ; -1.569 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -1.187 ; -1.283 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; -2.990 ; -3.110 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -3.491 ; -3.653 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -3.622 ; -3.760 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -3.421 ; -3.465 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -3.349 ; -3.410 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -3.325 ; -3.484 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -3.034 ; -3.145 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -3.319 ; -3.446 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -3.367 ; -3.436 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -3.393 ; -3.463 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -2.990 ; -3.110 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -3.045 ; -3.158 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -3.032 ; -3.149 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -3.075 ; -3.197 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -3.327 ; -3.484 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -3.307 ; -3.505 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -3.053 ; -3.167 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 10.073 ; 9.595  ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 9.529  ; 9.652  ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 7.227  ;        ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; lcd_rgb[*]   ; CLOCK                                ; 7.235  ; 6.958  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 5.377  ; 4.881  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 5.228  ; 4.733  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 4.666  ; 4.278  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 7.235  ; 6.958  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 5.218  ; 4.717  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 5.470  ; 4.877  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 5.367  ; 4.780  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 5.250  ; 4.706  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 4.986  ; 4.531  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 5.209  ; 4.702  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 4.974  ; 4.417  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 5.820  ; 5.254  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 5.268  ; 4.728  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 5.728  ; 5.009  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 5.143  ; 4.622  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 5.035  ; 4.592  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC    ; CLOCK                                ; 6.056  ; 5.555  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 6.298  ; 5.865  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 10.765 ; 10.451 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 8.568  ; 8.079  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 8.399  ; 7.916  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 8.238  ; 7.801  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 10.765 ; 10.451 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 8.410  ; 7.915  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 8.961  ; 8.304  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 8.597  ; 8.026  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 8.367  ; 7.842  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 8.420  ; 7.939  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 8.485  ; 7.992  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 8.249  ; 7.722  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 8.982  ; 8.347  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 8.913  ; 8.349  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 9.357  ; 8.611  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 8.785  ; 8.242  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 8.480  ; 7.975  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 2.972  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 5.195  ; 4.922  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 6.685  ; 6.209  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;        ; 2.905  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 7.923  ; 8.072  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 5.355  ; 5.652  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 5.263  ; 5.543  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 5.769  ; 6.174  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 5.237  ; 5.516  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 5.667  ; 6.051  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 5.162  ; 5.412  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 5.287  ; 5.568  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 5.648  ; 5.968  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 5.469  ; 5.735  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 5.328  ; 5.590  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 7.923  ; 8.072  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 5.521  ; 5.791  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 5.285  ; 5.547  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 5.285  ; 5.547  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 4.949  ; 5.173  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 4.431  ; 4.379  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 8.259  ; 8.120  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 6.451  ; 5.976  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 5.852  ; 5.523  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 6.237  ; 5.859  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 5.534  ; 5.283  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 5.867  ; 5.519  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 8.259  ; 8.120  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 6.584  ; 6.114  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 5.924  ; 5.587  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 6.002  ; 5.641  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 5.861  ; 5.526  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 6.055  ; 5.731  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 5.408  ; 5.211  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 5.475  ; 5.303  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 6.016  ; 5.684  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 5.756  ; 5.519  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 5.446  ; 5.273  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 5.027  ; 5.166  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 4.396  ; 4.543  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 5.152  ; 5.342  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 5.252  ; 5.566  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 3.000  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;        ; 2.858  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 8.347 ; 6.810 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 9.229 ; 9.343 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 6.923 ;       ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; lcd_rgb[*]   ; CLOCK                                ; 3.889 ; 3.514 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 4.575 ; 4.097 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 4.426 ; 3.947 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 3.889 ; 3.514 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 6.445 ; 6.184 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 4.417 ; 3.933 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 4.657 ; 4.087 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 4.560 ; 3.994 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 4.451 ; 3.926 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 4.197 ; 3.758 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 4.411 ; 3.922 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 4.183 ; 3.645 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 4.998 ; 4.453 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 4.464 ; 3.944 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 4.909 ; 4.216 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 4.344 ; 3.841 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 4.242 ; 3.816 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC    ; CLOCK                                ; 4.496 ; 4.035 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 4.875 ; 4.605 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 5.184 ; 4.704 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 5.533 ; 5.053 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 5.363 ; 4.890 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 5.184 ; 4.754 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 7.701 ; 7.395 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 5.376 ; 4.889 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 5.903 ; 5.263 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 5.526 ; 4.968 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 5.337 ; 4.822 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 5.388 ; 4.915 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 5.450 ; 4.967 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 5.220 ; 4.704 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 5.927 ; 5.308 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 5.829 ; 5.278 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 6.259 ; 5.532 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 5.706 ; 5.174 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 5.380 ; 4.876 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 2.514 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 4.636 ; 4.372 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 6.065 ; 5.606 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;       ; 2.450 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 4.604 ; 4.846 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 4.788 ; 5.075 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 4.698 ; 4.969 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 5.185 ; 5.575 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 4.674 ; 4.943 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 5.088 ; 5.458 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 4.604 ; 4.846 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 4.719 ; 4.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 5.072 ; 5.380 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 4.901 ; 5.157 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 4.765 ; 5.018 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 7.349 ; 7.486 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 4.951 ; 5.211 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 4.394 ; 4.610 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 4.716 ; 4.970 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 4.394 ; 4.610 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 3.905 ; 3.854 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 4.843 ; 4.653 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 5.842 ; 5.383 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 5.263 ; 4.945 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 5.632 ; 5.268 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 4.956 ; 4.714 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 5.277 ; 4.941 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 7.666 ; 7.538 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 5.969 ; 5.516 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 5.331 ; 5.006 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 5.413 ; 5.066 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 5.271 ; 4.948 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 5.464 ; 5.152 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 4.843 ; 4.653 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 4.907 ; 4.741 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 5.427 ; 5.106 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 5.178 ; 4.948 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 4.879 ; 4.713 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 4.476 ; 4.610 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 3.866 ; 4.009 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 4.588 ; 4.772 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 4.684 ; 4.987 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 2.539 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;       ; 2.402 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 5.670 ; 5.573 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 6.239 ; 6.132 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 6.353 ; 6.256 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 6.032 ; 5.935 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 6.063 ; 5.966 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.670 ; 5.573 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 7.990 ; 8.061 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 6.239 ; 6.132 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 6.063 ; 5.966 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 6.914 ; 6.825 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.191 ; 6.094 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.354 ; 6.265 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 6.179 ; 6.090 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 6.354 ; 6.265 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 6.354 ; 6.265 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.833 ; 5.744 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.833 ; 5.744 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 5.118 ; 5.021 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.623 ; 5.516 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.774 ; 5.677 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.466 ; 5.369 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.496 ; 5.399 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.118 ; 5.021 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 7.439 ; 7.510 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.623 ; 5.516 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.496 ; 5.399 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 6.319 ; 6.230 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.619 ; 5.522 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.782 ; 5.693 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.614 ; 5.525 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.782 ; 5.693 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.782 ; 5.693 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.281 ; 5.192 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.281 ; 5.192 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 5.333     ; 5.430     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.861     ; 5.968     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.918     ; 6.015     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.648     ; 5.745     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.678     ; 5.775     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.333     ; 5.430     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 7.827     ; 7.756     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.861     ; 5.968     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.678     ; 5.775     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 6.435     ; 6.524     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.761     ; 5.858     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.931     ; 6.020     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.806     ; 5.895     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.931     ; 6.020     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.931     ; 6.020     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.504     ; 5.593     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.504     ; 5.593     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.791     ; 4.888     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.255     ; 5.362     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.353     ; 5.450     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.094     ; 5.191     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.122     ; 5.219     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.791     ; 4.888     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 7.285     ; 7.214     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.255     ; 5.362     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.122     ; 5.219     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 5.856     ; 5.945     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.202     ; 5.299     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.373     ; 5.462     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.252     ; 5.341     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.373     ; 5.462     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.373     ; 5.462     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 4.962     ; 5.051     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.962     ; 5.051     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                              ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -1.441  ; -3.949        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -1.260  ; -2.500        ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.226  ; -39.549       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.571  ; -0.571        ;
; CMOS_PCLK                                                             ; -0.416  ; -4.947        ;
; CLOCK                                                                 ; 17.632  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 123.885 ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -0.707 ; -2.794        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.527 ; -1.053        ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.413 ; -7.879        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.068  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 0.178  ; 0.000         ;
; CLOCK                                                                 ; 0.187  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.796  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -1.942 ; -94.307       ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.283 ; -5.918        ;
; CMOS_PCLK                                                             ; 0.043  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.950  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 2.901  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.893 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                           ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; reg_config:reg_config_inst|clock_20k                                  ; -0.448 ; -9.851        ;
; CMOS_PCLK                                                             ; -0.007 ; -0.098        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.873  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.943  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 1.179  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.136  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -3.000 ; -106.558      ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.000 ; -45.000       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.734  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 7.429  ; 0.000         ;
; CLOCK                                                                 ; 9.263  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.630 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 62.297 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.441 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.319     ; 1.049      ;
; -1.411 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.365     ; 0.973      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.319     ; 1.001      ;
; -1.385 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.365     ; 0.947      ;
; -1.357 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.365     ; 0.919      ;
; -1.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.365     ; 0.915      ;
; -1.292 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.319     ; 0.900      ;
; -1.256 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.319     ; 0.864      ;
; -1.137 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.365     ; 0.699      ;
; -1.128 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.319     ; 0.736      ;
; -0.742 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.297     ; 0.372      ;
; -0.326 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.564      ; 1.165      ;
; -0.290 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.564      ; 1.129      ;
; -0.271 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.564      ; 1.110      ;
; -0.218 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.564      ; 1.057      ;
; -0.215 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.564      ; 1.054      ;
; -0.198 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.564      ; 1.037      ;
; -0.158 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.564      ; 0.997      ;
; -0.148 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.564      ; 0.987      ;
; -0.088 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.564      ; 0.927      ;
; -0.050 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.564      ; 0.889      ;
; -0.029 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.566      ; 1.258      ;
; 0.116  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.567      ; 1.114      ;
; 0.129  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.566      ; 1.100      ;
; 0.184  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.566      ; 1.045      ;
; 0.194  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.567      ; 1.036      ;
; 0.221  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.567      ; 1.009      ;
; 0.270  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.566      ; 0.959      ;
; 0.277  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.567      ; 0.953      ;
; 0.322  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.567      ; 0.908      ;
; 0.377  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.566      ; 0.852      ;
; 3.445  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 1.462      ;
; 3.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.111      ; 1.452      ;
; 3.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.111      ; 1.452      ;
; 3.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.111      ; 1.452      ;
; 3.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.111      ; 1.452      ;
; 3.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.111      ; 1.452      ;
; 3.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.111      ; 1.452      ;
; 3.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.111      ; 1.452      ;
; 3.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.111      ; 1.452      ;
; 3.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.111      ; 1.452      ;
; 3.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.111      ; 1.452      ;
; 3.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.111      ; 1.452      ;
; 3.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.111      ; 1.452      ;
; 3.651  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.112      ; 1.448      ;
; 3.673  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.249      ;
; 3.673  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.249      ;
; 3.673  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.249      ;
; 3.673  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.249      ;
; 3.673  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.249      ;
; 3.673  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.249      ;
; 3.673  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.249      ;
; 3.673  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.249      ;
; 3.673  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.249      ;
; 3.673  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.249      ;
; 3.736  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.106      ; 1.357      ;
; 3.784  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.072     ; 1.131      ;
; 4.087  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 0.826      ;
; 6.553  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.220     ; 3.214      ;
; 6.558  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.220     ; 3.209      ;
; 6.582  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.220     ; 3.185      ;
; 6.667  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.052     ; 3.268      ;
; 6.668  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.052     ; 3.267      ;
; 6.670  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.052     ; 3.265      ;
; 6.671  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.052     ; 3.264      ;
; 6.692  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.052     ; 3.243      ;
; 6.694  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.052     ; 3.241      ;
; 6.733  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.220     ; 3.034      ;
; 6.734  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.220     ; 3.033      ;
; 6.838  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.229     ; 2.920      ;
; 6.843  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.229     ; 2.915      ;
; 6.854  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.220     ; 2.913      ;
; 6.865  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 3.048      ;
; 6.867  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 3.046      ;
; 6.867  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.229     ; 2.891      ;
; 6.871  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.140      ; 3.256      ;
; 6.872  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.140      ; 3.255      ;
; 6.874  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.140      ; 3.253      ;
; 6.875  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.140      ; 3.252      ;
; 6.877  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.220     ; 2.890      ;
; 6.880  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.229     ; 2.878      ;
; 6.885  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.229     ; 2.873      ;
; 6.892  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.028     ; 3.067      ;
; 6.896  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.140      ; 3.231      ;
; 6.897  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.028     ; 3.062      ;
; 6.898  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.140      ; 3.229      ;
; 6.909  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.229     ; 2.849      ;
; 6.916  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.026      ;
; 6.916  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.026      ;
; 6.916  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.026      ;
; 6.916  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.026      ;
; 6.916  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.026      ;
; 6.916  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.026      ;
; 6.916  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.026      ;
; 6.916  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.026      ;
; 6.916  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.026      ;
; 6.921  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.028     ; 3.038      ;
; 6.926  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.016      ;
; 6.926  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.016      ;
; 6.926  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.016      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.260 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.081      ;
; -1.240 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.866     ; 1.049      ;
; -1.212 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.866     ; 1.021      ;
; -1.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.006      ;
; -1.168 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.866     ; 0.977      ;
; -1.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 0.952      ;
; -1.123 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 0.944      ;
; -1.109 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.866     ; 0.918      ;
; -1.084 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 0.905      ;
; -1.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.866     ; 0.892      ;
; 4.860  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.732      ;
; 4.912  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.693      ;
; 4.928  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.677      ;
; 4.975  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.617      ;
; 4.979  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.626      ;
; 4.985  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.607      ;
; 4.987  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.605      ;
; 4.989  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.616      ;
; 4.997  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.608      ;
; 5.008  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.584      ;
; 5.027  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.578      ;
; 5.043  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.562      ;
; 5.044  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.548      ;
; 5.047  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.545      ;
; 5.052  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.541      ;
; 5.052  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.541      ;
; 5.052  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.541      ;
; 5.052  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.541      ;
; 5.052  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.541      ;
; 5.075  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.530      ;
; 5.088  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.517      ;
; 5.092  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.513      ;
; 5.094  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.511      ;
; 5.096  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.510      ;
; 5.096  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.510      ;
; 5.096  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.510      ;
; 5.096  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.510      ;
; 5.096  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.510      ;
; 5.100  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.492      ;
; 5.102  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.490      ;
; 5.104  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.501      ;
; 5.119  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.473      ;
; 5.120  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.486      ;
; 5.120  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.486      ;
; 5.120  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.486      ;
; 5.120  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.486      ;
; 5.120  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.486      ;
; 5.123  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.469      ;
; 5.126  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.479      ;
; 5.132  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.473      ;
; 5.136  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.470      ;
; 5.136  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.470      ;
; 5.136  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.470      ;
; 5.136  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.470      ;
; 5.136  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.470      ;
; 5.140  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.465      ;
; 5.156  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.436      ;
; 5.156  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.436      ;
; 5.156  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.436      ;
; 5.156  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.436      ;
; 5.159  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.433      ;
; 5.160  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.098      ; 2.617      ;
; 5.162  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.098      ; 2.615      ;
; 5.162  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 2.430      ;
; 5.171  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.435      ;
; 5.171  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.435      ;
; 5.171  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.435      ;
; 5.171  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.435      ;
; 5.171  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.435      ;
; 5.177  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.416      ;
; 5.177  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.416      ;
; 5.177  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.416      ;
; 5.177  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.416      ;
; 5.177  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.416      ;
; 5.179  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.414      ;
; 5.179  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.414      ;
; 5.179  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.414      ;
; 5.179  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.414      ;
; 5.179  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.414      ;
; 5.181  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.425      ;
; 5.181  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.425      ;
; 5.181  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.425      ;
; 5.181  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.425      ;
; 5.181  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.425      ;
; 5.188  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.417      ;
; 5.188  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.417      ;
; 5.188  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.417      ;
; 5.188  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.417      ;
; 5.190  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.415      ;
; 5.200  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.393      ;
; 5.200  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.393      ;
; 5.200  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.393      ;
; 5.200  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.393      ;
; 5.200  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.086     ; 2.393      ;
; 5.203  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.402      ;
; 5.212  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.111      ; 2.578      ;
; 5.214  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.111      ; 2.576      ;
; 5.220  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.385      ;
; 5.220  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.385      ;
; 5.220  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.074     ; 2.385      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.226 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.032     ; 2.181      ;
; -1.212 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.032     ; 2.167      ;
; -1.197 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 2.146      ;
; -1.196 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.040     ; 2.143      ;
; -1.196 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.035     ; 2.148      ;
; -1.193 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 2.144      ;
; -1.190 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.030     ; 2.147      ;
; -1.190 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.140      ;
; -1.190 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.140      ;
; -1.190 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.140      ;
; -1.190 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.140      ;
; -1.185 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.135      ;
; -1.183 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.026     ; 2.144      ;
; -1.182 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.035     ; 2.134      ;
; -1.181 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.041     ; 2.127      ;
; -1.176 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.041     ; 2.122      ;
; -1.175 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 2.124      ;
; -1.170 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.026     ; 2.131      ;
; -1.170 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.120      ;
; -1.170 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.039     ; 2.118      ;
; -1.166 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.033     ; 2.120      ;
; -1.166 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.032     ; 2.121      ;
; -1.161 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.031     ; 2.117      ;
; -1.161 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.035     ; 2.113      ;
; -1.158 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.030     ; 2.115      ;
; -1.158 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.030     ; 2.115      ;
; -1.158 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.030     ; 2.115      ;
; -1.157 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 2.106      ;
; -1.152 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.032     ; 2.107      ;
; -1.149 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 2.098      ;
; -1.142 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.031     ; 2.098      ;
; -1.141 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.041     ; 2.087      ;
; -1.136 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.040     ; 2.083      ;
; -1.136 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.035     ; 2.088      ;
; -1.133 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 2.084      ;
; -1.132 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.032     ; 2.087      ;
; -1.130 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.080      ;
; -1.130 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.080      ;
; -1.130 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.080      ;
; -1.130 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.080      ;
; -1.129 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.031     ; 2.085      ;
; -1.125 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.075      ;
; -1.123 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.026     ; 2.084      ;
; -1.121 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.033     ; 2.075      ;
; -1.120 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.032     ; 2.075      ;
; -1.119 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.030     ; 2.076      ;
; -1.113 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.032     ; 2.068      ;
; -1.112 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.032     ; 2.067      ;
; -1.110 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.026     ; 2.071      ;
; -1.110 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.060      ;
; -1.110 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.039     ; 2.058      ;
; -1.106 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.033     ; 2.060      ;
; -1.098 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.030     ; 2.055      ;
; -1.098 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.030     ; 2.055      ;
; -1.098 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.030     ; 2.055      ;
; -1.098 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.029     ; 2.056      ;
; -1.097 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 2.048      ;
; -1.097 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.032     ; 2.052      ;
; -1.097 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.040     ; 2.044      ;
; -1.097 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.033     ; 2.051      ;
; -1.096 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.040     ; 2.043      ;
; -1.095 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.035     ; 2.047      ;
; -1.095 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.041     ; 2.041      ;
; -1.094 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.032     ; 2.049      ;
; -1.091 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.025     ; 2.053      ;
; -1.091 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.033     ; 2.045      ;
; -1.091 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.041      ;
; -1.091 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.041      ;
; -1.091 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.041      ;
; -1.090 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.040      ;
; -1.088 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.038      ;
; -1.085 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.035      ;
; -1.084 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.033     ; 2.038      ;
; -1.082 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 2.033      ;
; -1.082 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.032      ;
; -1.081 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.040     ; 2.028      ;
; -1.078 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 2.029      ;
; -1.077 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.026     ; 2.038      ;
; -1.076 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.029     ; 2.034      ;
; -1.075 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.025      ;
; -1.075 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.025      ;
; -1.075 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.025      ;
; -1.075 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.025      ;
; -1.075 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.032     ; 2.030      ;
; -1.070 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.020      ;
; -1.070 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.020      ;
; -1.069 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 2.018      ;
; -1.068 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.026     ; 2.029      ;
; -1.066 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.041     ; 2.012      ;
; -1.064 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.030     ; 2.021      ;
; -1.061 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.039     ; 2.009      ;
; -1.059 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.026     ; 2.020      ;
; -1.059 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.030     ; 2.016      ;
; -1.059 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.030     ; 2.016      ;
; -1.055 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.026     ; 2.016      ;
; -1.055 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.005      ;
; -1.055 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.039     ; 2.003      ;
; -1.055 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.033     ; 2.009      ;
; -1.051 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.033     ; 2.005      ;
; -1.048 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.039     ; 1.996      ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.571 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.256     ; 0.359      ;
; -0.562 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.256     ; 0.350      ;
; 38.395 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.042     ; 3.216      ;
; 38.709 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.889      ;
; 38.745 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.853      ;
; 38.762 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.836      ;
; 38.780 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.818      ;
; 38.830 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.768      ;
; 38.843 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.755      ;
; 38.855 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.743      ;
; 38.865 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.733      ;
; 38.869 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.729      ;
; 38.919 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.679      ;
; 38.934 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.664      ;
; 38.982 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.616      ;
; 38.993 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.605      ;
; 39.040 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.558      ;
; 39.132 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.466      ;
; 39.166 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.432      ;
; 39.583 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.029     ; 2.041      ;
; 39.694 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.029     ; 1.930      ;
; 39.742 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.029     ; 1.882      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.744 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 1.886      ;
; 39.781 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.029     ; 1.843      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.834 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.782      ;
; 39.845 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.029     ; 1.779      ;
; 39.847 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.029     ; 1.777      ;
; 39.923 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.029     ; 1.701      ;
; 39.925 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.029     ; 1.699      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.945 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.671      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 39.993 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.623      ;
; 40.022 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.029     ; 1.602      ;
; 40.027 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.029     ; 1.597      ;
; 40.032 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.584      ;
; 40.032 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.584      ;
; 40.032 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.584      ;
; 40.032 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.584      ;
; 40.032 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.584      ;
; 40.032 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.584      ;
; 40.032 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.584      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.093     ; 1.330      ;
; -0.372 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.148     ; 1.231      ;
; -0.352 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.148     ; 1.211      ;
; -0.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.093     ; 1.264      ;
; -0.347 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.148     ; 1.206      ;
; -0.310 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.291      ;
; -0.299 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.280      ;
; -0.282 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.077     ; 1.212      ;
; -0.273 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.254      ;
; -0.264 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.245      ;
; -0.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.240      ;
; -0.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.239      ;
; -0.256 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.268      ;
; -0.251 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.105     ; 1.153      ;
; -0.245 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.257      ;
; -0.244 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.256      ;
; -0.240 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.221      ;
; -0.239 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.093     ; 1.153      ;
; -0.238 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.250      ;
; -0.237 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.218      ;
; -0.237 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.218      ;
; -0.236 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.217      ;
; -0.228 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.061      ; 1.318      ;
; -0.228 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.064      ; 1.321      ;
; -0.228 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.061      ; 1.318      ;
; -0.227 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.239      ;
; -0.226 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.238      ;
; -0.221 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.202      ;
; -0.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.148     ; 1.065      ;
; -0.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.093     ; 1.110      ;
; -0.188 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.169      ;
; -0.188 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.169      ;
; -0.183 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 1.168      ;
; -0.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.148     ; 1.041      ;
; -0.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.093     ; 1.095      ;
; -0.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.105     ; 1.081      ;
; -0.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.077     ; 1.109      ;
; -0.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.014     ; 1.170      ;
; -0.176 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.014     ; 1.169      ;
; -0.175 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.061      ; 1.265      ;
; -0.175 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.061      ; 1.265      ;
; -0.173 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.064      ; 1.266      ;
; -0.173 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.093     ; 1.087      ;
; -0.173 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.093     ; 1.087      ;
; -0.172 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.093     ; 1.086      ;
; -0.157 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.148     ; 1.016      ;
; -0.154 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.135      ;
; -0.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.147      ;
; -0.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.147      ;
; -0.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.147      ;
; -0.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.147      ;
; -0.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.147      ;
; -0.145 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.014     ; 1.138      ;
; -0.140 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.121      ;
; -0.139 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.120      ;
; -0.133 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.021      ; 1.161      ;
; -0.133 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.021      ; 1.161      ;
; -0.133 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.021      ; 1.161      ;
; -0.129 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.110      ;
; -0.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.139      ;
; -0.126 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.093     ; 1.040      ;
; -0.123 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.044     ; 1.108      ;
; -0.123 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.093     ; 1.037      ;
; -0.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.225     ; 0.898      ;
; -0.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.128      ;
; -0.115 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.127      ;
; -0.114 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.095      ;
; -0.106 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.104      ;
; -0.106 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.104      ;
; -0.106 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.104      ;
; -0.106 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.104      ;
; -0.106 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.104      ;
; -0.097 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.021      ; 1.125      ;
; -0.097 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.021      ; 1.125      ;
; -0.097 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.021      ; 1.125      ;
; -0.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.061      ; 1.173      ;
; -0.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.064      ; 1.176      ;
; -0.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.061      ; 1.173      ;
; -0.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.062      ;
; -0.078 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.173     ; 0.912      ;
; -0.074 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.055      ;
; -0.073 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.054      ;
; -0.070 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 1.055      ;
; -0.067 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.079      ;
; -0.066 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.078      ;
; -0.063 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.044      ;
; -0.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.077     ; 0.988      ;
; -0.053 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.065      ;
; -0.052 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.064      ;
; -0.047 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.059      ;
; -0.046 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.005      ; 1.058      ;
; -0.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.014     ; 1.035      ;
; -0.041 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.014     ; 1.034      ;
; -0.034 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.225     ; 0.816      ;
; -0.019 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.105     ; 0.921      ;
; -0.017 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.093     ; 0.931      ;
; -0.017 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.014     ; 1.010      ;
; -0.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.044     ; 0.992      ;
; -0.004 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.002      ;
; -0.004 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.002      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.632 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.319      ;
; 17.632 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.319      ;
; 17.632 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.319      ;
; 17.632 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.319      ;
; 17.632 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.319      ;
; 17.632 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.319      ;
; 17.632 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.319      ;
; 17.632 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.319      ;
; 17.632 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.319      ;
; 17.664 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.287      ;
; 17.664 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.287      ;
; 17.664 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.287      ;
; 17.664 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.287      ;
; 17.664 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.287      ;
; 17.664 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.287      ;
; 17.664 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.287      ;
; 17.664 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.287      ;
; 17.664 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.287      ;
; 17.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.263      ;
; 17.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.263      ;
; 17.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.263      ;
; 17.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.263      ;
; 17.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.263      ;
; 17.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.263      ;
; 17.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.263      ;
; 17.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.263      ;
; 17.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.263      ;
; 17.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.260      ;
; 17.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.260      ;
; 17.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.260      ;
; 17.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.260      ;
; 17.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.260      ;
; 17.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.260      ;
; 17.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.260      ;
; 17.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.260      ;
; 17.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.260      ;
; 17.774 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.178      ;
; 17.774 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.178      ;
; 17.774 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.178      ;
; 17.774 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.178      ;
; 17.774 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.178      ;
; 17.774 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.178      ;
; 17.774 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.178      ;
; 17.774 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.178      ;
; 17.774 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.178      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.103      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.103      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.103      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.103      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.103      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.103      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.103      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.103      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.103      ;
; 17.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.074      ;
; 17.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.074      ;
; 17.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.074      ;
; 17.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.074      ;
; 17.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.074      ;
; 17.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.074      ;
; 17.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.074      ;
; 17.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.074      ;
; 17.877 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.074      ;
; 17.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.052      ;
; 17.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.052      ;
; 17.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.052      ;
; 17.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.052      ;
; 17.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.052      ;
; 17.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.052      ;
; 17.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.052      ;
; 17.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.052      ;
; 17.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.052      ;
; 17.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.052      ;
; 17.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.052      ;
; 17.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.052      ;
; 17.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.052      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.015      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.015      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.015      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.015      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.015      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.015      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.015      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.015      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.015      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.015      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.015      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.015      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.015      ;
; 17.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.991      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 123.885 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 125.000      ; -0.036     ; 1.066      ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                              ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.391      ; 0.848      ;
; -0.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.391      ; 0.849      ;
; -0.705 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.391      ; 0.850      ;
; -0.693 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.391      ; 0.862      ;
; -0.412 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.391      ; 1.143      ;
; -0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.390      ; 1.151      ;
; -0.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.390      ; 1.164      ;
; -0.383 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.390      ; 1.171      ;
; -0.352 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.390      ; 1.202      ;
; -0.340 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.393      ; 1.217      ;
; -0.339 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.393      ; 1.218      ;
; -0.339 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.393      ; 1.218      ;
; -0.330 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.393      ; 1.227      ;
; -0.327 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.393      ; 1.230      ;
; -0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.383      ; 1.271      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.208  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.314      ;
; 0.211  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.100      ; 0.395      ;
; 0.217  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.327      ;
; 0.232  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.014      ; 0.330      ;
; 0.236  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.014      ; 0.334      ;
; 0.237  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.378      ;
; 0.238  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.014      ; 0.336      ;
; 0.239  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.380      ;
; 0.240  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.148      ; 0.472      ;
; 0.242  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.383      ;
; 0.246  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.387      ;
; 0.248  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.389      ;
; 0.249  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.390      ;
; 0.266  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                     ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.374      ;
; 0.271  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.059      ; 0.414      ;
; 0.272  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.100      ; 0.456      ;
; 0.273  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                     ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.381      ;
; 0.289  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.014      ; 0.387      ;
; 0.298  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.439      ;
; 0.300  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.114      ; 0.498      ;
; 0.306  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                     ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.414      ;
; 0.307  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.448      ;
; 0.310  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.420      ;
; 0.311  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.421      ;
; 0.312  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.150      ; 0.546      ;
; 0.315  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.425      ;
; 0.315  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.425      ;
; 0.315  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.443      ;
; 0.322  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.432      ;
; 0.322  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.450      ;
; 0.325  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.435      ;
; 0.327  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.465      ;
; 0.327  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.033      ; 0.464      ;
; 0.327  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.455      ;
; 0.328  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.466      ;
; 0.328  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.466      ;
; 0.329  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.467      ;
; 0.329  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.059      ; 0.472      ;
; 0.332  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.033      ; 0.469      ;
; 0.333  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.033      ; 0.470      ;
; 0.335  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.473      ;
; 0.336  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.444      ;
; 0.337  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.014      ; 0.435      ;
; 0.340  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.448      ;
; 0.341  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.479      ;
; 0.341  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.014      ; 0.439      ;
; 0.347  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.485      ;
; 0.353  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.033      ; 0.490      ;
; 0.355  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.033      ; 0.492      ;
; 0.367  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.033      ; 0.504      ;
; 0.371  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.033      ; 0.508      ;
; 0.371  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.105      ; 0.560      ;
; 0.378  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.033      ; 0.515      ;
; 0.387  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.100      ; 0.571      ;
; 0.391  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.100      ; 0.575      ;
; 0.394  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.504      ;
; 0.396  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.100      ; 0.580      ;
; 0.397  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.507      ;
; 0.399  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.509      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.077      ; 0.564      ;
; 0.407  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.014      ; 0.505      ;
; 0.412  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.522      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.093      ; 0.607      ;
; 0.432  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.093      ; 0.609      ;
; 0.435  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                            ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.105      ; 0.654      ;
; 0.436  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                            ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.105      ; 0.655      ;
; 0.436  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                            ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.105      ; 0.655      ;
; 0.444  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.033      ; 0.581      ;
; 0.444  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                              ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.105      ; 0.663      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.527 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.853      ; 0.518      ;
; -0.526 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.854      ; 0.520      ;
; -0.308 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.854      ; 0.738      ;
; -0.273 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.853      ; 0.772      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.854      ; 0.780      ;
; -0.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.853      ; 0.781      ;
; -0.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.854      ; 0.864      ;
; -0.180 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.853      ; 0.865      ;
; -0.169 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.853      ; 0.876      ;
; -0.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.854      ; 0.972      ;
; 0.176  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.856      ; 0.836      ;
; 0.179  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.197  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.317      ;
; 0.202  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.322      ;
; 0.206  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.856      ; 0.866      ;
; 0.209  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.331      ;
; 0.210  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.331      ;
; 0.215  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 0.494      ;
; 0.216  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.337      ;
; 0.216  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.338      ;
; 0.218  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.856      ; 0.878      ;
; 0.221  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.856      ; 0.881      ;
; 0.226  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.347      ;
; 0.230  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 0.509      ;
; 0.239  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 0.518      ;
; 0.243  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 0.522      ;
; 0.254  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.257  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.856      ; 0.917      ;
; 0.261  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.856      ; 0.921      ;
; 0.263  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.269  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.390      ;
; 0.275  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.395      ;
; 0.275  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.395      ;
; 0.277  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.398      ;
; 0.280  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.401      ;
; 0.288  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.409      ;
; 0.293  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.422      ;
; 0.293  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.413      ;
; 0.296  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                        ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.413 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.341      ; 1.082      ;
; -0.394 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.104      ;
; -0.377 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.121      ;
; -0.377 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.121      ;
; -0.377 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.121      ;
; -0.369 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.341      ; 1.126      ;
; -0.367 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.348      ; 1.135      ;
; -0.366 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.125      ;
; -0.366 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.335      ; 1.123      ;
; -0.361 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 1.129      ;
; -0.355 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.333      ; 1.132      ;
; -0.355 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.349      ; 1.148      ;
; -0.351 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.140      ;
; -0.347 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.145      ;
; -0.347 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.144      ;
; -0.347 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.145      ;
; -0.347 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.145      ;
; -0.344 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.148      ;
; -0.341 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.339      ; 1.152      ;
; -0.340 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.334      ; 1.148      ;
; -0.325 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.342      ; 1.171      ;
; -0.313 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.342      ; 1.183      ;
; 0.187  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.194  ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.314      ;
; 0.215  ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.335      ;
; 0.218  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.338      ;
; 0.265  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.385      ;
; 0.311  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.432      ;
; 0.315  ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.435      ;
; 0.317  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.437      ;
; 0.321  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.441      ;
; 0.321  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.441      ;
; 0.322  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.442      ;
; 0.323  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.443      ;
; 0.327  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.447      ;
; 0.337  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.457      ;
; 0.343  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.463      ;
; 0.343  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.463      ;
; 0.382  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.502      ;
; 0.386  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.507      ;
; 0.396  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.517      ;
; 0.399  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.519      ;
; 0.401  ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.522      ;
; 0.404  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.524      ;
; 0.408  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.528      ;
; 0.410  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[3]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.531      ;
; 0.424  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[11]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.035      ; 0.543      ;
; 0.451  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.571      ;
; 0.465  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.585      ;
; 0.470  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.590      ;
; 0.475  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.595      ;
; 0.475  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.595      ;
; 0.476  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.596      ;
; 0.480  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.600      ;
; 0.481  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.601      ;
; 0.483  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.603      ;
; 0.484  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.604      ;
; 0.487  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.607      ;
; 0.502  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.622      ;
; 0.505  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.625      ;
; 0.527  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.647      ;
; 0.533  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.653      ;
; 0.533  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.653      ;
; 0.536  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.656      ;
; 0.538  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.658      ;
; 0.539  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.659      ;
; 0.541  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.661      ;
; 0.542  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.662      ;
; 0.547  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.667      ;
; 0.550  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[1]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.040      ; 0.674      ;
; 0.550  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.670      ;
; 0.553  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.673      ;
; 0.557  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.677      ;
; 0.557  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.677      ;
; 0.560  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.680      ;
; 0.568  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.689      ;
; 0.568  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.688      ;
; 0.570  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[6]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.042      ; 0.696      ;
; 0.571  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.691      ;
; 0.573  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.039      ; 0.696      ;
; 0.573  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.039      ; 0.696      ;
; 0.573  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.039      ; 0.696      ;
; 0.573  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.039      ; 0.696      ;
; 0.573  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.039      ; 0.696      ;
; 0.573  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.039      ; 0.696      ;
; 0.592  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[17]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.042      ; 0.718      ;
; 0.593  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.714      ;
; 0.599  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.719      ;
; 0.602  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.722      ;
; 0.605  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.725      ;
; 0.608  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.728      ;
; 0.613  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.734      ;
; 0.613  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.733      ;
; 0.616  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.736      ;
; 0.618  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.033      ; 0.735      ;
; 0.618  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.032      ; 0.734      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.068 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.050     ; 0.307      ;
; 0.075 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.050     ; 0.314      ;
; 0.303 ; reg_config:reg_config_inst|clock_20k_cnt[15] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; power_on_delay:power_on_delay_inst|cnt2[15]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[14]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.316 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.463 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[14]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.516 ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.178 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.251 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.371      ;
; 0.295 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.419      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.429      ;
; 0.308 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.431      ;
; 0.308 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.431      ;
; 0.308 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.432      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.432      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.311 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.434      ;
; 0.313 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.436      ;
; 0.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.442      ;
; 0.321 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.344 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.464      ;
; 0.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.490      ;
; 0.370 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.492      ;
; 0.372 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.494      ;
; 0.382 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.504      ;
; 0.383 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.512      ;
; 0.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 0.709      ;
; 0.444 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.567      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.576      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.576      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 0.757      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.577      ;
; 0.456 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.579      ;
; 0.457 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.580      ;
; 0.457 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.580      ;
; 0.458 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.581      ;
; 0.460 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.583      ;
; 0.461 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.583      ;
; 0.462 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.585      ;
; 0.465 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.588      ;
; 0.466 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.589      ;
; 0.466 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.588      ;
; 0.469 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.591      ;
; 0.469 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.591      ;
; 0.469 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.592      ;
; 0.471 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.594      ;
; 0.474 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.597      ;
; 0.484 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.606      ;
; 0.486 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.608      ;
; 0.490 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.612      ;
; 0.491 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.613      ;
; 0.496 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.616      ;
; 0.507 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.007     ; 0.604      ;
; 0.507 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.630      ;
; 0.510 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.633      ;
; 0.519 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.642      ;
; 0.520 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.643      ;
; 0.520 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.643      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.643      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.644      ;
; 0.522 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.645      ;
; 0.523 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.646      ;
; 0.523 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.646      ;
; 0.523 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.646      ;
; 0.524 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.646      ;
; 0.524 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.647      ;
; 0.526 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.649      ;
; 0.527 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.649      ;
; 0.528 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.650      ;
; 0.531 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.653      ;
; 0.532 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.654      ;
; 0.532 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.655      ;
; 0.535 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.657      ;
; 0.535 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.658      ;
; 0.537 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.660      ;
; 0.540 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.648      ;
; 0.540 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.662      ;
; 0.540 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.663      ;
; 0.543 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.665      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.307      ;
; 0.205 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.325      ;
; 0.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.418      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.428      ;
; 0.318 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.438      ;
; 0.372 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.492      ;
; 0.372 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.492      ;
; 0.372 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.492      ;
; 0.372 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.492      ;
; 0.374 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.494      ;
; 0.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.495      ;
; 0.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.496      ;
; 0.447 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.567      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.584      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.587      ;
; 0.476 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.596      ;
; 0.479 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.599      ;
; 0.510 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.630      ;
; 0.513 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.633      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.641      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.649      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.650      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.652      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.657      ;
; 0.542 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.662      ;
; 0.545 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.665      ;
; 0.576 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.696      ;
; 0.583 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.704      ;
; 0.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.706      ;
; 0.587 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.707      ;
; 0.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.707      ;
; 0.596 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.715      ;
; 0.596 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.716      ;
; 0.598 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.718      ;
; 0.599 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.719      ;
; 0.601 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.721      ;
; 0.603 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.723      ;
; 0.608 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.728      ;
; 0.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.731      ;
; 0.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.769      ;
; 0.650 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.769      ;
; 0.650 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.770      ;
; 0.650 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.770      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.796 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.916      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.942 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.879     ; 1.354      ;
; -1.942 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.879     ; 1.354      ;
; -1.942 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.879     ; 1.354      ;
; -1.942 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.879     ; 1.354      ;
; -1.942 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.879     ; 1.354      ;
; -1.942 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.879     ; 1.354      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.795 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.326      ;
; -1.749 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.728     ; 1.334      ;
; -1.734 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.134      ;
; -1.734 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.134      ;
; -1.734 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.134      ;
; -1.734 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.134      ;
; -1.734 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.134      ;
; -1.734 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.134      ;
; -1.734 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.134      ;
; -1.734 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.134      ;
; -1.734 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.134      ;
; -1.712 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.113      ;
; -1.712 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.113      ;
; -1.712 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.113      ;
; -1.712 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.113      ;
; -1.712 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.113      ;
; -1.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.841     ; 1.524      ;
; -1.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.841     ; 1.524      ;
; -1.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.841     ; 1.524      ;
; -1.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.841     ; 1.524      ;
; -1.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.841     ; 1.524      ;
; -1.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.841     ; 1.524      ;
; -1.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.841     ; 1.479      ;
; -1.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.841     ; 1.479      ;
; -1.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.841     ; 1.479      ;
; -1.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.841     ; 1.479      ;
; -1.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.841     ; 1.479      ;
; -1.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.841     ; 1.479      ;
; -1.545 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.706     ; 1.130      ;
; -1.545 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.706     ; 1.130      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.496      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.456      ;
; -1.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.304      ;
; -1.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.304      ;
; -1.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.304      ;
; -1.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.304      ;
; -1.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.304      ;
; -1.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.304      ;
; -1.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.304      ;
; -1.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.304      ;
; -1.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.304      ;
; -1.480 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.487      ;
; -1.466 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.690     ; 1.473      ;
; -1.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.852     ; 1.283      ;
; -1.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.852     ; 1.283      ;
; -1.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.852     ; 1.283      ;
; -1.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.852     ; 1.283      ;
; -1.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.852     ; 1.283      ;
; -1.437 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.259      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.283 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.079      ; 1.271      ;
; -0.272 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.081      ; 1.262      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.080      ; 1.255      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.080      ; 1.255      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.080      ; 1.255      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.080      ; 1.255      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.080      ; 1.255      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.080      ; 1.255      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.080      ; 1.255      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.080      ; 1.255      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.080      ; 1.255      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.080      ; 1.255      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.080      ; 1.255      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.094      ; 1.269      ;
; -0.263 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.085      ; 1.257      ;
; -0.263 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.085      ; 1.257      ;
; -0.235 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.228      ;
; -0.235 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.228      ;
; -0.235 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.228      ;
; -0.235 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.228      ;
; -0.235 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.228      ;
; -0.235 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.228      ;
; -0.235 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.228      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.043 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.087      ; 1.941      ;
; 0.043 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.087      ; 1.941      ;
; 0.043 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.087      ; 1.941      ;
; 0.043 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.087      ; 1.941      ;
; 0.043 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.087      ; 1.941      ;
; 0.087 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.130      ; 1.940      ;
; 0.087 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.130      ; 1.940      ;
; 0.087 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.130      ; 1.940      ;
; 0.087 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.130      ; 1.940      ;
; 0.087 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.130      ; 1.940      ;
; 0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.155      ; 1.941      ;
; 0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.155      ; 1.941      ;
; 0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.155      ; 1.941      ;
; 0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.155      ; 1.941      ;
; 0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.155      ; 1.941      ;
; 0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.155      ; 1.941      ;
; 0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.155      ; 1.941      ;
; 0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.155      ; 1.941      ;
; 0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.155      ; 1.941      ;
; 0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.155      ; 1.941      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.189      ; 1.942      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.189      ; 1.942      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.189      ; 1.942      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.189      ; 1.942      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.189      ; 1.942      ;
; 0.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.203      ; 1.942      ;
; 0.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.203      ; 1.942      ;
; 0.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.203      ; 1.942      ;
; 0.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.203      ; 1.942      ;
; 0.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.203      ; 1.942      ;
; 0.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.203      ; 1.942      ;
; 0.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.203      ; 1.942      ;
; 0.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.203      ; 1.942      ;
; 0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.217      ; 1.943      ;
; 0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.217      ; 1.943      ;
; 0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.217      ; 1.943      ;
; 0.212 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.257      ; 1.942      ;
; 0.212 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.257      ; 1.942      ;
; 0.212 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.257      ; 1.942      ;
; 0.212 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.257      ; 1.942      ;
; 0.212 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.257      ; 1.942      ;
; 0.212 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.257      ; 1.942      ;
; 0.212 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.257      ; 1.942      ;
; 0.217 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.258      ; 1.938      ;
; 0.220 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.949      ;
; 0.220 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.949      ;
; 0.220 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.949      ;
; 0.220 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.949      ;
; 0.220 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.949      ;
; 0.220 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.949      ;
; 0.220 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.949      ;
; 0.220 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.949      ;
; 0.230 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.281      ; 1.948      ;
; 0.241 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.293      ; 1.949      ;
; 0.241 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.293      ; 1.949      ;
; 0.241 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.293      ; 1.949      ;
; 0.241 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.293      ; 1.949      ;
; 0.241 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.293      ; 1.949      ;
; 0.241 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.293      ; 1.949      ;
; 0.241 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.293      ; 1.949      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.294      ; 1.948      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.294      ; 1.948      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.294      ; 1.948      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.294      ; 1.948      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.294      ; 1.948      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.294      ; 1.948      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.294      ; 1.948      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.294      ; 1.948      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.294      ; 1.948      ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.634      ;
; 1.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.634      ;
; 1.973 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.611      ;
; 1.973 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.611      ;
; 1.976 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.608      ;
; 1.976 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.608      ;
; 1.990 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.594      ;
; 1.990 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.594      ;
; 2.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.579      ;
; 2.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.579      ;
; 2.012 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.574      ;
; 2.012 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.574      ;
; 2.035 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.550      ;
; 2.035 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.550      ;
; 2.038 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.547      ;
; 2.038 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.547      ;
; 2.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.545      ;
; 2.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.545      ;
; 2.044 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.541      ;
; 2.044 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.541      ;
; 2.047 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.538      ;
; 2.047 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.538      ;
; 2.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.529      ;
; 2.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.529      ;
; 2.056 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.528      ;
; 2.056 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.528      ;
; 2.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.501      ;
; 2.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.501      ;
; 2.096 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.488      ;
; 2.096 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.488      ;
; 2.103 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.482      ;
; 2.103 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.482      ;
; 2.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.456      ;
; 2.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.456      ;
; 2.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.457      ;
; 2.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.457      ;
; 2.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.440      ;
; 2.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.440      ;
; 2.180 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.405      ;
; 2.180 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.405      ;
; 2.185 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.400      ;
; 2.185 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.400      ;
; 2.207 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.378      ;
; 2.207 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.352     ; 1.378      ;
; 2.272 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.312      ;
; 2.272 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.353     ; 1.312      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.901 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.138      ;
; 2.937 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.084      ; 2.156      ;
; 2.980 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.942      ;
; 2.980 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.942      ;
; 2.980 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 1.941      ;
; 2.980 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.079     ; 1.928      ;
; 2.980 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.079     ; 1.928      ;
; 2.980 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.079     ; 1.928      ;
; 2.980 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.079     ; 1.928      ;
; 2.980 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.079     ; 1.928      ;
; 2.980 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.942      ;
; 2.980 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.942      ;
; 2.980 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 1.941      ;
; 2.980 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.942      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 1.940      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 1.940      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 1.940      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 1.940      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 1.940      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 1.950      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 1.950      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 1.950      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 1.950      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 1.950      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 1.950      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 1.950      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 1.950      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.942      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.942      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.942      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 1.950      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 1.950      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.942      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.942      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.942      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.942      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.063     ; 1.943      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.063     ; 1.943      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.942      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.063     ; 1.943      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 1.950      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.073     ; 1.933      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.072     ; 1.934      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.072     ; 1.934      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.072     ; 1.934      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.072     ; 1.934      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.072     ; 1.934      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.072     ; 1.934      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.072     ; 1.934      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.072     ; 1.934      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.072     ; 1.934      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.063     ; 1.943      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.081     ; 1.925      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.073     ; 1.933      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.073     ; 1.933      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.930      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.932      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.932      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.932      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.932      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.932      ;
; 2.981 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.932      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.931      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.940      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.941      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.941      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.940      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.940      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.940      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.941      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.940      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.940      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.941      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.940      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.941      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.941      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.941      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.940      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.940      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.941      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 1.941      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.940      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.940      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.940      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 1.940      ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 39.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.030     ; 1.730      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
; 40.444 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.171      ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.448 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.342      ; 1.048      ;
; -0.448 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.342      ; 1.048      ;
; -0.448 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.342      ; 1.048      ;
; -0.448 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.342      ; 1.048      ;
; -0.448 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.342      ; 1.048      ;
; -0.448 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.342      ; 1.048      ;
; -0.448 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.342      ; 1.048      ;
; -0.431 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.343      ; 1.066      ;
; -0.431 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.343      ; 1.066      ;
; -0.419 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.073      ;
; -0.419 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.073      ;
; -0.419 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.073      ;
; -0.419 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.073      ;
; -0.419 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.073      ;
; -0.419 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.073      ;
; -0.419 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.073      ;
; -0.419 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.073      ;
; -0.419 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.073      ;
; -0.419 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.073      ;
; -0.419 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.073      ;
; -0.418 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.339      ; 1.075      ;
; -0.416 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.353      ; 1.091      ;
; -0.410 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.081      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.556      ; 1.713      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.556      ; 1.713      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.556      ; 1.713      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.556      ; 1.713      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.556      ; 1.713      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.556      ; 1.713      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.556      ; 1.713      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.556      ; 1.713      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.556      ; 1.713      ;
; -0.005 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.555      ; 1.714      ;
; -0.005 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.555      ; 1.714      ;
; -0.005 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.555      ; 1.714      ;
; -0.005 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.555      ; 1.714      ;
; -0.005 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.555      ; 1.714      ;
; -0.005 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.555      ; 1.714      ;
; -0.005 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.555      ; 1.714      ;
; 0.007  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.542      ; 1.713      ;
; 0.017  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.533      ; 1.714      ;
; 0.017  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.533      ; 1.714      ;
; 0.017  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.533      ; 1.714      ;
; 0.017  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.533      ; 1.714      ;
; 0.017  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.533      ; 1.714      ;
; 0.017  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.533      ; 1.714      ;
; 0.017  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.533      ; 1.714      ;
; 0.017  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.533      ; 1.714      ;
; 0.022  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.519      ; 1.705      ;
; 0.026  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.517      ; 1.707      ;
; 0.026  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.517      ; 1.707      ;
; 0.026  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.517      ; 1.707      ;
; 0.026  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.517      ; 1.707      ;
; 0.026  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.517      ; 1.707      ;
; 0.026  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.517      ; 1.707      ;
; 0.026  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.517      ; 1.707      ;
; 0.069  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.476      ; 1.709      ;
; 0.069  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.476      ; 1.709      ;
; 0.069  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.476      ; 1.709      ;
; 0.082  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.462      ; 1.708      ;
; 0.082  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.462      ; 1.708      ;
; 0.082  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.462      ; 1.708      ;
; 0.082  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.462      ; 1.708      ;
; 0.082  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.462      ; 1.708      ;
; 0.082  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.462      ; 1.708      ;
; 0.082  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.462      ; 1.708      ;
; 0.082  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.462      ; 1.708      ;
; 0.098  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.446      ; 1.708      ;
; 0.098  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.446      ; 1.708      ;
; 0.098  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.446      ; 1.708      ;
; 0.098  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.446      ; 1.708      ;
; 0.098  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.446      ; 1.708      ;
; 0.131  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.412      ; 1.707      ;
; 0.131  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.412      ; 1.707      ;
; 0.131  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.412      ; 1.707      ;
; 0.131  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.412      ; 1.707      ;
; 0.131  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.412      ; 1.707      ;
; 0.131  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.412      ; 1.707      ;
; 0.131  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.412      ; 1.707      ;
; 0.131  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.412      ; 1.707      ;
; 0.131  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.412      ; 1.707      ;
; 0.131  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.412      ; 1.707      ;
; 0.158  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.385      ; 1.707      ;
; 0.158  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.385      ; 1.707      ;
; 0.158  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.385      ; 1.707      ;
; 0.158  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.385      ; 1.707      ;
; 0.158  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.385      ; 1.707      ;
; 0.204  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.340      ; 1.708      ;
; 0.204  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.340      ; 1.708      ;
; 0.204  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.340      ; 1.708      ;
; 0.204  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.340      ; 1.708      ;
; 0.204  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.340      ; 1.708      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 1.359 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.486      ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.943 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.252      ;
; 0.943 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.252      ;
; 0.943 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.252      ;
; 0.943 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.252      ;
; 0.943 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.252      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.307      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.307      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.307      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.307      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.307      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.128      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.128      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.128      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.128      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.128      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.128      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.128      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.128      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.128      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.128      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.128      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.128      ;
; 1.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.133      ;
; 1.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.133      ;
; 1.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.133      ;
; 1.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.133      ;
; 1.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.133      ;
; 1.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.133      ;
; 1.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.133      ;
; 1.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.133      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.138      ;
; 1.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.178      ;
; 1.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.178      ;
; 1.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.178      ;
; 1.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.178      ;
; 1.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.178      ;
; 1.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.178      ;
; 1.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.178      ;
; 1.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.178      ;
; 1.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.178      ;
; 1.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.178      ;
; 1.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.178      ;
; 1.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.178      ;
; 1.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.183      ;
; 1.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.183      ;
; 1.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.183      ;
; 1.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.183      ;
; 1.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.183      ;
; 1.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.183      ;
; 1.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.183      ;
; 1.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.183      ;
; 1.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.193      ;
; 1.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.193      ;
; 1.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.193      ;
; 1.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.193      ;
; 1.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.193      ;
; 1.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.193      ;
; 1.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.193      ;
; 1.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.193      ;
; 1.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.193      ;
; 1.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.193      ;
; 1.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.193      ;
; 1.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.193      ;
; 1.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.193      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.252      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.252      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.252      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.252      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.252      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.252      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.252      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.252      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.252      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.307      ;
; 1.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.323      ;
; 1.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.323      ;
; 1.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.323      ;
; 1.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.323      ;
; 1.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.323      ;
; 1.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.323      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.352     ; 1.023      ;
; 1.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.352     ; 1.023      ;
; 1.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.352     ; 1.023      ;
; 1.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.352     ; 1.023      ;
; 1.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.352     ; 1.068      ;
; 1.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.352     ; 1.068      ;
; 1.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.352     ; 1.068      ;
; 1.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.352     ; 1.068      ;
; 1.316 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.374     ; 1.138      ;
; 1.316 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.374     ; 1.138      ;
; 1.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.374     ; 1.193      ;
; 1.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.374     ; 1.193      ;
; 1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.133      ;
; 1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.133      ;
; 1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.133      ;
; 1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.133      ;
; 1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.133      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.312      ;
; 1.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.145      ;
; 1.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.145      ;
; 1.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.145      ;
; 1.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.145      ;
; 1.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.145      ;
; 1.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.145      ;
; 1.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.145      ;
; 1.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.145      ;
; 1.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.145      ;
; 1.518 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.404     ; 1.330      ;
; 1.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.387     ; 0.944      ;
; 1.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.387     ; 0.944      ;
; 1.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.387     ; 0.944      ;
; 1.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.387     ; 0.944      ;
; 1.535 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.404     ; 1.347      ;
; 1.553 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.183      ;
; 1.553 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.183      ;
; 1.553 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.183      ;
; 1.553 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.183      ;
; 1.553 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.183      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.405     ; 1.355      ;
; 1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.200      ;
; 1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.200      ;
; 1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.200      ;
; 1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.200      ;
; 1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.200      ;
; 1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.200      ;
; 1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.200      ;
; 1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.200      ;
; 1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.200      ;
; 1.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.391     ; 1.350      ;
; 1.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.391     ; 1.350      ;
; 1.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.391     ; 1.350      ;
; 1.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.391     ; 1.350      ;
; 1.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.409     ; 1.059      ;
; 1.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.409     ; 1.059      ;
; 1.681 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.554     ; 1.323      ;
; 1.681 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.554     ; 1.323      ;
; 1.681 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.554     ; 1.323      ;
; 1.681 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.554     ; 1.323      ;
; 1.681 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.554     ; 1.323      ;
; 1.681 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.554     ; 1.323      ;
; 1.731 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.413     ; 1.482      ;
; 1.731 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.413     ; 1.482      ;
; 1.736 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.554     ; 1.378      ;
; 1.736 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.554     ; 1.378      ;
; 1.736 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.554     ; 1.378      ;
; 1.736 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.554     ; 1.378      ;
; 1.736 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.554     ; 1.378      ;
; 1.736 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.554     ; 1.378      ;
; 1.834 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.439     ; 1.227      ;
; 1.843 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.601     ; 1.054      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.217      ;
; 2.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.217      ;
; 2.156 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.236      ;
; 2.156 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.236      ;
; 2.171 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.252      ;
; 2.171 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.252      ;
; 2.186 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.266      ;
; 2.186 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.266      ;
; 2.221 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.302      ;
; 2.221 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.302      ;
; 2.232 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.313      ;
; 2.232 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.313      ;
; 2.233 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.314      ;
; 2.233 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.314      ;
; 2.243 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.324      ;
; 2.243 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.324      ;
; 2.245 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.325      ;
; 2.245 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.325      ;
; 2.261 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.342      ;
; 2.261 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.342      ;
; 2.263 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.343      ;
; 2.263 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.343      ;
; 2.292 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.374      ;
; 2.292 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.374      ;
; 2.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.379      ;
; 2.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.379      ;
; 2.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.379      ;
; 2.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.379      ;
; 2.301 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.381      ;
; 2.301 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.381      ;
; 2.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.401      ;
; 2.321 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.401      ;
; 2.322 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.402      ;
; 2.322 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.402      ;
; 2.323 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.404      ;
; 2.323 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.404      ;
; 2.325 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.406      ;
; 2.325 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.406      ;
; 2.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.421      ;
; 2.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.421      ;
; 2.342 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.423      ;
; 2.342 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.423      ;
; 2.344 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.424      ;
; 2.344 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.424      ;
; 2.349 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.429      ;
; 2.349 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.104     ; 1.429      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; -0.325 ; -0.141       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -0.325 ; -0.141       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -0.325 ; -0.141       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -0.325 ; -0.141       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -0.325 ; -0.141       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -0.325 ; -0.141       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -0.325 ; -0.141       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -0.325 ; -0.141       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -0.325 ; -0.141       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -0.323 ; -0.139       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -0.323 ; -0.139       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -0.323 ; -0.139       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -0.323 ; -0.139       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -0.323 ; -0.139       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -0.323 ; -0.139       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -0.323 ; -0.139       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -0.323 ; -0.139       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -0.322 ; -0.092       ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -0.322 ; -0.092       ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -0.320 ; -0.136       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -0.320 ; -0.136       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -0.320 ; -0.136       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -0.320 ; -0.136       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -0.320 ; -0.136       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -0.320 ; -0.136       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -0.320 ; -0.136       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -0.320 ; -0.090       ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0    ;
; 4.755 ; 4.971        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                     ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                                                 ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                                                 ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                                 ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                                ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                                ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                                ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                                 ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                             ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                             ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                                 ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                                 ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                                 ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                                 ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                 ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                                 ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                 ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                                 ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                 ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[9]                                                                                                 ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                  ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                               ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                               ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                               ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                               ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                               ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                               ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                                ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                                 ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 7.492 ; 7.708        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ;
; 7.492 ; 7.708        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ;
; 7.492 ; 7.708        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ;
; 7.492 ; 7.708        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ;
; 7.492 ; 7.708        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ;
; 7.492 ; 7.708        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ;
; 7.492 ; 7.708        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ;
; 7.492 ; 7.708        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ;
; 7.492 ; 7.708        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k               ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]       ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]       ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]       ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]       ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]       ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]       ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.631 ; 20.847       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.633 ; 20.849       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k               ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]       ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]       ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]       ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]       ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]       ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]       ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]        ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]        ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]        ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]        ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]        ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]        ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]        ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|camera_pwnd_reg|clk            ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk              ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk              ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk              ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk              ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk              ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk              ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[4]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[5]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[6]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[7]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[8]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[9]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k|clk                      ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|camera_rstn_reg|clk            ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[3]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[4]|clk                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                             ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 62.297  ; 62.481       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.297  ; 62.481       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.300  ; 62.516       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.300  ; 62.516       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.473  ; 62.473       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.473  ; 62.473       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.473  ; 62.473       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 62.477  ; 62.477       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.477  ; 62.477       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.499  ; 62.499       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.499  ; 62.499       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.501  ; 62.501       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.501  ; 62.501       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.522  ; 62.522       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.522  ; 62.522       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.526  ; 62.526       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.526  ; 62.526       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.526  ; 62.526       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 123.000 ; 125.000      ; 2.000          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 123.000 ; 125.000      ; 2.000          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 1.247  ; 2.096 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 1.073  ; 1.871 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 1.072  ; 1.872 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 0.950  ; 1.716 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.335 ; 0.176 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 1.042  ; 1.829 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 1.247  ; 2.096 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 0.988  ; 1.785 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 0.893  ; 1.666 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 1.841  ; 2.635 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 1.760  ; 2.603 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; 2.396  ; 3.208 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 2.369  ; 3.208 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 2.396  ; 3.193 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 2.300  ; 3.091 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 2.270  ; 3.052 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 2.259  ; 3.034 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 2.131  ; 2.897 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 2.279  ; 3.099 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 2.266  ; 3.064 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 2.308  ; 3.093 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 2.114  ; 2.875 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 2.143  ; 2.908 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 2.128  ; 2.894 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 2.158  ; 2.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 2.258  ; 3.032 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 2.275  ; 3.054 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 2.149  ; 2.915 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 0.521  ; 0.015  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -0.823 ; -1.605 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -0.825 ; -1.609 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.681 ; -1.440 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 0.521  ; 0.015  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -0.795 ; -1.568 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -0.857 ; -1.686 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -0.759 ; -1.531 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -0.652 ; -1.411 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -0.946 ; -1.745 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -0.798 ; -1.560 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; -1.740 ; -2.487 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -1.987 ; -2.808 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -2.016 ; -2.804 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -1.919 ; -2.695 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -1.890 ; -2.657 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -1.884 ; -2.651 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -1.756 ; -2.508 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -1.900 ; -2.702 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -1.886 ; -2.669 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -1.926 ; -2.697 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -1.740 ; -2.487 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -1.768 ; -2.519 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -1.754 ; -2.506 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -1.782 ; -2.540 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -1.883 ; -2.649 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -1.900 ; -2.671 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -1.774 ; -2.526 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                    ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 5.003 ; 5.200 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 5.937 ; 5.500 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 3.759 ;       ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; lcd_rgb[*]   ; CLOCK                                ; 3.964 ; 4.385 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 2.394 ; 2.602 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 2.327 ; 2.463 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 2.112 ; 2.216 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 3.964 ; 4.385 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 2.340 ; 2.476 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 2.437 ; 2.572 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 2.372 ; 2.507 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 2.332 ; 2.459 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 2.254 ; 2.374 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 2.346 ; 2.463 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 2.187 ; 2.294 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 2.602 ; 2.754 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 2.355 ; 2.483 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 2.473 ; 2.612 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 2.267 ; 2.405 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 2.249 ; 2.371 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC    ; CLOCK                                ; 2.679 ; 2.906 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 2.880 ; 3.101 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 5.546 ; 6.025 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 3.829 ; 4.078 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 3.756 ; 3.931 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 3.707 ; 3.874 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 5.546 ; 6.025 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 3.776 ; 3.952 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 3.982 ; 4.170 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 3.836 ; 4.010 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 3.745 ; 3.897 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 3.810 ; 3.971 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 3.828 ; 3.989 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 3.680 ; 3.839 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 4.042 ; 4.220 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 4.000 ; 4.201 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 4.112 ; 4.318 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 3.911 ; 4.121 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 3.809 ; 3.974 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 1.496 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 2.463 ; 2.578 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 3.099 ; 3.305 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;       ; 1.613 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 4.861 ; 4.447 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 2.752 ; 2.654 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 2.678 ; 2.585 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 2.966 ; 2.852 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 2.682 ; 2.588 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 2.923 ; 2.803 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 2.649 ; 2.559 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 2.732 ; 2.620 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 2.978 ; 2.797 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 2.887 ; 2.705 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 2.782 ; 2.617 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 4.861 ; 4.447 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 2.906 ; 2.717 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 2.711 ; 2.602 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 2.711 ; 2.602 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 2.522 ; 2.433 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 2.128 ; 2.239 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 4.526 ; 4.951 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 2.940 ; 3.067 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 2.704 ; 2.830 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 2.878 ; 3.022 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 2.563 ; 2.683 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 2.701 ; 2.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 4.526 ; 4.951 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 3.031 ; 3.173 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 2.734 ; 2.867 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 2.775 ; 2.956 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 2.708 ; 2.827 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 2.812 ; 3.003 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 2.540 ; 2.707 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 2.587 ; 2.766 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 2.778 ; 2.975 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 2.702 ; 2.891 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 2.564 ; 2.734 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 2.616 ; 2.456 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 2.191 ; 2.154 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 2.632 ; 2.521 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 2.684 ; 2.571 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 1.487 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;       ; 1.530 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 4.179 ; 3.704 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 5.799 ; 5.367 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 3.626 ;       ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; lcd_rgb[*]   ; CLOCK                                ; 1.711 ; 1.813 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 1.987 ; 2.191 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 1.919 ; 2.050 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 1.711 ; 1.813 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 3.561 ; 3.979 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 1.932 ; 2.063 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 2.025 ; 2.155 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 1.962 ; 2.094 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 1.923 ; 2.046 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 1.850 ; 1.965 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 1.937 ; 2.051 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 1.784 ; 1.888 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 2.183 ; 2.329 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 1.946 ; 2.069 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 2.058 ; 2.192 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 1.861 ; 1.994 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 1.845 ; 1.962 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC    ; CLOCK                                ; 1.950 ; 2.177 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 2.244 ; 2.386 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 2.261 ; 2.410 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 2.409 ; 2.646 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 2.334 ; 2.498 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 2.279 ; 2.426 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 4.115 ; 4.576 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 2.354 ; 2.519 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 2.551 ; 2.728 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 2.403 ; 2.560 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 2.323 ; 2.465 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 2.386 ; 2.536 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 2.403 ; 2.554 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 2.261 ; 2.410 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 2.609 ; 2.776 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 2.561 ; 2.742 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 2.667 ; 2.853 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 2.476 ; 2.665 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 2.358 ; 2.504 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 1.265 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 2.183 ; 2.293 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 2.792 ; 2.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;       ; 1.380 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 2.363 ; 2.276 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 2.461 ; 2.367 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 2.389 ; 2.300 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 2.665 ; 2.556 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 2.392 ; 2.302 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 2.625 ; 2.510 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 2.363 ; 2.276 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 2.443 ; 2.336 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 2.684 ; 2.507 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 2.598 ; 2.420 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 2.496 ; 2.335 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 4.568 ; 4.159 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 2.616 ; 2.432 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 2.240 ; 2.154 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 2.422 ; 2.317 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 2.240 ; 2.154 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 1.865 ; 1.976 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 2.261 ; 2.395 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 2.641 ; 2.763 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 2.415 ; 2.536 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 2.582 ; 2.720 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 2.279 ; 2.395 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 2.412 ; 2.527 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 4.235 ; 4.655 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 2.727 ; 2.864 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 2.443 ; 2.572 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 2.486 ; 2.664 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 2.418 ; 2.533 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 2.522 ; 2.709 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 2.261 ; 2.424 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 2.306 ; 2.481 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 2.489 ; 2.681 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 2.416 ; 2.601 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 2.284 ; 2.451 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 2.337 ; 2.181 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 1.922 ; 1.886 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 2.347 ; 2.240 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 2.395 ; 2.287 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 1.252 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;       ; 1.294 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.671 ; 2.651 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.952 ; 2.925 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.980 ; 2.960 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.840 ; 2.820 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.854 ; 2.834 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.671 ; 2.651 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.455 ; 4.731 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.952 ; 2.925 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.854 ; 2.834 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 3.248 ; 3.289 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.881 ; 2.861 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.970 ; 3.011 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.920 ; 2.961 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.970 ; 3.011 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.970 ; 3.011 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.760 ; 2.801 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.760 ; 2.801 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.390 ; 2.370 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.653 ; 2.626 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.687 ; 2.667 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.552 ; 2.532 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.565 ; 2.545 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.390 ; 2.370 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.173 ; 4.449 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.653 ; 2.626 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.565 ; 2.545 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.947 ; 2.988 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.591 ; 2.571 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.680 ; 2.721 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.632 ; 2.673 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.680 ; 2.721 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.680 ; 2.721 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.479 ; 2.520 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.479 ; 2.520 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.774     ; 2.794     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 3.077     ; 3.104     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 3.117     ; 3.137     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.961     ; 2.981     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.977     ; 2.997     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.774     ; 2.794     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.849     ; 4.573     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 3.077     ; 3.104     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.977     ; 2.997     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 3.469     ; 3.428     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 3.011     ; 3.031     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 3.161     ; 3.120     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 3.100     ; 3.059     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 3.161     ; 3.120     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 3.161     ; 3.120     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.924     ; 2.883     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.924     ; 2.883     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.488     ; 2.508     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.772     ; 2.799     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.817     ; 2.837     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.668     ; 2.688     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.683     ; 2.703     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.488     ; 2.508     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.562     ; 4.286     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.772     ; 2.799     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.683     ; 2.703     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 3.161     ; 3.120     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.715     ; 2.735     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.865     ; 2.824     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.807     ; 2.766     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.865     ; 2.824     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.865     ; 2.824     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.638     ; 2.597     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.638     ; 2.597     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                    ;
+------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                  ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                       ; -4.507   ; -1.217  ; -4.377   ; -0.448  ; -3.201              ;
;  CLOCK                                                                 ; 14.393   ; 0.187   ; N/A      ; N/A     ; 9.263               ;
;  CMOS_PCLK                                                             ; -2.267   ; -1.217  ; -0.829   ; -0.007  ; -3.201              ;
;  reg_config:reg_config_inst|clock_20k                                  ; -4.229   ; -0.413  ; -1.091   ; -0.448  ; -1.487              ;
;  u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -3.672   ; 0.178   ; -4.377   ; 1.179   ; 7.361               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.747   ; -0.281  ; 37.741   ; 0.873   ; 20.550              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 122.526  ; 0.796   ; -1.432   ; 2.136   ; 62.220              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -4.507   ; -0.816  ; 0.462    ; 0.943   ; 4.663               ;
; Design-wide TNS                                                        ; -273.387 ; -11.726 ; -323.286 ; -9.949  ; -182.121            ;
;  CLOCK                                                                 ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  CMOS_PCLK                                                             ; -97.373  ; -3.602  ; -36.317  ; -0.098  ; -115.206            ;
;  reg_config:reg_config_inst|clock_20k                                  ; -153.440 ; -7.879  ; -23.983  ; -9.851  ; -66.915             ;
;  u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -7.253   ; 0.000   ; -263.650 ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.747   ; -0.281  ; 0.000    ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000   ; -2.864   ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -14.574  ; -1.631  ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 2.434  ; 2.806 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 2.062  ; 2.318 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.108  ; 2.339 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 1.791  ; 2.095 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.335 ; 0.176 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 1.986  ; 2.236 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 2.434  ; 2.806 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 1.862  ; 2.190 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 1.633  ; 1.931 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 3.836  ; 4.141 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 3.832  ; 4.003 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; 4.968  ; 5.275 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 4.839  ; 5.195 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 4.968  ; 5.275 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 4.756  ; 4.975 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 4.677  ; 4.913 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 4.648  ; 4.951 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 4.330  ; 4.608 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 4.636  ; 4.959 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 4.673  ; 4.952 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 4.721  ; 4.976 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 4.284  ; 4.566 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 4.341  ; 4.622 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 4.332  ; 4.615 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 4.379  ; 4.665 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 4.650  ; 4.953 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 4.637  ; 4.966 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 4.350  ; 4.632 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 1.500  ; 1.309  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -0.823 ; -1.250 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -0.825 ; -1.266 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.681 ; -0.999 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 1.500  ; 1.309  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -0.795 ; -1.181 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -0.857 ; -1.388 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -0.759 ; -1.211 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -0.652 ; -0.919 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -0.946 ; -1.569 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -0.798 ; -1.283 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; -1.740 ; -2.487 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -1.987 ; -2.808 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -2.016 ; -2.804 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -1.919 ; -2.695 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -1.890 ; -2.657 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -1.884 ; -2.651 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -1.756 ; -2.508 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -1.900 ; -2.702 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -1.886 ; -2.669 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -1.926 ; -2.697 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -1.740 ; -2.487 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -1.768 ; -2.519 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -1.754 ; -2.506 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -1.782 ; -2.540 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -1.883 ; -2.649 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -1.900 ; -2.671 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -1.774 ; -2.526 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 10.875 ; 10.582 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 10.858 ; 10.766 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 7.882  ;        ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; lcd_rgb[*]   ; CLOCK                                ; 7.921  ; 7.899  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 5.646  ; 5.387  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 5.495  ; 5.213  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 4.923  ; 4.697  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 7.921  ; 7.899  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 5.472  ; 5.191  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 5.729  ; 5.378  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 5.618  ; 5.266  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 5.499  ; 5.184  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 5.249  ; 4.968  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 5.478  ; 5.168  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 5.208  ; 4.879  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 6.103  ; 5.780  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 5.526  ; 5.212  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 5.960  ; 5.531  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 5.388  ; 5.101  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 5.287  ; 5.048  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC    ; CLOCK                                ; 6.351  ; 6.103  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 6.605  ; 6.439  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 11.639 ; 11.621 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 9.024  ; 8.772  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 8.849  ; 8.590  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 8.681  ; 8.454  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 11.639 ; 11.621 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 8.849  ; 8.579  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 9.408  ; 9.017  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 9.045  ; 8.710  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 8.800  ; 8.498  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 8.871  ; 8.585  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 8.949  ; 8.646  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 8.677  ; 8.376  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 9.440  ; 9.052  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 9.371  ; 9.070  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 9.786  ; 9.370  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 9.224  ; 8.960  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 8.921  ; 8.649  ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 3.215  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 5.537  ; 5.390  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 7.079  ; 6.830  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;        ; 3.181  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 8.939  ; 8.906  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 5.854  ; 6.030  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 5.762  ; 5.927  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 6.326  ; 6.580  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 5.738  ; 5.900  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 6.211  ; 6.442  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 5.641  ; 5.780  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 5.795  ; 5.949  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 6.197  ; 6.375  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 5.995  ; 6.127  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 5.851  ; 5.971  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 8.939  ; 8.906  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 6.056  ; 6.181  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 5.794  ; 5.928  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 5.794  ; 5.928  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 5.421  ; 5.536  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 4.774  ; 4.763  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 9.090  ; 9.149  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 6.833  ; 6.557  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 6.220  ; 6.056  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 6.639  ; 6.420  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 5.892  ; 5.785  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 6.250  ; 6.044  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 9.090  ; 9.149  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 6.990  ; 6.702  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 6.298  ; 6.123  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 6.389  ; 6.181  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 6.232  ; 6.049  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 6.443  ; 6.278  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 5.780  ; 5.697  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 5.848  ; 5.794  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 6.395  ; 6.225  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 6.141  ; 6.037  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 5.816  ; 5.769  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 5.505  ; 5.537  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 4.779  ; 4.870  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 5.634  ; 5.715  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 5.760  ; 5.937  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 3.218  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;        ; 3.116  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 4.179 ; 3.704 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 5.799 ; 5.367 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 3.626 ;       ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; lcd_rgb[*]   ; CLOCK                                ; 1.711 ; 1.813 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 1.987 ; 2.191 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 1.919 ; 2.050 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 1.711 ; 1.813 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 3.561 ; 3.979 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 1.932 ; 2.063 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 2.025 ; 2.155 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 1.962 ; 2.094 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 1.923 ; 2.046 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 1.850 ; 1.965 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 1.937 ; 2.051 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 1.784 ; 1.888 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 2.183 ; 2.329 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 1.946 ; 2.069 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 2.058 ; 2.192 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 1.861 ; 1.994 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 1.845 ; 1.962 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC    ; CLOCK                                ; 1.950 ; 2.177 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 2.244 ; 2.386 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 2.261 ; 2.410 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 2.409 ; 2.646 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 2.334 ; 2.498 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 2.279 ; 2.426 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 4.115 ; 4.576 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 2.354 ; 2.519 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 2.551 ; 2.728 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 2.403 ; 2.560 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 2.323 ; 2.465 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 2.386 ; 2.536 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 2.403 ; 2.554 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 2.261 ; 2.410 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 2.609 ; 2.776 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 2.561 ; 2.742 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 2.667 ; 2.853 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 2.476 ; 2.665 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 2.358 ; 2.504 ; Fall       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 1.265 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 2.183 ; 2.293 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 2.792 ; 2.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;       ; 1.380 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 2.363 ; 2.276 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 2.461 ; 2.367 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 2.389 ; 2.300 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 2.665 ; 2.556 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 2.392 ; 2.302 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 2.625 ; 2.510 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 2.363 ; 2.276 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 2.443 ; 2.336 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 2.684 ; 2.507 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 2.598 ; 2.420 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 2.496 ; 2.335 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 4.568 ; 4.159 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 2.616 ; 2.432 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 2.240 ; 2.154 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 2.422 ; 2.317 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 2.240 ; 2.154 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 1.865 ; 1.976 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 2.261 ; 2.395 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 2.641 ; 2.763 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 2.415 ; 2.536 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 2.582 ; 2.720 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 2.279 ; 2.395 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 2.412 ; 2.527 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 4.235 ; 4.655 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 2.727 ; 2.864 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 2.443 ; 2.572 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 2.486 ; 2.664 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 2.418 ; 2.533 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 2.522 ; 2.709 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 2.261 ; 2.424 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 2.306 ; 2.481 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 2.489 ; 2.681 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 2.416 ; 2.601 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 2.284 ; 2.451 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 2.337 ; 2.181 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 1.922 ; 1.886 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 2.347 ; 2.240 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 2.395 ; 2.287 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 1.252 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;       ; 1.294 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin         ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; S_CLK       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_CKE       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCS       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NWE       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCAS      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NRAS      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[8]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[9]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[10]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[11]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[12]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HSYNC   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VSYNC   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SCLK   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_XCLK   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_rst_n  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_pwdn   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[6]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[7]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[8]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[9]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[10]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[11]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[12]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[13]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[14]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[15]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SDAT   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------+
; Input Transition Times                                        ;
+------------+--------------+-----------------+-----------------+
; Pin        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------+--------------+-----------------+-----------------+
; KEY1       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[0]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[1]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[2]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[3]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[4]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[5]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[6]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[7]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[8]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[9]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[10]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[11]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[12]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[13]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[14]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[15]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_SDAT  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLOCK      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_PCLK  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[0] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_HREF  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_VSYNC ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[1] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[2] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[3] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[4] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[5] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[6] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[7] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_NCS       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_NCAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_NRAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DQM[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_BA[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; S_A[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_XCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; cmos_rst_n  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_SDAT   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_NCS       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_NCAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_NRAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DQM[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_BA[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; S_A[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_XCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; cmos_rst_n  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_SDAT   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_CKE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_NCS       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NWE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_NCAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_NRAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DQM[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DQM[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_BA[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_BA[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_A[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGA_HSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGA_VSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_rgb[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; lcd_rgb[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CMOS_SCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; CMOS_XCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; cmos_rst_n  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cmos_pwdn   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_DB[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; CMOS_SDAT   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                           ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; CMOS_PCLK                                                             ; 308      ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK                                                             ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK                                                             ; 23       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k                                  ; 2135     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k                                  ; 22       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 219      ; 1376     ; 0        ; 495      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 20       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 849      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 31       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 30       ; 0        ; 0        ; 10       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 11       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 7617     ; 30       ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                            ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; CMOS_PCLK                                                             ; 308      ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK                                                             ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK                                                             ; 23       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k                                  ; 2135     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k                                  ; 22       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 219      ; 1376     ; 0        ; 495      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 20       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 849      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 31       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 30       ; 0        ; 0        ; 10       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 11       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 7617     ; 30       ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK                                                             ; 69       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k                                  ; 23       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 43       ; 0        ; 22       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 86       ; 43       ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 290      ; 0        ; 1        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 128      ; 64       ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                         ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK                                                             ; 69       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k                                  ; 23       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 43       ; 0        ; 22       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 86       ; 43       ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 290      ; 0        ; 1        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 128      ; 64       ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 89    ; 89   ;
; Unconstrained Output Ports      ; 59    ; 59   ;
; Unconstrained Output Port Paths ; 400   ; 400  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Thu May 11 09:24:41 2017
Info: Command: quartus_sta sdram_ov5640_vga -c sdram_ov5640_vga
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4en1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_nen1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram_ov5640_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK CLOCK
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 4 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 65 -duty_cycle 50.00 -name {u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]} {u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK
    Info (332105): create_clock -period 1.000 -name reg_config:reg_config_inst|clock_20k reg_config:reg_config_inst|clock_20k
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.507
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.507       -14.574 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.229      -153.440 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -3.672        -7.253 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.267       -97.373 CMOS_PCLK 
    Info (332119):    -0.747        -0.747 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.393         0.000 CLOCK 
    Info (332119):   122.526         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -1.217
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.217        -3.509 CMOS_PCLK 
    Info (332119):    -0.816        -1.631 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.196        -1.687 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.151        -0.151 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.433         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454         0.000 CLOCK 
    Info (332119):     1.927         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -4.377
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.377      -263.650 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.432        -2.864 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.945       -20.455 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.829       -36.317 CMOS_PCLK 
    Info (332119):     0.462         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    37.741         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.317
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.317        -6.344 reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.165         0.000 CMOS_PCLK 
    Info (332119):     2.074         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.207         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.761         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.758         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -115.206 CMOS_PCLK 
    Info (332119):    -1.487       -66.915 reg_config:reg_config_inst|clock_20k 
    Info (332119):     4.695         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.391         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.743         0.000 CLOCK 
    Info (332119):    20.551         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.220         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.134
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.134       -13.064 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.828      -138.904 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -3.284        -6.474 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.106       -86.385 CMOS_PCLK 
    Info (332119):    -0.535        -0.535 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.724         0.000 CLOCK 
    Info (332119):   122.642         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -1.145
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.145        -3.602 CMOS_PCLK 
    Info (332119):    -0.717        -1.432 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.281        -0.281 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.059        -0.074 reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.382         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402         0.000 CLOCK 
    Info (332119):     1.737         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -3.931
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.931      -234.804 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.091       -23.983 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.835        -1.670 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.745       -31.550 CMOS_PCLK 
    Info (332119):     0.816         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    37.951         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.197
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.197        -3.685 reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.080         0.000 CMOS_PCLK 
    Info (332119):     1.856         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.989         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.473         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.229         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -115.206 CMOS_PCLK 
    Info (332119):    -1.487       -66.915 reg_config:reg_config_inst|clock_20k 
    Info (332119):     4.663         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.361         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.751         0.000 CLOCK 
    Info (332119):    20.550         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.220         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.441
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.441        -3.949 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.260        -2.500 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.226       -39.549 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.571        -0.571 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.416        -4.947 CMOS_PCLK 
    Info (332119):    17.632         0.000 CLOCK 
    Info (332119):   123.885         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.707
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.707        -2.794 CMOS_PCLK 
    Info (332119):    -0.527        -1.053 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.413        -7.879 reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.068         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.178         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187         0.000 CLOCK 
    Info (332119):     0.796         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -1.942
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.942       -94.307 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.283        -5.918 reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.043         0.000 CMOS_PCLK 
    Info (332119):     1.950         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.901         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    39.893         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.448
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.448        -9.851 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.007        -0.098 CMOS_PCLK 
    Info (332119):     0.873         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.943         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.179         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.136         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -106.558 CMOS_PCLK 
    Info (332119):    -1.000       -45.000 reg_config:reg_config_inst|clock_20k 
    Info (332119):     4.734         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.429         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.263         0.000 CLOCK 
    Info (332119):    20.630         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.297         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 496 megabytes
    Info: Processing ended: Thu May 11 09:24:56 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:08


