=====
SETUP
5.552
9.742
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_0_s0
9.742
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_23_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_1_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_2_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_3_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_4_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_5_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_6_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_7_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_8_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_9_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_10_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_11_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_18_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_19_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_20_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_21_s0
9.102
=====
SETUP
6.192
9.102
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_22_s0
9.102
=====
SETUP
6.198
9.096
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_12_s0
9.096
=====
SETUP
6.198
9.096
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_13_s0
9.096
=====
SETUP
6.198
9.096
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_14_s0
9.096
=====
SETUP
6.198
9.096
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_15_s0
9.096
=====
SETUP
6.198
9.096
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_16_s0
9.096
=====
SETUP
6.198
9.096
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n129_s1
6.872
7.243
n32_s2
7.662
8.232
n32_s1
8.404
8.731
count_value_reg_17_s0
9.096
=====
SETUP
6.842
8.452
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n29_s
6.872
7.243
n28_s
7.243
7.278
n27_s
7.278
7.313
n26_s
7.313
7.348
n25_s
7.348
7.384
n24_s
7.384
7.419
n23_s
7.419
7.454
n22_s
7.454
7.489
n21_s
7.489
7.524
n20_s
7.524
7.560
n19_s
7.560
7.595
n18_s
7.595
7.630
n17_s
7.630
7.665
n16_s
7.665
7.700
n15_s
7.700
7.736
n14_s
7.736
7.771
n13_s
7.771
7.806
n12_s
7.806
7.841
n11_s
7.841
7.876
n10_s
7.876
7.912
n9_s
7.912
7.947
n8_s
7.947
7.982
n7_s
7.982
8.452
count_value_reg_23_s0
8.452
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
IO_voltage_reg2_s2
3.583
3.785
n134_s3
3.787
4.019
IO_voltage_reg2_s2
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
IO_voltage_reg_s1
3.583
3.785
n131_s2
3.787
4.019
IO_voltage_reg_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_0_s0
3.583
3.785
n79_s2
3.787
4.019
count_value_reg2_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_2_s0
3.583
3.785
n77_s
3.787
4.019
count_value_reg2_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_6_s0
3.583
3.785
n73_s
3.787
4.019
count_value_reg2_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_8_s0
3.583
3.785
n71_s
3.787
4.019
count_value_reg2_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_12_s0
3.583
3.785
n67_s
3.787
4.019
count_value_reg2_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_14_s0
3.583
3.785
n65_s
3.787
4.019
count_value_reg2_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_18_s0
3.583
3.785
n61_s
3.787
4.019
count_value_reg2_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_20_s0
3.583
3.785
n59_s
3.787
4.019
count_value_reg2_20_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_0_s0
3.583
3.785
n30_s2
3.787
4.019
count_value_reg_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_2_s0
3.583
3.785
n28_s
3.787
4.019
count_value_reg_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_12_s0
3.583
3.785
n18_s
3.787
4.019
count_value_reg_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_14_s0
3.583
3.785
n16_s
3.787
4.019
count_value_reg_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_18_s0
3.583
3.785
n12_s
3.787
4.019
count_value_reg_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_20_s0
3.583
3.785
n10_s
3.787
4.019
count_value_reg_20_s0
4.019
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
count_value_reg_6_s0
3.583
3.785
n24_s
3.789
4.021
count_value_reg_6_s0
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
count_value_reg_8_s0
3.583
3.785
n22_s
3.789
4.021
count_value_reg_8_s0
4.021
=====
HOLD
0.542
4.136
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_15_s0
3.583
3.784
n64_s
3.904
4.136
count_value_reg2_15_s0
4.136
=====
HOLD
0.542
4.136
3.594
Clock_ibuf
0.000
1.392
count_value_reg_3_s0
3.583
3.784
n27_s
3.904
4.136
count_value_reg_3_s0
4.136
=====
HOLD
0.542
4.136
3.594
Clock_ibuf
0.000
1.392
count_value_reg_4_s0
3.583
3.784
n26_s
3.904
4.136
count_value_reg_4_s0
4.136
=====
HOLD
0.542
4.136
3.594
Clock_ibuf
0.000
1.392
count_value_reg_10_s0
3.583
3.784
n20_s
3.904
4.136
count_value_reg_10_s0
4.136
=====
HOLD
0.542
4.136
3.594
Clock_ibuf
0.000
1.392
count_value_reg_11_s0
3.583
3.784
n19_s
3.904
4.136
count_value_reg_11_s0
4.136
=====
HOLD
0.542
4.136
3.594
Clock_ibuf
0.000
1.392
count_value_reg_17_s0
3.583
3.784
n13_s
3.904
4.136
count_value_reg_17_s0
4.136
=====
HOLD
0.546
4.139
3.594
Clock_ibuf
0.000
1.392
count_value_reg_9_s0
3.583
3.784
n21_s
3.907
4.139
count_value_reg_9_s0
4.139
