
*** Running vivado
    with args -log design_1_sim_clk_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sim_clk_gen_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_sim_clk_gen_0_0.tcl -notrace
Command: synth_design -top design_1_sim_clk_gen_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1902 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:01 . Memory (MB): peak = 1312.637 ; gain = 81.879 ; free physical = 77 ; free virtual = 2001
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sim_clk_gen_0_0' [/media/sf_SharedWork/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:57]
ERROR: [Synth 8-439] module 'sim_clk_gen' not found [/media/sf_SharedWork/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:73]
	Parameter CLOCK_PERIOD bound to: 32'sb00000000000000000000000000001010 
	Parameter INITIAL_RESET_CLOCK_CYCLES bound to: 32'sb00000000000000000000000001100100 
	Parameter RESET_POLARITY bound to: 32'sb00000000000000000000000000000000 
ERROR: [Synth 8-6156] failed synthesizing module 'design_1_sim_clk_gen_0_0' [/media/sf_SharedWork/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1356.262 ; gain = 125.504 ; free physical = 129 ; free virtual = 2010
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 03:08:54 2024...
