Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Jul 18 17:55:15 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/mult_hw_1000_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7s50
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------+
|      Characteristics      |             Path #1             |
+---------------------------+---------------------------------+
| Requirement               | 10.000                          |
| Path Delay                | 4.261                           |
| Logic Delay               | 4.206(99%)                      |
| Net Delay                 | 0.055(1%)                       |
| Clock Skew                | -0.049                          |
| Slack                     | 4.255                           |
| Clock Uncertainty         | 0.035                           |
| Clock Pair Classification | Timed                           |
| Clock Delay Group         | Same Clock                      |
| Logic Levels              | 0                               |
| Routes                    | NA                              |
| Logical Path              | DSP48E1/CLK-(1)-DSP48E1/PCIN[0] |
| Start Point Clock         | ap_clk                          |
| End Point Clock           | ap_clk                          |
| DSP Block                 | Seq                             |
| RAM Registers             | None-None                       |
| IO Crossings              | 0                               |
| Config Crossings          | 0                               |
| SLR Crossings             | 0                               |
| PBlocks                   | 0                               |
| High Fanout               | 1                               |
| ASYNC REG                 | 0                               |
| Dont Touch                | 0                               |
| Mark Debug                | 0                               |
| Start Point Pin Primitive | DSP48E1/CLK                     |
| End Point Pin Primitive   | DSP48E1/PCIN[0]                 |
| Start Point Pin           | tmp_product__0/CLK              |
| End Point Pin             | buff0_reg/PCIN[0]               |
+---------------------------+---------------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2 |  3 |  4 |
+-----------------+-------------+-----+-----+----+----+----+
| ap_clk          | 10.000ns    | 230 | 185 | 36 | 13 | 10 |
+-----------------+-------------+-----+-----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 474 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


