$date
	Tue Aug 12 15:34:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module not_gate_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#5
1"
1#
0!
#10
