unsigned int F_1 ( void )\r\n{\r\nreturn V_1 ;\r\n}\r\nstatic T_1 T_2 F_2 ( void )\r\n{\r\nT_3 V_2 , V_3 ;\r\nV_2 = F_3 ( V_4 ) ;\r\nV_3 = F_3 ( V_5 ) ;\r\nif ( ( ( V_2 >> 20 ) == 0 ) || ( V_2 == V_3 ) )\r\nV_2 = 0 ;\r\nelse\r\nV_2 &= 0xffff ;\r\nif ( V_2 )\r\nreturn V_2 ;\r\nV_2 = ( ( V_3 >> 12 ) & 0xffff ) ;\r\nreturn V_2 ;\r\n}\r\nstatic T_4 T_2 F_4 ( void )\r\n{\r\nT_3 V_6 ;\r\nV_6 = F_3 ( V_7 ) ;\r\nif ( ( ( V_6 >> 12 ) & 0xffff ) == F_2 () )\r\nV_6 = 0 ;\r\nV_6 = ( V_6 >> 17 ) & 0xf ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nV_6 = ( F_3 ( V_5 ) >> 28 ) & 0xf ;\r\nreturn V_6 ;\r\n}\r\nvoid T_2 F_5 ( void )\r\n{\r\nint V_8 ;\r\nT_1 V_9 ;\r\nT_4 V_6 ;\r\nT_3 V_3 ;\r\nT_4 V_10 ;\r\nV_9 = F_2 () ;\r\nV_6 = F_4 () ;\r\nV_3 = F_3 ( V_11 ) ;\r\n#ifdef F_6\r\nF_7 ( V_12 L_1 , F_3 ( V_13 ) ) ;\r\nF_7 ( V_12 L_2 ,\r\nF_3 ( V_7 ) ,\r\n( F_3 ( V_7 ) >> 17 ) & 0xf ) ;\r\nF_7 ( V_12 L_3 ,\r\nF_3 ( V_14 ) ) ;\r\nF_7 ( V_12 L_4 ,\r\nF_3 ( V_4 ) ,\r\nF_3 ( V_4 ) & 0xffff ) ;\r\nF_7 ( V_12 L_5 , F_3 ( V_11 ) ) ;\r\nF_7 ( V_12 L_6 , F_3 ( V_5 ) ) ;\r\nF_7 ( V_12 L_7 , V_9 , V_6 ) ;\r\n#endif\r\nV_15 = F_3 ( V_13 ) ;\r\nV_16 = F_3 ( V_7 ) ;\r\nfor ( V_8 = 0 ; V_8 < F_8 ( V_17 ) ; V_8 ++ ) {\r\nif ( V_9 == ( V_17 [ V_8 ] . V_9 ) ) {\r\nV_1 = V_17 [ V_8 ] . type ;\r\nbreak;\r\n}\r\n}\r\nfor ( V_8 = 0 ; V_8 < F_8 ( V_17 ) ; V_8 ++ ) {\r\nif ( V_9 == V_17 [ V_8 ] . V_9 && V_6 == V_17 [ V_8 ] . V_6 ) {\r\nV_1 = V_17 [ V_8 ] . type ;\r\nbreak;\r\n}\r\n}\r\nfor ( V_8 = 0 ; V_8 < F_8 ( V_17 ) ; V_8 ++ ) {\r\nif ( V_9 == V_17 [ V_8 ] . V_9\r\n&& V_6 == V_17 [ V_8 ] . V_6\r\n&& V_3 == V_17 [ V_8 ] . V_3 ) {\r\nV_1 = V_17 [ V_8 ] . type ;\r\nbreak;\r\n}\r\n}\r\nV_10 = V_1 >> 24 ;\r\nswitch ( V_10 ) {\r\ncase 0x07 :\r\ncase 0x08 :\r\nV_1 |= 0x07 ;\r\nbreak;\r\ncase 0x03 :\r\ncase 0x15 :\r\nV_1 |= 0x15 ;\r\nbreak;\r\ncase 0x16 :\r\ncase 0x17 :\r\nV_1 |= 0x16 ;\r\nbreak;\r\ndefault:\r\nF_7 ( V_18 L_8 , V_10 ) ;\r\n}\r\nF_7 ( V_18 L_9 , V_1 >> 16 ) ;\r\nif ( ( V_1 >> 8 ) & 0xff )\r\nF_7 ( V_18 L_10 , ( V_1 >> 8 ) & 0xff ) ;\r\nF_7 ( V_18 L_11 ,\r\nV_6 , V_1 & 0xff , V_16 ,\r\nV_15 ) ;\r\n}
