ADD R2 = R5 + R6
000000 0010 0101 00000000000000 0110
940006

NAND R15 = !(R10 AND R4)
000001 1111 1010 00000000000000 0100
7E80004

ADDI R5 = R8 + 28
010000 0101 1000 000000000000011100 
4168 001C

LDADR R8 = PC +1 +4
011000 1000 0000 000000000000000100
6200 0004

LW R11 = MEM[R2 + OFFSET]
010100 1011 0010 000000000000100000
52C8001F

LB R10 = MEM[R4 + OFFSET]
010101 1010 0100 111111111111111111
5693FFFF

SW MEM[R10 + OFFSET] = R1
010110 0001 1010 111111111111111100
586BFFFC

SB MEM[R12 + OFFSET] = R6
010111 0110 1100 111111111110000000
5DB3FF80

JALR R7, R8
100000 0111 1000 000000000000000000
81E00000