@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"/home/user/Documents/GitHub/ECE271-DesignProject/FSM.sv":1:7:1:19|Synthesizing module state_machine in library work.
@N: CL201 :"/home/user/Documents/GitHub/ECE271-DesignProject/FSM.sv":19:2:19:10|Trying to extract state machine for register state.
@N|Running in 64-bit mode
@N: NF107 :"/home/user/Documents/GitHub/ECE271-DesignProject/FSM.sv":1:7:1:19|Selected library: work cell: state_machine view verilog as top level
@N: NF107 :"/home/user/Documents/GitHub/ECE271-DesignProject/FSM.sv":1:7:1:19|Selected library: work cell: state_machine view verilog as top level

