Fitter Status : Successful - Thu Dec 06 20:26:37 2018
Quartus II 64-Bit Version : 13.1.0 Build 162 10/23/2013 SJ Web Edition
Revision Name : Semesterarbeit_FPGA_VHDL
Top-level Entity Name : Semesterarbeit_FPGA_VHDL
Family : Cyclone III
Device : EP3C16F484C6
Timing Models : Final
Total logic elements : 138 / 15,408 ( < 1 % )
    Total combinational functions : 131 / 15,408 ( < 1 % )
    Dedicated logic registers : 61 / 15,408 ( < 1 % )
Total registers : 61
Total pins : 37 / 347 ( 11 % )
Total virtual pins : 0
Total memory bits : 0 / 516,096 ( 0 % )
Embedded Multiplier 9-bit elements : 0 / 112 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )
