
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005274  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  080053fc  080053fc  000063fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005460  08005460  0000705c  2**0
                  CONTENTS
  4 .ARM          00000000  08005460  08005460  0000705c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005460  08005460  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005460  08005460  00006460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005464  08005464  00006464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005468  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  2000005c  080054c4  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000300  080054c4  00007300  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b3ce  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000229a  00000000  00000000  0001245a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b28  00000000  00000000  000146f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000868  00000000  00000000  00015220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000258c9  00000000  00000000  00015a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000efac  00000000  00000000  0003b351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3fe7  00000000  00000000  0004a2fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012e2e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f4c  00000000  00000000  0012e328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  00131274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080053e4 	.word	0x080053e4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	080053e4 	.word	0x080053e4

080001c8 <get_bmp_calibration_data>:
int32_t bmpUP;
int32_t bmpB5;
int32_t bmpT;
int32_t bmpP;

void get_bmp_calibration_data(){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
	readRegister(BMP180_ADDR, AC1_H, calibration_data, 22);
 80001cc:	2316      	movs	r3, #22
 80001ce:	4a03      	ldr	r2, [pc, #12]	@ (80001dc <get_bmp_calibration_data+0x14>)
 80001d0:	21aa      	movs	r1, #170	@ 0xaa
 80001d2:	2077      	movs	r0, #119	@ 0x77
 80001d4:	f000 fa80 	bl	80006d8 <readRegister>
}
 80001d8:	bf00      	nop
 80001da:	bd80      	pop	{r7, pc}
 80001dc:	20000078 	.word	0x20000078

080001e0 <get_bmp_ut>:

void get_bmp_ut(){
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b082      	sub	sp, #8
 80001e4:	af00      	add	r7, sp, #0
	writeRegister(BMP180_ADDR, BMP180_CTRL_MEAS, 0x2E);
 80001e6:	222e      	movs	r2, #46	@ 0x2e
 80001e8:	21f4      	movs	r1, #244	@ 0xf4
 80001ea:	2077      	movs	r0, #119	@ 0x77
 80001ec:	f000 fa4a 	bl	8000684 <writeRegister>
	HAL_Delay(5);
 80001f0:	2005      	movs	r0, #5
 80001f2:	f000 ff5b 	bl	80010ac <HAL_Delay>
	uint8_t data[2];
	readRegister(BMP180_ADDR, BMP180_OUT_MSB, data, 2);
 80001f6:	1d3a      	adds	r2, r7, #4
 80001f8:	2302      	movs	r3, #2
 80001fa:	21f6      	movs	r1, #246	@ 0xf6
 80001fc:	2077      	movs	r0, #119	@ 0x77
 80001fe:	f000 fa6b 	bl	80006d8 <readRegister>
	bmpUT = (data[0] << 8) | data[1];
 8000202:	793b      	ldrb	r3, [r7, #4]
 8000204:	021b      	lsls	r3, r3, #8
 8000206:	797a      	ldrb	r2, [r7, #5]
 8000208:	4313      	orrs	r3, r2
 800020a:	4a03      	ldr	r2, [pc, #12]	@ (8000218 <get_bmp_ut+0x38>)
 800020c:	6013      	str	r3, [r2, #0]
}
 800020e:	bf00      	nop
 8000210:	3708      	adds	r7, #8
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	20000090 	.word	0x20000090

0800021c <get_bmp_up>:

void get_bmp_up(){
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
	writeRegister(BMP180_ADDR, BMP180_CTRL_MEAS, 0x34);
 8000222:	2234      	movs	r2, #52	@ 0x34
 8000224:	21f4      	movs	r1, #244	@ 0xf4
 8000226:	2077      	movs	r0, #119	@ 0x77
 8000228:	f000 fa2c 	bl	8000684 <writeRegister>
	uint8_t data[3];
	readRegister(BMP180_ADDR, BMP180_OUT_MSB, data, 3);
 800022c:	1d3a      	adds	r2, r7, #4
 800022e:	2303      	movs	r3, #3
 8000230:	21f6      	movs	r1, #246	@ 0xf6
 8000232:	2077      	movs	r0, #119	@ 0x77
 8000234:	f000 fa50 	bl	80006d8 <readRegister>
	bmpUP = (((int32_t)(data[0]) << 16) | ((int32_t)(data[1]) << 8) | (int32_t)(data[2])) >> (8-OSS_BMP180);
 8000238:	793b      	ldrb	r3, [r7, #4]
 800023a:	041a      	lsls	r2, r3, #16
 800023c:	797b      	ldrb	r3, [r7, #5]
 800023e:	021b      	lsls	r3, r3, #8
 8000240:	4313      	orrs	r3, r2
 8000242:	79ba      	ldrb	r2, [r7, #6]
 8000244:	4313      	orrs	r3, r2
 8000246:	121b      	asrs	r3, r3, #8
 8000248:	4a02      	ldr	r2, [pc, #8]	@ (8000254 <get_bmp_up+0x38>)
 800024a:	6013      	str	r3, [r2, #0]
}
 800024c:	bf00      	nop
 800024e:	3708      	adds	r7, #8
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000094 	.word	0x20000094

08000258 <get_bmp_p>:
	bmpT = (B5+8) >> 4;
	bmpT /= 10;
	bmpT = (9.0/5.0)*(bmpT)+32;
}

void get_bmp_p(){
 8000258:	b580      	push	{r7, lr}
 800025a:	b08e      	sub	sp, #56	@ 0x38
 800025c:	af00      	add	r7, sp, #0
	get_bmp_calibration_data();
 800025e:	f7ff ffb3 	bl	80001c8 <get_bmp_calibration_data>
	get_bmp_ut();
 8000262:	f7ff ffbd 	bl	80001e0 <get_bmp_ut>
	get_bmp_up();
 8000266:	f7ff ffd9 	bl	800021c <get_bmp_up>
	int16_t AC1 = (calibration_data[0] << 8) | calibration_data[1];
 800026a:	4b7c      	ldr	r3, [pc, #496]	@ (800045c <get_bmp_p+0x204>)
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	021b      	lsls	r3, r3, #8
 8000270:	b21a      	sxth	r2, r3
 8000272:	4b7a      	ldr	r3, [pc, #488]	@ (800045c <get_bmp_p+0x204>)
 8000274:	785b      	ldrb	r3, [r3, #1]
 8000276:	b21b      	sxth	r3, r3
 8000278:	4313      	orrs	r3, r2
 800027a:	86fb      	strh	r3, [r7, #54]	@ 0x36
	int16_t AC2  = (calibration_data[2] << 8) | calibration_data[3];
 800027c:	4b77      	ldr	r3, [pc, #476]	@ (800045c <get_bmp_p+0x204>)
 800027e:	789b      	ldrb	r3, [r3, #2]
 8000280:	021b      	lsls	r3, r3, #8
 8000282:	b21a      	sxth	r2, r3
 8000284:	4b75      	ldr	r3, [pc, #468]	@ (800045c <get_bmp_p+0x204>)
 8000286:	78db      	ldrb	r3, [r3, #3]
 8000288:	b21b      	sxth	r3, r3
 800028a:	4313      	orrs	r3, r2
 800028c:	86bb      	strh	r3, [r7, #52]	@ 0x34
	int16_t AC3 = (calibration_data[4] << 8) | calibration_data[5];
 800028e:	4b73      	ldr	r3, [pc, #460]	@ (800045c <get_bmp_p+0x204>)
 8000290:	791b      	ldrb	r3, [r3, #4]
 8000292:	021b      	lsls	r3, r3, #8
 8000294:	b21a      	sxth	r2, r3
 8000296:	4b71      	ldr	r3, [pc, #452]	@ (800045c <get_bmp_p+0x204>)
 8000298:	795b      	ldrb	r3, [r3, #5]
 800029a:	b21b      	sxth	r3, r3
 800029c:	4313      	orrs	r3, r2
 800029e:	867b      	strh	r3, [r7, #50]	@ 0x32
	uint16_t AC4 = (calibration_data[6] << 8) | calibration_data[7];
 80002a0:	4b6e      	ldr	r3, [pc, #440]	@ (800045c <get_bmp_p+0x204>)
 80002a2:	799b      	ldrb	r3, [r3, #6]
 80002a4:	021b      	lsls	r3, r3, #8
 80002a6:	b21a      	sxth	r2, r3
 80002a8:	4b6c      	ldr	r3, [pc, #432]	@ (800045c <get_bmp_p+0x204>)
 80002aa:	79db      	ldrb	r3, [r3, #7]
 80002ac:	b21b      	sxth	r3, r3
 80002ae:	4313      	orrs	r3, r2
 80002b0:	b21b      	sxth	r3, r3
 80002b2:	863b      	strh	r3, [r7, #48]	@ 0x30
	uint16_t AC6 = (calibration_data[10] << 8) | calibration_data[11];
 80002b4:	4b69      	ldr	r3, [pc, #420]	@ (800045c <get_bmp_p+0x204>)
 80002b6:	7a9b      	ldrb	r3, [r3, #10]
 80002b8:	021b      	lsls	r3, r3, #8
 80002ba:	b21a      	sxth	r2, r3
 80002bc:	4b67      	ldr	r3, [pc, #412]	@ (800045c <get_bmp_p+0x204>)
 80002be:	7adb      	ldrb	r3, [r3, #11]
 80002c0:	b21b      	sxth	r3, r3
 80002c2:	4313      	orrs	r3, r2
 80002c4:	b21b      	sxth	r3, r3
 80002c6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t AC5 = (calibration_data[8] << 8) | calibration_data[9];
 80002c8:	4b64      	ldr	r3, [pc, #400]	@ (800045c <get_bmp_p+0x204>)
 80002ca:	7a1b      	ldrb	r3, [r3, #8]
 80002cc:	021b      	lsls	r3, r3, #8
 80002ce:	b21a      	sxth	r2, r3
 80002d0:	4b62      	ldr	r3, [pc, #392]	@ (800045c <get_bmp_p+0x204>)
 80002d2:	7a5b      	ldrb	r3, [r3, #9]
 80002d4:	b21b      	sxth	r3, r3
 80002d6:	4313      	orrs	r3, r2
 80002d8:	b21b      	sxth	r3, r3
 80002da:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	int16_t B1 = (calibration_data[12] << 8) | calibration_data[13];
 80002dc:	4b5f      	ldr	r3, [pc, #380]	@ (800045c <get_bmp_p+0x204>)
 80002de:	7b1b      	ldrb	r3, [r3, #12]
 80002e0:	021b      	lsls	r3, r3, #8
 80002e2:	b21a      	sxth	r2, r3
 80002e4:	4b5d      	ldr	r3, [pc, #372]	@ (800045c <get_bmp_p+0x204>)
 80002e6:	7b5b      	ldrb	r3, [r3, #13]
 80002e8:	b21b      	sxth	r3, r3
 80002ea:	4313      	orrs	r3, r2
 80002ec:	857b      	strh	r3, [r7, #42]	@ 0x2a
	int16_t B2 = (calibration_data[14] << 8) | calibration_data[15];
 80002ee:	4b5b      	ldr	r3, [pc, #364]	@ (800045c <get_bmp_p+0x204>)
 80002f0:	7b9b      	ldrb	r3, [r3, #14]
 80002f2:	021b      	lsls	r3, r3, #8
 80002f4:	b21a      	sxth	r2, r3
 80002f6:	4b59      	ldr	r3, [pc, #356]	@ (800045c <get_bmp_p+0x204>)
 80002f8:	7bdb      	ldrb	r3, [r3, #15]
 80002fa:	b21b      	sxth	r3, r3
 80002fc:	4313      	orrs	r3, r2
 80002fe:	853b      	strh	r3, [r7, #40]	@ 0x28
	int16_t MC = (calibration_data[18] << 8) | calibration_data[19];
 8000300:	4b56      	ldr	r3, [pc, #344]	@ (800045c <get_bmp_p+0x204>)
 8000302:	7c9b      	ldrb	r3, [r3, #18]
 8000304:	021b      	lsls	r3, r3, #8
 8000306:	b21a      	sxth	r2, r3
 8000308:	4b54      	ldr	r3, [pc, #336]	@ (800045c <get_bmp_p+0x204>)
 800030a:	7cdb      	ldrb	r3, [r3, #19]
 800030c:	b21b      	sxth	r3, r3
 800030e:	4313      	orrs	r3, r2
 8000310:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t MD = (calibration_data[20] << 8) | calibration_data[21];
 8000312:	4b52      	ldr	r3, [pc, #328]	@ (800045c <get_bmp_p+0x204>)
 8000314:	7d1b      	ldrb	r3, [r3, #20]
 8000316:	021b      	lsls	r3, r3, #8
 8000318:	b21a      	sxth	r2, r3
 800031a:	4b50      	ldr	r3, [pc, #320]	@ (800045c <get_bmp_p+0x204>)
 800031c:	7d5b      	ldrb	r3, [r3, #21]
 800031e:	b21b      	sxth	r3, r3
 8000320:	4313      	orrs	r3, r2
 8000322:	84bb      	strh	r3, [r7, #36]	@ 0x24
	int32_t X1 = ((bmpUT - (int32_t)AC6)*(int32_t)AC5) >> 15;
 8000324:	4b4e      	ldr	r3, [pc, #312]	@ (8000460 <get_bmp_p+0x208>)
 8000326:	681a      	ldr	r2, [r3, #0]
 8000328:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800032a:	1ad3      	subs	r3, r2, r3
 800032c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800032e:	fb02 f303 	mul.w	r3, r2, r3
 8000332:	13db      	asrs	r3, r3, #15
 8000334:	623b      	str	r3, [r7, #32]
	int32_t X2 = ((int32_t)MC<<11)/(X1+(int32_t)MD);
 8000336:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800033a:	02da      	lsls	r2, r3, #11
 800033c:	f9b7 1024 	ldrsh.w	r1, [r7, #36]	@ 0x24
 8000340:	6a3b      	ldr	r3, [r7, #32]
 8000342:	440b      	add	r3, r1
 8000344:	fb92 f3f3 	sdiv	r3, r2, r3
 8000348:	61fb      	str	r3, [r7, #28]
	int32_t B5 = X1 + X2;
 800034a:	6a3a      	ldr	r2, [r7, #32]
 800034c:	69fb      	ldr	r3, [r7, #28]
 800034e:	4413      	add	r3, r2
 8000350:	61bb      	str	r3, [r7, #24]

	int32_t B6 = B5 - 4000;
 8000352:	69bb      	ldr	r3, [r7, #24]
 8000354:	f5a3 637a 	sub.w	r3, r3, #4000	@ 0xfa0
 8000358:	617b      	str	r3, [r7, #20]
	X1 = ((int32_t)B2*((B6*B6) >> 12))>>11;
 800035a:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	@ 0x28
 800035e:	697b      	ldr	r3, [r7, #20]
 8000360:	fb03 f303 	mul.w	r3, r3, r3
 8000364:	131b      	asrs	r3, r3, #12
 8000366:	fb02 f303 	mul.w	r3, r2, r3
 800036a:	12db      	asrs	r3, r3, #11
 800036c:	623b      	str	r3, [r7, #32]
	X2 = ((int32_t)AC2*B6)>>11;
 800036e:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8000372:	697a      	ldr	r2, [r7, #20]
 8000374:	fb02 f303 	mul.w	r3, r2, r3
 8000378:	12db      	asrs	r3, r3, #11
 800037a:	61fb      	str	r3, [r7, #28]
	int32_t X3 = X1+X2;
 800037c:	6a3a      	ldr	r2, [r7, #32]
 800037e:	69fb      	ldr	r3, [r7, #28]
 8000380:	4413      	add	r3, r2
 8000382:	613b      	str	r3, [r7, #16]
	int32_t B3 = ((((int32_t)AC1*4+X3)<<OSS_BMP180)+2) >> 2;
 8000384:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8000388:	009a      	lsls	r2, r3, #2
 800038a:	693b      	ldr	r3, [r7, #16]
 800038c:	4413      	add	r3, r2
 800038e:	3302      	adds	r3, #2
 8000390:	109b      	asrs	r3, r3, #2
 8000392:	60fb      	str	r3, [r7, #12]
	X1 = ((int32_t)AC3*B6)>>13;
 8000394:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8000398:	697a      	ldr	r2, [r7, #20]
 800039a:	fb02 f303 	mul.w	r3, r2, r3
 800039e:	135b      	asrs	r3, r3, #13
 80003a0:	623b      	str	r3, [r7, #32]
	X2 = ((int32_t)B1 * ((B6*B6)>>12))>>16;
 80003a2:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 80003a6:	697b      	ldr	r3, [r7, #20]
 80003a8:	fb03 f303 	mul.w	r3, r3, r3
 80003ac:	131b      	asrs	r3, r3, #12
 80003ae:	fb02 f303 	mul.w	r3, r2, r3
 80003b2:	141b      	asrs	r3, r3, #16
 80003b4:	61fb      	str	r3, [r7, #28]
	X3 = ((X1+X2)+2)>>2;
 80003b6:	6a3a      	ldr	r2, [r7, #32]
 80003b8:	69fb      	ldr	r3, [r7, #28]
 80003ba:	4413      	add	r3, r2
 80003bc:	3302      	adds	r3, #2
 80003be:	109b      	asrs	r3, r3, #2
 80003c0:	613b      	str	r3, [r7, #16]
	uint32_t B4 = ((uint32_t)AC4*(X3+32768L))>>15;
 80003c2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80003c4:	693a      	ldr	r2, [r7, #16]
 80003c6:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 80003ca:	fb02 f303 	mul.w	r3, r2, r3
 80003ce:	0bdb      	lsrs	r3, r3, #15
 80003d0:	60bb      	str	r3, [r7, #8]
	uint32_t B7 = (bmpUP - B3)*(50000UL >>OSS_BMP180);
 80003d2:	4b24      	ldr	r3, [pc, #144]	@ (8000464 <get_bmp_p+0x20c>)
 80003d4:	681a      	ldr	r2, [r3, #0]
 80003d6:	68fb      	ldr	r3, [r7, #12]
 80003d8:	1ad3      	subs	r3, r2, r3
 80003da:	461a      	mov	r2, r3
 80003dc:	f24c 3350 	movw	r3, #50000	@ 0xc350
 80003e0:	fb02 f303 	mul.w	r3, r2, r3
 80003e4:	607b      	str	r3, [r7, #4]

	if(B7 < 0x80000000){
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	db08      	blt.n	80003fe <get_bmp_p+0x1a6>
	    bmpP = (B7/B4)*2;
 80003ec:	687a      	ldr	r2, [r7, #4]
 80003ee:	68bb      	ldr	r3, [r7, #8]
 80003f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80003f4:	005b      	lsls	r3, r3, #1
 80003f6:	461a      	mov	r2, r3
 80003f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000468 <get_bmp_p+0x210>)
 80003fa:	601a      	str	r2, [r3, #0]
 80003fc:	e007      	b.n	800040e <get_bmp_p+0x1b6>
	  }
	  else{
	    bmpP = (B7/B4)<<1;
 80003fe:	687a      	ldr	r2, [r7, #4]
 8000400:	68bb      	ldr	r3, [r7, #8]
 8000402:	fbb2 f3f3 	udiv	r3, r2, r3
 8000406:	005b      	lsls	r3, r3, #1
 8000408:	461a      	mov	r2, r3
 800040a:	4b17      	ldr	r3, [pc, #92]	@ (8000468 <get_bmp_p+0x210>)
 800040c:	601a      	str	r2, [r3, #0]
	  }

	X1 = (bmpP>>8)*(bmpP>>8);
 800040e:	4b16      	ldr	r3, [pc, #88]	@ (8000468 <get_bmp_p+0x210>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	121b      	asrs	r3, r3, #8
 8000414:	4a14      	ldr	r2, [pc, #80]	@ (8000468 <get_bmp_p+0x210>)
 8000416:	6812      	ldr	r2, [r2, #0]
 8000418:	1212      	asrs	r2, r2, #8
 800041a:	fb02 f303 	mul.w	r3, r2, r3
 800041e:	623b      	str	r3, [r7, #32]
	X1 = (X1*3038L) >> 16;
 8000420:	6a3b      	ldr	r3, [r7, #32]
 8000422:	f640 32de 	movw	r2, #3038	@ 0xbde
 8000426:	fb02 f303 	mul.w	r3, r2, r3
 800042a:	141b      	asrs	r3, r3, #16
 800042c:	623b      	str	r3, [r7, #32]
	X2 = (-7357L*bmpP) >> 16;
 800042e:	4b0e      	ldr	r3, [pc, #56]	@ (8000468 <get_bmp_p+0x210>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a0e      	ldr	r2, [pc, #56]	@ (800046c <get_bmp_p+0x214>)
 8000434:	fb02 f303 	mul.w	r3, r2, r3
 8000438:	141b      	asrs	r3, r3, #16
 800043a:	61fb      	str	r3, [r7, #28]
	bmpP = bmpP + ((X1+X2+3791L)>>4);
 800043c:	6a3a      	ldr	r2, [r7, #32]
 800043e:	69fb      	ldr	r3, [r7, #28]
 8000440:	4413      	add	r3, r2
 8000442:	f603 63cf 	addw	r3, r3, #3791	@ 0xecf
 8000446:	111a      	asrs	r2, r3, #4
 8000448:	4b07      	ldr	r3, [pc, #28]	@ (8000468 <get_bmp_p+0x210>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	4413      	add	r3, r2
 800044e:	4a06      	ldr	r2, [pc, #24]	@ (8000468 <get_bmp_p+0x210>)
 8000450:	6013      	str	r3, [r2, #0]
}
 8000452:	bf00      	nop
 8000454:	3738      	adds	r7, #56	@ 0x38
 8000456:	46bd      	mov	sp, r7
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	20000078 	.word	0x20000078
 8000460:	20000090 	.word	0x20000090
 8000464:	20000094 	.word	0x20000094
 8000468:	20000098 	.word	0x20000098
 800046c:	ffffe343 	.word	0xffffe343

08000470 <initDS3231>:
uint8_t date;
uint8_t month;
uint16_t year;
bool AMorPM;

void initDS3231(uint16_t y, uint8_t * arr, bool PMnAM, int h){
 8000470:	b580      	push	{r7, lr}
 8000472:	b088      	sub	sp, #32
 8000474:	af00      	add	r7, sp, #0
 8000476:	60b9      	str	r1, [r7, #8]
 8000478:	607b      	str	r3, [r7, #4]
 800047a:	4603      	mov	r3, r0
 800047c:	81fb      	strh	r3, [r7, #14]
 800047e:	4613      	mov	r3, r2
 8000480:	737b      	strb	r3, [r7, #13]
	uint8_t data[7];
	data[6] = dec2bcd(y%100);
 8000482:	89fb      	ldrh	r3, [r7, #14]
 8000484:	4a29      	ldr	r2, [pc, #164]	@ (800052c <initDS3231+0xbc>)
 8000486:	fba2 1203 	umull	r1, r2, r2, r3
 800048a:	0952      	lsrs	r2, r2, #5
 800048c:	2164      	movs	r1, #100	@ 0x64
 800048e:	fb01 f202 	mul.w	r2, r1, r2
 8000492:	1a9b      	subs	r3, r3, r2
 8000494:	b29b      	uxth	r3, r3
 8000496:	b2db      	uxtb	r3, r3
 8000498:	4618      	mov	r0, r3
 800049a:	f000 f8d1 	bl	8000640 <dec2bcd>
 800049e:	4603      	mov	r3, r0
 80004a0:	76bb      	strb	r3, [r7, #26]
	for(int i = 0; i < 6; i++)
 80004a2:	2300      	movs	r3, #0
 80004a4:	61fb      	str	r3, [r7, #28]
 80004a6:	e011      	b.n	80004cc <initDS3231+0x5c>
		data[i] = dec2bcd(arr[i]);
 80004a8:	69fb      	ldr	r3, [r7, #28]
 80004aa:	68ba      	ldr	r2, [r7, #8]
 80004ac:	4413      	add	r3, r2
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	4618      	mov	r0, r3
 80004b2:	f000 f8c5 	bl	8000640 <dec2bcd>
 80004b6:	4603      	mov	r3, r0
 80004b8:	4619      	mov	r1, r3
 80004ba:	f107 0214 	add.w	r2, r7, #20
 80004be:	69fb      	ldr	r3, [r7, #28]
 80004c0:	4413      	add	r3, r2
 80004c2:	460a      	mov	r2, r1
 80004c4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 6; i++)
 80004c6:	69fb      	ldr	r3, [r7, #28]
 80004c8:	3301      	adds	r3, #1
 80004ca:	61fb      	str	r3, [r7, #28]
 80004cc:	69fb      	ldr	r3, [r7, #28]
 80004ce:	2b05      	cmp	r3, #5
 80004d0:	ddea      	ble.n	80004a8 <initDS3231+0x38>
	if(PMnAM)
 80004d2:	7b7b      	ldrb	r3, [r7, #13]
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d005      	beq.n	80004e4 <initDS3231+0x74>
		data[2] |= 0b00100000;
 80004d8:	7dbb      	ldrb	r3, [r7, #22]
 80004da:	f043 0320 	orr.w	r3, r3, #32
 80004de:	b2db      	uxtb	r3, r3
 80004e0:	75bb      	strb	r3, [r7, #22]
 80004e2:	e004      	b.n	80004ee <initDS3231+0x7e>
	else
		data[2] &= 0b11011111;
 80004e4:	7dbb      	ldrb	r3, [r7, #22]
 80004e6:	f023 0320 	bic.w	r3, r3, #32
 80004ea:	b2db      	uxtb	r3, r3
 80004ec:	75bb      	strb	r3, [r7, #22]
	switch(h){
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	2b0c      	cmp	r3, #12
 80004f2:	d003      	beq.n	80004fc <initDS3231+0x8c>
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	2b18      	cmp	r3, #24
 80004f8:	d006      	beq.n	8000508 <initDS3231+0x98>
			data[2] |= 0b01000000;
			break;
		case 24:
			data[2] &= 0b10111111;
		default:
			break;
 80004fa:	e00a      	b.n	8000512 <initDS3231+0xa2>
			data[2] |= 0b01000000;
 80004fc:	7dbb      	ldrb	r3, [r7, #22]
 80004fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000502:	b2db      	uxtb	r3, r3
 8000504:	75bb      	strb	r3, [r7, #22]
			break;
 8000506:	e005      	b.n	8000514 <initDS3231+0xa4>
			data[2] &= 0b10111111;
 8000508:	7dbb      	ldrb	r3, [r7, #22]
 800050a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800050e:	b2db      	uxtb	r3, r3
 8000510:	75bb      	strb	r3, [r7, #22]
			break;
 8000512:	bf00      	nop
	}
	writeRegisters(DS3231_ADDR, 0x00, data, 7);
 8000514:	f107 0214 	add.w	r2, r7, #20
 8000518:	2307      	movs	r3, #7
 800051a:	2100      	movs	r1, #0
 800051c:	2068      	movs	r0, #104	@ 0x68
 800051e:	f000 f91f 	bl	8000760 <writeRegisters>
	//readRegister(DS3231_ADDR, 0x00, ds3231_data, 7);
}
 8000522:	bf00      	nop
 8000524:	3720      	adds	r7, #32
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	51eb851f 	.word	0x51eb851f

08000530 <getDateAndTime>:

void getDateAndTime(){
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
	uint8_t data[7];
	readRegister(DS3231_ADDR, 0x00, data, 7);
 8000536:	463a      	mov	r2, r7
 8000538:	2307      	movs	r3, #7
 800053a:	2100      	movs	r1, #0
 800053c:	2068      	movs	r0, #104	@ 0x68
 800053e:	f000 f8cb 	bl	80006d8 <readRegister>
	second = bcd2dec(data[0]);
 8000542:	783b      	ldrb	r3, [r7, #0]
 8000544:	4618      	mov	r0, r3
 8000546:	f000 f861 	bl	800060c <bcd2dec>
 800054a:	4603      	mov	r3, r0
 800054c:	461a      	mov	r2, r3
 800054e:	4b27      	ldr	r3, [pc, #156]	@ (80005ec <getDateAndTime+0xbc>)
 8000550:	701a      	strb	r2, [r3, #0]
	minute = bcd2dec(data[1]);
 8000552:	787b      	ldrb	r3, [r7, #1]
 8000554:	4618      	mov	r0, r3
 8000556:	f000 f859 	bl	800060c <bcd2dec>
 800055a:	4603      	mov	r3, r0
 800055c:	461a      	mov	r2, r3
 800055e:	4b24      	ldr	r3, [pc, #144]	@ (80005f0 <getDateAndTime+0xc0>)
 8000560:	701a      	strb	r2, [r3, #0]
	hour = bcd2dec(data[2]&0b00011111);
 8000562:	78bb      	ldrb	r3, [r7, #2]
 8000564:	f003 031f 	and.w	r3, r3, #31
 8000568:	b2db      	uxtb	r3, r3
 800056a:	4618      	mov	r0, r3
 800056c:	f000 f84e 	bl	800060c <bcd2dec>
 8000570:	4603      	mov	r3, r0
 8000572:	461a      	mov	r2, r3
 8000574:	4b1f      	ldr	r3, [pc, #124]	@ (80005f4 <getDateAndTime+0xc4>)
 8000576:	701a      	strb	r2, [r3, #0]
	AMorPM = (hour >> 3)&1;
 8000578:	4b1e      	ldr	r3, [pc, #120]	@ (80005f4 <getDateAndTime+0xc4>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	08db      	lsrs	r3, r3, #3
 800057e:	b2db      	uxtb	r3, r3
 8000580:	f003 0301 	and.w	r3, r3, #1
 8000584:	2b00      	cmp	r3, #0
 8000586:	bf14      	ite	ne
 8000588:	2301      	movne	r3, #1
 800058a:	2300      	moveq	r3, #0
 800058c:	b2da      	uxtb	r2, r3
 800058e:	4b1a      	ldr	r3, [pc, #104]	@ (80005f8 <getDateAndTime+0xc8>)
 8000590:	701a      	strb	r2, [r3, #0]
	hour &= 0b00011111;
 8000592:	4b18      	ldr	r3, [pc, #96]	@ (80005f4 <getDateAndTime+0xc4>)
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	f003 031f 	and.w	r3, r3, #31
 800059a:	b2da      	uxtb	r2, r3
 800059c:	4b15      	ldr	r3, [pc, #84]	@ (80005f4 <getDateAndTime+0xc4>)
 800059e:	701a      	strb	r2, [r3, #0]
	day = bcd2dec(data[3]);
 80005a0:	78fb      	ldrb	r3, [r7, #3]
 80005a2:	4618      	mov	r0, r3
 80005a4:	f000 f832 	bl	800060c <bcd2dec>
 80005a8:	4603      	mov	r3, r0
 80005aa:	461a      	mov	r2, r3
 80005ac:	4b13      	ldr	r3, [pc, #76]	@ (80005fc <getDateAndTime+0xcc>)
 80005ae:	701a      	strb	r2, [r3, #0]
	date = bcd2dec(data[4]);
 80005b0:	793b      	ldrb	r3, [r7, #4]
 80005b2:	4618      	mov	r0, r3
 80005b4:	f000 f82a 	bl	800060c <bcd2dec>
 80005b8:	4603      	mov	r3, r0
 80005ba:	461a      	mov	r2, r3
 80005bc:	4b10      	ldr	r3, [pc, #64]	@ (8000600 <getDateAndTime+0xd0>)
 80005be:	701a      	strb	r2, [r3, #0]
	month = bcd2dec(data[5]);
 80005c0:	797b      	ldrb	r3, [r7, #5]
 80005c2:	4618      	mov	r0, r3
 80005c4:	f000 f822 	bl	800060c <bcd2dec>
 80005c8:	4603      	mov	r3, r0
 80005ca:	461a      	mov	r2, r3
 80005cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000604 <getDateAndTime+0xd4>)
 80005ce:	701a      	strb	r2, [r3, #0]
	year = 2000+bcd2dec(data[6]);
 80005d0:	79bb      	ldrb	r3, [r7, #6]
 80005d2:	4618      	mov	r0, r3
 80005d4:	f000 f81a 	bl	800060c <bcd2dec>
 80005d8:	4603      	mov	r3, r0
 80005da:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80005de:	b29a      	uxth	r2, r3
 80005e0:	4b09      	ldr	r3, [pc, #36]	@ (8000608 <getDateAndTime+0xd8>)
 80005e2:	801a      	strh	r2, [r3, #0]
}
 80005e4:	bf00      	nop
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	2000009c 	.word	0x2000009c
 80005f0:	2000009d 	.word	0x2000009d
 80005f4:	2000009e 	.word	0x2000009e
 80005f8:	200000a4 	.word	0x200000a4
 80005fc:	2000009f 	.word	0x2000009f
 8000600:	200000a0 	.word	0x200000a0
 8000604:	200000a1 	.word	0x200000a1
 8000608:	200000a2 	.word	0x200000a2

0800060c <bcd2dec>:





uint8_t bcd2dec(uint8_t bcd){
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
  return bcd/16*10 + bcd%16;
 8000616:	79fb      	ldrb	r3, [r7, #7]
 8000618:	091b      	lsrs	r3, r3, #4
 800061a:	b2db      	uxtb	r3, r3
 800061c:	461a      	mov	r2, r3
 800061e:	0092      	lsls	r2, r2, #2
 8000620:	4413      	add	r3, r2
 8000622:	005b      	lsls	r3, r3, #1
 8000624:	b2da      	uxtb	r2, r3
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	b2db      	uxtb	r3, r3
 800062e:	4413      	add	r3, r2
 8000630:	b2db      	uxtb	r3, r3
}
 8000632:	4618      	mov	r0, r3
 8000634:	370c      	adds	r7, #12
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
	...

08000640 <dec2bcd>:

uint8_t dec2bcd(uint8_t dec){
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	71fb      	strb	r3, [r7, #7]
  return dec/10*16 + dec%10;
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	4a0c      	ldr	r2, [pc, #48]	@ (8000680 <dec2bcd+0x40>)
 800064e:	fba2 2303 	umull	r2, r3, r2, r3
 8000652:	08db      	lsrs	r3, r3, #3
 8000654:	b2db      	uxtb	r3, r3
 8000656:	011b      	lsls	r3, r3, #4
 8000658:	b2d8      	uxtb	r0, r3
 800065a:	79fa      	ldrb	r2, [r7, #7]
 800065c:	4b08      	ldr	r3, [pc, #32]	@ (8000680 <dec2bcd+0x40>)
 800065e:	fba3 1302 	umull	r1, r3, r3, r2
 8000662:	08d9      	lsrs	r1, r3, #3
 8000664:	460b      	mov	r3, r1
 8000666:	009b      	lsls	r3, r3, #2
 8000668:	440b      	add	r3, r1
 800066a:	005b      	lsls	r3, r3, #1
 800066c:	1ad3      	subs	r3, r2, r3
 800066e:	b2db      	uxtb	r3, r3
 8000670:	4403      	add	r3, r0
 8000672:	b2db      	uxtb	r3, r3
}
 8000674:	4618      	mov	r0, r3
 8000676:	370c      	adds	r7, #12
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	cccccccd 	.word	0xcccccccd

08000684 <writeRegister>:

bool sensorReady = 0;
bool transmitterReady = 0;
I2C_HandleTypeDef hI2C;

void writeRegister(uint8_t addr, uint8_t regAddr, uint8_t value){
 8000684:	b580      	push	{r7, lr}
 8000686:	b084      	sub	sp, #16
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]
 800068e:	460b      	mov	r3, r1
 8000690:	71bb      	strb	r3, [r7, #6]
 8000692:	4613      	mov	r3, r2
 8000694:	717b      	strb	r3, [r7, #5]
	uint8_t data[2] = {regAddr, value};
 8000696:	79bb      	ldrb	r3, [r7, #6]
 8000698:	733b      	strb	r3, [r7, #12]
 800069a:	797b      	ldrb	r3, [r7, #5]
 800069c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit_DMA(&hI2C, (addr << 1), data, 2);
 800069e:	79fb      	ldrb	r3, [r7, #7]
 80006a0:	b29b      	uxth	r3, r3
 80006a2:	005b      	lsls	r3, r3, #1
 80006a4:	b299      	uxth	r1, r3
 80006a6:	f107 020c 	add.w	r2, r7, #12
 80006aa:	2302      	movs	r3, #2
 80006ac:	4808      	ldr	r0, [pc, #32]	@ (80006d0 <writeRegister+0x4c>)
 80006ae:	f001 fabf 	bl	8001c30 <HAL_I2C_Master_Transmit_DMA>
	while(!sensorReady);
 80006b2:	bf00      	nop
 80006b4:	4b07      	ldr	r3, [pc, #28]	@ (80006d4 <writeRegister+0x50>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	f083 0301 	eor.w	r3, r3, #1
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d1f8      	bne.n	80006b4 <writeRegister+0x30>
	sensorReady = 0;
 80006c2:	4b04      	ldr	r3, [pc, #16]	@ (80006d4 <writeRegister+0x50>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	701a      	strb	r2, [r3, #0]
}
 80006c8:	bf00      	nop
 80006ca:	3710      	adds	r7, #16
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	200000a8 	.word	0x200000a8
 80006d4:	200000a5 	.word	0x200000a5

080006d8 <readRegister>:

void readRegister(uint8_t addr, uint8_t regAddr, uint8_t *result, uint16_t size){
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0
 80006de:	603a      	str	r2, [r7, #0]
 80006e0:	461a      	mov	r2, r3
 80006e2:	4603      	mov	r3, r0
 80006e4:	71fb      	strb	r3, [r7, #7]
 80006e6:	460b      	mov	r3, r1
 80006e8:	71bb      	strb	r3, [r7, #6]
 80006ea:	4613      	mov	r3, r2
 80006ec:	80bb      	strh	r3, [r7, #4]
	uint8_t data[1] = {regAddr};
 80006ee:	79bb      	ldrb	r3, [r7, #6]
 80006f0:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit_DMA(&hI2C, (addr << 1), data, 1);
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	b29b      	uxth	r3, r3
 80006f6:	005b      	lsls	r3, r3, #1
 80006f8:	b299      	uxth	r1, r3
 80006fa:	f107 020c 	add.w	r2, r7, #12
 80006fe:	2301      	movs	r3, #1
 8000700:	4814      	ldr	r0, [pc, #80]	@ (8000754 <readRegister+0x7c>)
 8000702:	f001 fa95 	bl	8001c30 <HAL_I2C_Master_Transmit_DMA>
	while(!sensorReady);
 8000706:	bf00      	nop
 8000708:	4b13      	ldr	r3, [pc, #76]	@ (8000758 <readRegister+0x80>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	f083 0301 	eor.w	r3, r3, #1
 8000710:	b2db      	uxtb	r3, r3
 8000712:	2b00      	cmp	r3, #0
 8000714:	d1f8      	bne.n	8000708 <readRegister+0x30>
	sensorReady = 0;
 8000716:	4b10      	ldr	r3, [pc, #64]	@ (8000758 <readRegister+0x80>)
 8000718:	2200      	movs	r2, #0
 800071a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Receive_DMA(&hI2C, (addr << 1) | (0x01), result, size);
 800071c:	79fb      	ldrb	r3, [r7, #7]
 800071e:	005b      	lsls	r3, r3, #1
 8000720:	b21b      	sxth	r3, r3
 8000722:	f043 0301 	orr.w	r3, r3, #1
 8000726:	b21b      	sxth	r3, r3
 8000728:	b299      	uxth	r1, r3
 800072a:	88bb      	ldrh	r3, [r7, #4]
 800072c:	683a      	ldr	r2, [r7, #0]
 800072e:	4809      	ldr	r0, [pc, #36]	@ (8000754 <readRegister+0x7c>)
 8000730:	f001 fb92 	bl	8001e58 <HAL_I2C_Master_Receive_DMA>
	while(!transmitterReady);
 8000734:	bf00      	nop
 8000736:	4b09      	ldr	r3, [pc, #36]	@ (800075c <readRegister+0x84>)
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	f083 0301 	eor.w	r3, r3, #1
 800073e:	b2db      	uxtb	r3, r3
 8000740:	2b00      	cmp	r3, #0
 8000742:	d1f8      	bne.n	8000736 <readRegister+0x5e>
	transmitterReady = 0;
 8000744:	4b05      	ldr	r3, [pc, #20]	@ (800075c <readRegister+0x84>)
 8000746:	2200      	movs	r2, #0
 8000748:	701a      	strb	r2, [r3, #0]
}
 800074a:	bf00      	nop
 800074c:	3710      	adds	r7, #16
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	200000a8 	.word	0x200000a8
 8000758:	200000a5 	.word	0x200000a5
 800075c:	200000a6 	.word	0x200000a6

08000760 <writeRegisters>:

void writeRegisters(uint8_t addr, uint8_t regAddr, uint8_t *value, uint16_t size){
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	603a      	str	r2, [r7, #0]
 8000768:	461a      	mov	r2, r3
 800076a:	4603      	mov	r3, r0
 800076c:	71fb      	strb	r3, [r7, #7]
 800076e:	460b      	mov	r3, r1
 8000770:	71bb      	strb	r3, [r7, #6]
 8000772:	4613      	mov	r3, r2
 8000774:	80bb      	strh	r3, [r7, #4]
	for(int i = 0; i < size; i++){
 8000776:	2300      	movs	r3, #0
 8000778:	60fb      	str	r3, [r7, #12]
 800077a:	e00f      	b.n	800079c <writeRegisters+0x3c>
		writeRegister(addr, regAddr+i, value[i]);
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	b2da      	uxtb	r2, r3
 8000780:	79bb      	ldrb	r3, [r7, #6]
 8000782:	4413      	add	r3, r2
 8000784:	b2d9      	uxtb	r1, r3
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	683a      	ldr	r2, [r7, #0]
 800078a:	4413      	add	r3, r2
 800078c:	781a      	ldrb	r2, [r3, #0]
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	4618      	mov	r0, r3
 8000792:	f7ff ff77 	bl	8000684 <writeRegister>
	for(int i = 0; i < size; i++){
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	3301      	adds	r3, #1
 800079a:	60fb      	str	r3, [r7, #12]
 800079c:	88bb      	ldrh	r3, [r7, #4]
 800079e:	68fa      	ldr	r2, [r7, #12]
 80007a0:	429a      	cmp	r2, r3
 80007a2:	dbeb      	blt.n	800077c <writeRegisters+0x1c>
	}
}
 80007a4:	bf00      	nop
 80007a6:	bf00      	nop
 80007a8:	3710      	adds	r7, #16
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
	...

080007b0 <I2C_Init>:

//PB6 = SCL1, PB7 = SDA1
void I2C_Init(void){
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
	hI2C.Instance = I2C1;
 80007b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000828 <I2C_Init+0x78>)
 80007b6:	4a1d      	ldr	r2, [pc, #116]	@ (800082c <I2C_Init+0x7c>)
 80007b8:	601a      	str	r2, [r3, #0]
	hI2C.Init.OwnAddress2 = 0;
 80007ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000828 <I2C_Init+0x78>)
 80007bc:	2200      	movs	r2, #0
 80007be:	615a      	str	r2, [r3, #20]
	hI2C.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007c0:	4b19      	ldr	r3, [pc, #100]	@ (8000828 <I2C_Init+0x78>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	619a      	str	r2, [r3, #24]
	hI2C.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007c6:	4b18      	ldr	r3, [pc, #96]	@ (8000828 <I2C_Init+0x78>)
 80007c8:	2201      	movs	r2, #1
 80007ca:	60da      	str	r2, [r3, #12]
	hI2C.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007cc:	4b16      	ldr	r3, [pc, #88]	@ (8000828 <I2C_Init+0x78>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	611a      	str	r2, [r3, #16]
	hI2C.Init.OwnAddress1 = 0;
 80007d2:	4b15      	ldr	r3, [pc, #84]	@ (8000828 <I2C_Init+0x78>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
	hI2C.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007d8:	4b13      	ldr	r3, [pc, #76]	@ (8000828 <I2C_Init+0x78>)
 80007da:	2200      	movs	r2, #0
 80007dc:	619a      	str	r2, [r3, #24]
	hI2C.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007de:	4b12      	ldr	r3, [pc, #72]	@ (8000828 <I2C_Init+0x78>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	61da      	str	r2, [r3, #28]
	hI2C.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007e4:	4b10      	ldr	r3, [pc, #64]	@ (8000828 <I2C_Init+0x78>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	621a      	str	r2, [r3, #32]
	//hI2C.Init.Timing = 0x00100D19;
	hI2C.Init.Timing = 0x00100D14;
 80007ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000828 <I2C_Init+0x78>)
 80007ec:	4a10      	ldr	r2, [pc, #64]	@ (8000830 <I2C_Init+0x80>)
 80007ee:	605a      	str	r2, [r3, #4]
	if (HAL_I2C_Init(&hI2C) != HAL_OK)
 80007f0:	480d      	ldr	r0, [pc, #52]	@ (8000828 <I2C_Init+0x78>)
 80007f2:	f001 f981 	bl	8001af8 <HAL_I2C_Init>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <I2C_Init+0x50>
	{
		Error_Handler();
 80007fc:	f000 f902 	bl	8000a04 <Error_Handler>
	}

	if (HAL_I2CEx_ConfigAnalogFilter(&hI2C, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000800:	2100      	movs	r1, #0
 8000802:	4809      	ldr	r0, [pc, #36]	@ (8000828 <I2C_Init+0x78>)
 8000804:	f003 f8de 	bl	80039c4 <HAL_I2CEx_ConfigAnalogFilter>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <I2C_Init+0x62>
	{
		Error_Handler();
 800080e:	f000 f8f9 	bl	8000a04 <Error_Handler>
	}

    if (HAL_I2CEx_ConfigDigitalFilter(&hI2C, 0) != HAL_OK)
 8000812:	2100      	movs	r1, #0
 8000814:	4804      	ldr	r0, [pc, #16]	@ (8000828 <I2C_Init+0x78>)
 8000816:	f003 f920 	bl	8003a5a <HAL_I2CEx_ConfigDigitalFilter>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <I2C_Init+0x74>
    {
    	Error_Handler();
 8000820:	f000 f8f0 	bl	8000a04 <Error_Handler>
    }
}
 8000824:	bf00      	nop
 8000826:	bd80      	pop	{r7, pc}
 8000828:	200000a8 	.word	0x200000a8
 800082c:	40005400 	.word	0x40005400
 8000830:	00100d14 	.word	0x00100d14

08000834 <HAL_I2C_ErrorCallback>:

#define BUFFERSIZE 100
#define DS3231ADDR = 0b1101000


void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c){
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]

}
 800083c:	bf00      	nop
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr

08000848 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *I2CHandle){
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
	if(I2CHandle->Instance == I2C1){
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a05      	ldr	r2, [pc, #20]	@ (800086c <HAL_I2C_MasterTxCpltCallback+0x24>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d102      	bne.n	8000860 <HAL_I2C_MasterTxCpltCallback+0x18>
		sensorReady = 1;
 800085a:	4b05      	ldr	r3, [pc, #20]	@ (8000870 <HAL_I2C_MasterTxCpltCallback+0x28>)
 800085c:	2201      	movs	r2, #1
 800085e:	701a      	strb	r2, [r3, #0]
	}
}
 8000860:	bf00      	nop
 8000862:	370c      	adds	r7, #12
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr
 800086c:	40005400 	.word	0x40005400
 8000870:	200000a5 	.word	0x200000a5

08000874 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef * I2CHandle){
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
	if(I2CHandle->Instance == I2C1){
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a05      	ldr	r2, [pc, #20]	@ (8000898 <HAL_I2C_MasterRxCpltCallback+0x24>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d102      	bne.n	800088c <HAL_I2C_MasterRxCpltCallback+0x18>
		transmitterReady = 1;
 8000886:	4b05      	ldr	r3, [pc, #20]	@ (800089c <HAL_I2C_MasterRxCpltCallback+0x28>)
 8000888:	2201      	movs	r2, #1
 800088a:	701a      	strb	r2, [r3, #0]
	}
}
 800088c:	bf00      	nop
 800088e:	370c      	adds	r7, #12
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	40005400 	.word	0x40005400
 800089c:	200000a6 	.word	0x200000a6

080008a0 <main>:


int main(void)
{
 80008a0:	b5b0      	push	{r4, r5, r7, lr}
 80008a2:	b08a      	sub	sp, #40	@ 0x28
 80008a4:	af00      	add	r7, sp, #0
  HAL_Init();
 80008a6:	f000 fb8c 	bl	8000fc2 <HAL_Init>
  SystemClock_Config();
 80008aa:	f000 f83f 	bl	800092c <SystemClock_Config>
  DMA_Init();
 80008ae:	f000 f883 	bl	80009b8 <DMA_Init>
  I2C_Init();
 80008b2:	f7ff ff7d 	bl	80007b0 <I2C_Init>
  uint8_t arr[] = {30, 0, 11, 28, 7, 12};
 80008b6:	4a19      	ldr	r2, [pc, #100]	@ (800091c <main+0x7c>)
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008c0:	6018      	str	r0, [r3, #0]
 80008c2:	3304      	adds	r3, #4
 80008c4:	8019      	strh	r1, [r3, #0]
  initDS3231(2024, arr, 1, 12);
 80008c6:	f107 011c 	add.w	r1, r7, #28
 80008ca:	230c      	movs	r3, #12
 80008cc:	2201      	movs	r2, #1
 80008ce:	f44f 60fd 	mov.w	r0, #2024	@ 0x7e8
 80008d2:	f7ff fdcd 	bl	8000470 <initDS3231>
  initMPU6050(0);
 80008d6:	2000      	movs	r0, #0
 80008d8:	f000 f89a 	bl	8000a10 <initMPU6050>
  uint8_t timeData[6] = {30, 14, 4, 3, 24, 12};
 80008dc:	4a10      	ldr	r2, [pc, #64]	@ (8000920 <main+0x80>)
 80008de:	f107 0314 	add.w	r3, r7, #20
 80008e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008e6:	6018      	str	r0, [r3, #0]
 80008e8:	3304      	adds	r3, #4
 80008ea:	8019      	strh	r1, [r3, #0]
  char header[] = "Time,Acceleration";
 80008ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000924 <main+0x84>)
 80008ee:	463c      	mov	r4, r7
 80008f0:	461d      	mov	r5, r3
 80008f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008f6:	682b      	ldr	r3, [r5, #0]
 80008f8:	8023      	strh	r3, [r4, #0]
  while (1)
  {
	  getDateAndTime();
 80008fa:	f7ff fe19 	bl	8000530 <getDateAndTime>
	  getAccelMPU6050(second);
 80008fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000928 <main+0x88>)
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	4618      	mov	r0, r3
 8000904:	f000 f912 	bl	8000b2c <getAccelMPU6050>
	  get_bmp_p();
 8000908:	f7ff fca6 	bl	8000258 <get_bmp_p>
	  int x = 21;
 800090c:	2315      	movs	r3, #21
 800090e:	627b      	str	r3, [r7, #36]	@ 0x24
	  x+=1;
 8000910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000912:	3301      	adds	r3, #1
 8000914:	627b      	str	r3, [r7, #36]	@ 0x24
  {
 8000916:	bf00      	nop
 8000918:	e7ef      	b.n	80008fa <main+0x5a>
 800091a:	bf00      	nop
 800091c:	080053fc 	.word	0x080053fc
 8000920:	08005404 	.word	0x08005404
 8000924:	0800540c 	.word	0x0800540c
 8000928:	2000009c 	.word	0x2000009c

0800092c <SystemClock_Config>:
  }
}

void SystemClock_Config(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b096      	sub	sp, #88	@ 0x58
 8000930:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000932:	f107 0314 	add.w	r3, r7, #20
 8000936:	2244      	movs	r2, #68	@ 0x44
 8000938:	2100      	movs	r1, #0
 800093a:	4618      	mov	r0, r3
 800093c:	f004 fcae 	bl	800529c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000940:	463b      	mov	r3, r7
 8000942:	2200      	movs	r2, #0
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	605a      	str	r2, [r3, #4]
 8000948:	609a      	str	r2, [r3, #8]
 800094a:	60da      	str	r2, [r3, #12]
 800094c:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800094e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000952:	f003 f8dd 	bl	8003b10 <HAL_PWREx_ControlVoltageScaling>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800095c:	f000 f852 	bl	8000a04 <Error_Handler>
  }

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000960:	2310      	movs	r3, #16
 8000962:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000964:	2301      	movs	r3, #1
 8000966:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000968:	2300      	movs	r3, #0
 800096a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800096c:	2360      	movs	r3, #96	@ 0x60
 800096e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000970:	2300      	movs	r3, #0
 8000972:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000974:	f107 0314 	add.w	r3, r7, #20
 8000978:	4618      	mov	r0, r3
 800097a:	f003 f91f 	bl	8003bbc <HAL_RCC_OscConfig>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000984:	f000 f83e 	bl	8000a04 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000988:	230f      	movs	r3, #15
 800098a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800098c:	2300      	movs	r3, #0
 800098e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000990:	2300      	movs	r3, #0
 8000992:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000994:	2300      	movs	r3, #0
 8000996:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000998:	2300      	movs	r3, #0
 800099a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800099c:	463b      	mov	r3, r7
 800099e:	2100      	movs	r1, #0
 80009a0:	4618      	mov	r0, r3
 80009a2:	f003 fce7 	bl	8004374 <HAL_RCC_ClockConfig>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80009ac:	f000 f82a 	bl	8000a04 <Error_Handler>
  }
}
 80009b0:	bf00      	nop
 80009b2:	3758      	adds	r7, #88	@ 0x58
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <DMA_Init>:


//PB6 = SCL1, PB7 = SDA1


void DMA_Init(void){
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
	__HAL_RCC_DMA1_CLK_ENABLE();
 80009be:	4b10      	ldr	r3, [pc, #64]	@ (8000a00 <DMA_Init+0x48>)
 80009c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009c2:	4a0f      	ldr	r2, [pc, #60]	@ (8000a00 <DMA_Init+0x48>)
 80009c4:	f043 0301 	orr.w	r3, r3, #1
 80009c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80009ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000a00 <DMA_Init+0x48>)
 80009cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	607b      	str	r3, [r7, #4]
 80009d4:	687b      	ldr	r3, [r7, #4]

	HAL_NVIC_SetPriority(DMA1_Channel6_IRQn,0,0);
 80009d6:	2200      	movs	r2, #0
 80009d8:	2100      	movs	r1, #0
 80009da:	2010      	movs	r0, #16
 80009dc:	f000 fc65 	bl	80012aa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80009e0:	2010      	movs	r0, #16
 80009e2:	f000 fc7e 	bl	80012e2 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80009e6:	2200      	movs	r2, #0
 80009e8:	2100      	movs	r1, #0
 80009ea:	2011      	movs	r0, #17
 80009ec:	f000 fc5d 	bl	80012aa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80009f0:	2011      	movs	r0, #17
 80009f2:	f000 fc76 	bl	80012e2 <HAL_NVIC_EnableIRQ>
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	40021000 	.word	0x40021000

08000a04 <Error_Handler>:
}



void Error_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a08:	b672      	cpsid	i
}
 8000a0a:	bf00      	nop
  __disable_irq();
  while (1)
 8000a0c:	bf00      	nop
 8000a0e:	e7fd      	b.n	8000a0c <Error_Handler+0x8>

08000a10 <initMPU6050>:

int accel_idx;
int velocity_idx;
int altitude_idx;

void initMPU6050(unsigned char AFS_SEL){
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	71fb      	strb	r3, [r7, #7]
	switch(AFS_SEL){
 8000a1a:	79fb      	ldrb	r3, [r7, #7]
 8000a1c:	2b03      	cmp	r3, #3
 8000a1e:	d818      	bhi.n	8000a52 <initMPU6050+0x42>
 8000a20:	a201      	add	r2, pc, #4	@ (adr r2, 8000a28 <initMPU6050+0x18>)
 8000a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a26:	bf00      	nop
 8000a28:	08000a39 	.word	0x08000a39
 8000a2c:	08000a41 	.word	0x08000a41
 8000a30:	08000a47 	.word	0x08000a47
 8000a34:	08000a4d 	.word	0x08000a4d
	case RANGE_2G:
		step = 0.00059877;
 8000a38:	4b2f      	ldr	r3, [pc, #188]	@ (8000af8 <initMPU6050+0xe8>)
 8000a3a:	4a30      	ldr	r2, [pc, #192]	@ (8000afc <initMPU6050+0xec>)
 8000a3c:	601a      	str	r2, [r3, #0]
		break;
 8000a3e:	e009      	b.n	8000a54 <initMPU6050+0x44>
	case RANGE_4G:
		step = 0.00119;
 8000a40:	4b2d      	ldr	r3, [pc, #180]	@ (8000af8 <initMPU6050+0xe8>)
 8000a42:	4a2f      	ldr	r2, [pc, #188]	@ (8000b00 <initMPU6050+0xf0>)
 8000a44:	601a      	str	r2, [r3, #0]
	case RANGE_8G:
		step = 0.002395;
 8000a46:	4b2c      	ldr	r3, [pc, #176]	@ (8000af8 <initMPU6050+0xe8>)
 8000a48:	4a2e      	ldr	r2, [pc, #184]	@ (8000b04 <initMPU6050+0xf4>)
 8000a4a:	601a      	str	r2, [r3, #0]
	case RANGE_16G:
		step = 0.00479;
 8000a4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000af8 <initMPU6050+0xe8>)
 8000a4e:	4a2e      	ldr	r2, [pc, #184]	@ (8000b08 <initMPU6050+0xf8>)
 8000a50:	601a      	str	r2, [r3, #0]
	default:
		break;
 8000a52:	bf00      	nop
	}
	writeRegister(MPU6050ADDR, PWR_MGMT_1, 0x00);
 8000a54:	2200      	movs	r2, #0
 8000a56:	216b      	movs	r1, #107	@ 0x6b
 8000a58:	2069      	movs	r0, #105	@ 0x69
 8000a5a:	f7ff fe13 	bl	8000684 <writeRegister>
	uint8_t temp[1];
	readRegister(MPU6050ADDR, ACCEL_CONFIG, temp, 1);
 8000a5e:	f107 020c 	add.w	r2, r7, #12
 8000a62:	2301      	movs	r3, #1
 8000a64:	211c      	movs	r1, #28
 8000a66:	2069      	movs	r0, #105	@ 0x69
 8000a68:	f7ff fe36 	bl	80006d8 <readRegister>
	temp[1] &= 0b11100111;
 8000a6c:	7b7b      	ldrb	r3, [r7, #13]
 8000a6e:	f023 0318 	bic.w	r3, r3, #24
 8000a72:	b2db      	uxtb	r3, r3
 8000a74:	737b      	strb	r3, [r7, #13]
	temp[1] |= (AFS_SEL << 3);
 8000a76:	7b7b      	ldrb	r3, [r7, #13]
 8000a78:	b25a      	sxtb	r2, r3
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	00db      	lsls	r3, r3, #3
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	4313      	orrs	r3, r2
 8000a82:	b25b      	sxtb	r3, r3
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	737b      	strb	r3, [r7, #13]
	writeRegister(MPU6050ADDR, ACCEL_CONFIG, temp[1]);
 8000a88:	7b7b      	ldrb	r3, [r7, #13]
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	211c      	movs	r1, #28
 8000a8e:	2069      	movs	r0, #105	@ 0x69
 8000a90:	f7ff fdf8 	bl	8000684 <writeRegister>

	total_buffer_size = 100;
 8000a94:	4b1d      	ldr	r3, [pc, #116]	@ (8000b0c <initMPU6050+0xfc>)
 8000a96:	2264      	movs	r2, #100	@ 0x64
 8000a98:	601a      	str	r2, [r3, #0]
	accel_buffer_MPU6050 = (accelMPU6050*)malloc(sizeof(accelMPU6050)*total_buffer_size);
 8000a9a:	4b1c      	ldr	r3, [pc, #112]	@ (8000b0c <initMPU6050+0xfc>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	011b      	lsls	r3, r3, #4
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f004 fb0f 	bl	80050c4 <malloc>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	461a      	mov	r2, r3
 8000aaa:	4b19      	ldr	r3, [pc, #100]	@ (8000b10 <initMPU6050+0x100>)
 8000aac:	601a      	str	r2, [r3, #0]
	velocity_buffer_MPU6050 = (velocityMPU6050*)malloc(sizeof(velocityMPU6050)*total_buffer_size);
 8000aae:	4b17      	ldr	r3, [pc, #92]	@ (8000b0c <initMPU6050+0xfc>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	011b      	lsls	r3, r3, #4
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f004 fb05 	bl	80050c4 <malloc>
 8000aba:	4603      	mov	r3, r0
 8000abc:	461a      	mov	r2, r3
 8000abe:	4b15      	ldr	r3, [pc, #84]	@ (8000b14 <initMPU6050+0x104>)
 8000ac0:	601a      	str	r2, [r3, #0]
	altitude_buffer_MPU6050 = (altitudeMPU6050*)malloc(sizeof(altitudeMPU6050)*total_buffer_size);
 8000ac2:	4b12      	ldr	r3, [pc, #72]	@ (8000b0c <initMPU6050+0xfc>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	011b      	lsls	r3, r3, #4
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f004 fafb 	bl	80050c4 <malloc>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	461a      	mov	r2, r3
 8000ad2:	4b11      	ldr	r3, [pc, #68]	@ (8000b18 <initMPU6050+0x108>)
 8000ad4:	601a      	str	r2, [r3, #0]
	curr_buffer_size = 0;
 8000ad6:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <initMPU6050+0x10c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
	accel_idx = 0;
 8000adc:	4b10      	ldr	r3, [pc, #64]	@ (8000b20 <initMPU6050+0x110>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	601a      	str	r2, [r3, #0]
	velocity_idx = 0;
 8000ae2:	4b10      	ldr	r3, [pc, #64]	@ (8000b24 <initMPU6050+0x114>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
	altitude_idx = 0;
 8000ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b28 <initMPU6050+0x118>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	601a      	str	r2, [r3, #0]
}
 8000aee:	bf00      	nop
 8000af0:	3710      	adds	r7, #16
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	2000018c 	.word	0x2000018c
 8000afc:	3a1cf6c6 	.word	0x3a1cf6c6
 8000b00:	3a9bf9c6 	.word	0x3a9bf9c6
 8000b04:	3b1cf56f 	.word	0x3b1cf56f
 8000b08:	3b9cf56f 	.word	0x3b9cf56f
 8000b0c:	2000019c 	.word	0x2000019c
 8000b10:	20000190 	.word	0x20000190
 8000b14:	20000194 	.word	0x20000194
 8000b18:	20000198 	.word	0x20000198
 8000b1c:	200001a0 	.word	0x200001a0
 8000b20:	200001a4 	.word	0x200001a4
 8000b24:	200001a8 	.word	0x200001a8
 8000b28:	200001ac 	.word	0x200001ac

08000b2c <getAccelMPU6050>:

void getAccelMPU6050(uint8_t s){
 8000b2c:	b590      	push	{r4, r7, lr}
 8000b2e:	b08b      	sub	sp, #44	@ 0x2c
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	4603      	mov	r3, r0
 8000b34:	71fb      	strb	r3, [r7, #7]
	uint8_t accelReg[6];
	readRegister(MPU6050ADDR,ACCEL_XOUT_H, accelReg, 6);
 8000b36:	f107 021c 	add.w	r2, r7, #28
 8000b3a:	2306      	movs	r3, #6
 8000b3c:	213b      	movs	r1, #59	@ 0x3b
 8000b3e:	2069      	movs	r0, #105	@ 0x69
 8000b40:	f7ff fdca 	bl	80006d8 <readRegister>

	int16_t X = (accelReg[0] << 8) | (accelReg[1]);
 8000b44:	7f3b      	ldrb	r3, [r7, #28]
 8000b46:	021b      	lsls	r3, r3, #8
 8000b48:	b21a      	sxth	r2, r3
 8000b4a:	7f7b      	ldrb	r3, [r7, #29]
 8000b4c:	b21b      	sxth	r3, r3
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t Y = (accelReg[2] << 8) | (accelReg[3]);
 8000b52:	7fbb      	ldrb	r3, [r7, #30]
 8000b54:	021b      	lsls	r3, r3, #8
 8000b56:	b21a      	sxth	r2, r3
 8000b58:	7ffb      	ldrb	r3, [r7, #31]
 8000b5a:	b21b      	sxth	r3, r3
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	84bb      	strh	r3, [r7, #36]	@ 0x24
	int16_t Z = (accelReg[4] << 8) | (accelReg[5]);
 8000b60:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000b64:	021b      	lsls	r3, r3, #8
 8000b66:	b21a      	sxth	r2, r3
 8000b68:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000b6c:	b21b      	sxth	r3, r3
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	847b      	strh	r3, [r7, #34]	@ 0x22

	accelMPU6050 a;
	a.accelX = X*step;
 8000b72:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000b76:	ee07 3a90 	vmov	s15, r3
 8000b7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b7e:	4b33      	ldr	r3, [pc, #204]	@ (8000c4c <getAccelMPU6050+0x120>)
 8000b80:	edd3 7a00 	vldr	s15, [r3]
 8000b84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b88:	edc7 7a03 	vstr	s15, [r7, #12]
	a.accelY = Y*step;
 8000b8c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000b90:	ee07 3a90 	vmov	s15, r3
 8000b94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b98:	4b2c      	ldr	r3, [pc, #176]	@ (8000c4c <getAccelMPU6050+0x120>)
 8000b9a:	edd3 7a00 	vldr	s15, [r3]
 8000b9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ba2:	edc7 7a04 	vstr	s15, [r7, #16]
	a.accelZ = Z*step;
 8000ba6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8000baa:	ee07 3a90 	vmov	s15, r3
 8000bae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000bb2:	4b26      	ldr	r3, [pc, #152]	@ (8000c4c <getAccelMPU6050+0x120>)
 8000bb4:	edd3 7a00 	vldr	s15, [r3]
 8000bb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bbc:	edc7 7a05 	vstr	s15, [r7, #20]
	a.seconds = s;
 8000bc0:	79fb      	ldrb	r3, [r7, #7]
 8000bc2:	763b      	strb	r3, [r7, #24]

	if(curr_buffer_size + 1 >= total_buffer_size){
 8000bc4:	4b22      	ldr	r3, [pc, #136]	@ (8000c50 <getAccelMPU6050+0x124>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	1c5a      	adds	r2, r3, #1
 8000bca:	4b22      	ldr	r3, [pc, #136]	@ (8000c54 <getAccelMPU6050+0x128>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d328      	bcc.n	8000c24 <getAccelMPU6050+0xf8>
		total_buffer_size*=2;
 8000bd2:	4b20      	ldr	r3, [pc, #128]	@ (8000c54 <getAccelMPU6050+0x128>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	005b      	lsls	r3, r3, #1
 8000bd8:	4a1e      	ldr	r2, [pc, #120]	@ (8000c54 <getAccelMPU6050+0x128>)
 8000bda:	6013      	str	r3, [r2, #0]
		accel_buffer_MPU6050 = (accelMPU6050*)realloc(accel_buffer_MPU6050, total_buffer_size*sizeof(accelMPU6050));
 8000bdc:	4b1e      	ldr	r3, [pc, #120]	@ (8000c58 <getAccelMPU6050+0x12c>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c54 <getAccelMPU6050+0x128>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	011b      	lsls	r3, r3, #4
 8000be6:	4619      	mov	r1, r3
 8000be8:	4610      	mov	r0, r2
 8000bea:	f004 fb21 	bl	8005230 <realloc>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	4a19      	ldr	r2, [pc, #100]	@ (8000c58 <getAccelMPU6050+0x12c>)
 8000bf2:	6013      	str	r3, [r2, #0]
		velocity_buffer_MPU6050 = (velocityMPU6050*)realloc(velocity_buffer_MPU6050, total_buffer_size*sizeof(velocityMPU6050));
 8000bf4:	4b19      	ldr	r3, [pc, #100]	@ (8000c5c <getAccelMPU6050+0x130>)
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	4b16      	ldr	r3, [pc, #88]	@ (8000c54 <getAccelMPU6050+0x128>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	011b      	lsls	r3, r3, #4
 8000bfe:	4619      	mov	r1, r3
 8000c00:	4610      	mov	r0, r2
 8000c02:	f004 fb15 	bl	8005230 <realloc>
 8000c06:	4603      	mov	r3, r0
 8000c08:	4a14      	ldr	r2, [pc, #80]	@ (8000c5c <getAccelMPU6050+0x130>)
 8000c0a:	6013      	str	r3, [r2, #0]
		altitude_buffer_MPU6050 = (altitudeMPU6050*)realloc(altitude_buffer_MPU6050, total_buffer_size*sizeof(altitudeMPU6050));
 8000c0c:	4b14      	ldr	r3, [pc, #80]	@ (8000c60 <getAccelMPU6050+0x134>)
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	4b10      	ldr	r3, [pc, #64]	@ (8000c54 <getAccelMPU6050+0x128>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	011b      	lsls	r3, r3, #4
 8000c16:	4619      	mov	r1, r3
 8000c18:	4610      	mov	r0, r2
 8000c1a:	f004 fb09 	bl	8005230 <realloc>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	4a0f      	ldr	r2, [pc, #60]	@ (8000c60 <getAccelMPU6050+0x134>)
 8000c22:	6013      	str	r3, [r2, #0]
	}

	accel_buffer_MPU6050[accel_idx++] = a;
 8000c24:	4b0c      	ldr	r3, [pc, #48]	@ (8000c58 <getAccelMPU6050+0x12c>)
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	4b0e      	ldr	r3, [pc, #56]	@ (8000c64 <getAccelMPU6050+0x138>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	1c59      	adds	r1, r3, #1
 8000c2e:	480d      	ldr	r0, [pc, #52]	@ (8000c64 <getAccelMPU6050+0x138>)
 8000c30:	6001      	str	r1, [r0, #0]
 8000c32:	011b      	lsls	r3, r3, #4
 8000c34:	4413      	add	r3, r2
 8000c36:	461c      	mov	r4, r3
 8000c38:	f107 030c 	add.w	r3, r7, #12
 8000c3c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c3e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8000c42:	bf00      	nop
 8000c44:	372c      	adds	r7, #44	@ 0x2c
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd90      	pop	{r4, r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	2000018c 	.word	0x2000018c
 8000c50:	200001a0 	.word	0x200001a0
 8000c54:	2000019c 	.word	0x2000019c
 8000c58:	20000190 	.word	0x20000190
 8000c5c:	20000194 	.word	0x20000194
 8000c60:	20000198 	.word	0x20000198
 8000c64:	200001a4 	.word	0x200001a4

08000c68 <HAL_MspInit>:

extern DMA_HandleTypeDef hdma_i2c1_rx;
extern DMA_HandleTypeDef hdma_i2c1_tx;

void HAL_MspInit(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000cac <HAL_MspInit+0x44>)
 8000c70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c72:	4a0e      	ldr	r2, [pc, #56]	@ (8000cac <HAL_MspInit+0x44>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000cac <HAL_MspInit+0x44>)
 8000c7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	607b      	str	r3, [r7, #4]
 8000c84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c86:	4b09      	ldr	r3, [pc, #36]	@ (8000cac <HAL_MspInit+0x44>)
 8000c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c8a:	4a08      	ldr	r2, [pc, #32]	@ (8000cac <HAL_MspInit+0x44>)
 8000c8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c90:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c92:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <HAL_MspInit+0x44>)
 8000c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c9a:	603b      	str	r3, [r7, #0]
 8000c9c:	683b      	ldr	r3, [r7, #0]
}
 8000c9e:	bf00      	nop
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	40021000 	.word	0x40021000

08000cb0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c){
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b0ac      	sub	sp, #176	@ 0xb0
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
	__HAL_RCC_I2C1_CLK_ENABLE();
 8000cb8:	4b57      	ldr	r3, [pc, #348]	@ (8000e18 <HAL_I2C_MspInit+0x168>)
 8000cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cbc:	4a56      	ldr	r2, [pc, #344]	@ (8000e18 <HAL_I2C_MspInit+0x168>)
 8000cbe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000cc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cc4:	4b54      	ldr	r3, [pc, #336]	@ (8000e18 <HAL_I2C_MspInit+0x168>)
 8000cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ccc:	613b      	str	r3, [r7, #16]
 8000cce:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd0:	4b51      	ldr	r3, [pc, #324]	@ (8000e18 <HAL_I2C_MspInit+0x168>)
 8000cd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cd4:	4a50      	ldr	r2, [pc, #320]	@ (8000e18 <HAL_I2C_MspInit+0x168>)
 8000cd6:	f043 0302 	orr.w	r3, r3, #2
 8000cda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cdc:	4b4e      	ldr	r3, [pc, #312]	@ (8000e18 <HAL_I2C_MspInit+0x168>)
 8000cde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ce0:	f003 0302 	and.w	r3, r3, #2
 8000ce4:	60fb      	str	r3, [r7, #12]
 8000ce6:	68fb      	ldr	r3, [r7, #12]

	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ce8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cec:	2288      	movs	r2, #136	@ 0x88
 8000cee:	2100      	movs	r1, #0
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f004 fad3 	bl	800529c <memset>

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000cf6:	2340      	movs	r3, #64	@ 0x40
 8000cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	67bb      	str	r3, [r7, #120]	@ 0x78
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cfe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d02:	4618      	mov	r0, r3
 8000d04:	f003 fd22 	bl	800474c <HAL_RCCEx_PeriphCLKConfig>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <HAL_I2C_MspInit+0x62>
	{
	  Error_Handler();
 8000d0e:	f7ff fe79 	bl	8000a04 <Error_Handler>
	}
	GPIO_InitTypeDef GPIO_InitStruct;

	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8000d12:	23c0      	movs	r3, #192	@ 0xc0
 8000d14:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d16:	2312      	movs	r3, #18
 8000d18:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d22:	2304      	movs	r3, #4
 8000d24:	627b      	str	r3, [r7, #36]	@ 0x24
	__GPIOB_CLK_ENABLE();
 8000d26:	4b3c      	ldr	r3, [pc, #240]	@ (8000e18 <HAL_I2C_MspInit+0x168>)
 8000d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d2a:	4a3b      	ldr	r2, [pc, #236]	@ (8000e18 <HAL_I2C_MspInit+0x168>)
 8000d2c:	f043 0302 	orr.w	r3, r3, #2
 8000d30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d32:	4b39      	ldr	r3, [pc, #228]	@ (8000e18 <HAL_I2C_MspInit+0x168>)
 8000d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d36:	f003 0302 	and.w	r3, r3, #2
 8000d3a:	60bb      	str	r3, [r7, #8]
 8000d3c:	68bb      	ldr	r3, [r7, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d3e:	f107 0314 	add.w	r3, r7, #20
 8000d42:	4619      	mov	r1, r3
 8000d44:	4835      	ldr	r0, [pc, #212]	@ (8000e1c <HAL_I2C_MspInit+0x16c>)
 8000d46:	f000 fd2d 	bl	80017a4 <HAL_GPIO_Init>

	hdma_i2c1_tx.Instance = DMA1_Channel6;
 8000d4a:	4b35      	ldr	r3, [pc, #212]	@ (8000e20 <HAL_I2C_MspInit+0x170>)
 8000d4c:	4a35      	ldr	r2, [pc, #212]	@ (8000e24 <HAL_I2C_MspInit+0x174>)
 8000d4e:	601a      	str	r2, [r3, #0]
	hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 8000d50:	4b33      	ldr	r3, [pc, #204]	@ (8000e20 <HAL_I2C_MspInit+0x170>)
 8000d52:	2203      	movs	r2, #3
 8000d54:	605a      	str	r2, [r3, #4]
	hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d56:	4b32      	ldr	r3, [pc, #200]	@ (8000e20 <HAL_I2C_MspInit+0x170>)
 8000d58:	2210      	movs	r2, #16
 8000d5a:	609a      	str	r2, [r3, #8]
	hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d5c:	4b30      	ldr	r3, [pc, #192]	@ (8000e20 <HAL_I2C_MspInit+0x170>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	60da      	str	r2, [r3, #12]
	hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d62:	4b2f      	ldr	r3, [pc, #188]	@ (8000e20 <HAL_I2C_MspInit+0x170>)
 8000d64:	2280      	movs	r2, #128	@ 0x80
 8000d66:	611a      	str	r2, [r3, #16]
	hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d68:	4b2d      	ldr	r3, [pc, #180]	@ (8000e20 <HAL_I2C_MspInit+0x170>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	615a      	str	r2, [r3, #20]
	hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d6e:	4b2c      	ldr	r3, [pc, #176]	@ (8000e20 <HAL_I2C_MspInit+0x170>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	619a      	str	r2, [r3, #24]
	hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000d74:	4b2a      	ldr	r3, [pc, #168]	@ (8000e20 <HAL_I2C_MspInit+0x170>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	61da      	str	r2, [r3, #28]
	hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d7a:	4b29      	ldr	r3, [pc, #164]	@ (8000e20 <HAL_I2C_MspInit+0x170>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	621a      	str	r2, [r3, #32]

	if(HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK){
 8000d80:	4827      	ldr	r0, [pc, #156]	@ (8000e20 <HAL_I2C_MspInit+0x170>)
 8000d82:	f000 fac9 	bl	8001318 <HAL_DMA_Init>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <HAL_I2C_MspInit+0xe0>
		Error_Handler();
 8000d8c:	f7ff fe3a 	bl	8000a04 <Error_Handler>
	}

	__HAL_LINKDMA(hi2c, hdmatx, hdma_i2c1_tx);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4a23      	ldr	r2, [pc, #140]	@ (8000e20 <HAL_I2C_MspInit+0x170>)
 8000d94:	639a      	str	r2, [r3, #56]	@ 0x38
 8000d96:	4a22      	ldr	r2, [pc, #136]	@ (8000e20 <HAL_I2C_MspInit+0x170>)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6293      	str	r3, [r2, #40]	@ 0x28

	hdma_i2c1_rx.Instance = DMA1_Channel7;
 8000d9c:	4b22      	ldr	r3, [pc, #136]	@ (8000e28 <HAL_I2C_MspInit+0x178>)
 8000d9e:	4a23      	ldr	r2, [pc, #140]	@ (8000e2c <HAL_I2C_MspInit+0x17c>)
 8000da0:	601a      	str	r2, [r3, #0]
	hdma_i2c1_rx.Init.Request = DMA_REQUEST_3;
 8000da2:	4b21      	ldr	r3, [pc, #132]	@ (8000e28 <HAL_I2C_MspInit+0x178>)
 8000da4:	2203      	movs	r2, #3
 8000da6:	605a      	str	r2, [r3, #4]
	hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000da8:	4b1f      	ldr	r3, [pc, #124]	@ (8000e28 <HAL_I2C_MspInit+0x178>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	609a      	str	r2, [r3, #8]
	hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dae:	4b1e      	ldr	r3, [pc, #120]	@ (8000e28 <HAL_I2C_MspInit+0x178>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	60da      	str	r2, [r3, #12]
	hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000db4:	4b1c      	ldr	r3, [pc, #112]	@ (8000e28 <HAL_I2C_MspInit+0x178>)
 8000db6:	2280      	movs	r2, #128	@ 0x80
 8000db8:	611a      	str	r2, [r3, #16]
	hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000dba:	4b1b      	ldr	r3, [pc, #108]	@ (8000e28 <HAL_I2C_MspInit+0x178>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	615a      	str	r2, [r3, #20]
	hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dc0:	4b19      	ldr	r3, [pc, #100]	@ (8000e28 <HAL_I2C_MspInit+0x178>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	619a      	str	r2, [r3, #24]
	hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000dc6:	4b18      	ldr	r3, [pc, #96]	@ (8000e28 <HAL_I2C_MspInit+0x178>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	61da      	str	r2, [r3, #28]
	hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000dcc:	4b16      	ldr	r3, [pc, #88]	@ (8000e28 <HAL_I2C_MspInit+0x178>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	621a      	str	r2, [r3, #32]

	if(HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK){
 8000dd2:	4815      	ldr	r0, [pc, #84]	@ (8000e28 <HAL_I2C_MspInit+0x178>)
 8000dd4:	f000 faa0 	bl	8001318 <HAL_DMA_Init>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <HAL_I2C_MspInit+0x132>
		Error_Handler();
 8000dde:	f7ff fe11 	bl	8000a04 <Error_Handler>
	}

	__HAL_LINKDMA(hi2c, hdmarx, hdma_i2c1_rx);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4a10      	ldr	r2, [pc, #64]	@ (8000e28 <HAL_I2C_MspInit+0x178>)
 8000de6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000de8:	4a0f      	ldr	r2, [pc, #60]	@ (8000e28 <HAL_I2C_MspInit+0x178>)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6293      	str	r3, [r2, #40]	@ 0x28

	HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000dee:	2200      	movs	r2, #0
 8000df0:	2100      	movs	r1, #0
 8000df2:	201f      	movs	r0, #31
 8000df4:	f000 fa59 	bl	80012aa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000df8:	201f      	movs	r0, #31
 8000dfa:	f000 fa72 	bl	80012e2 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	2100      	movs	r1, #0
 8000e02:	2020      	movs	r0, #32
 8000e04:	f000 fa51 	bl	80012aa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000e08:	2020      	movs	r0, #32
 8000e0a:	f000 fa6a 	bl	80012e2 <HAL_NVIC_EnableIRQ>
}
 8000e0e:	bf00      	nop
 8000e10:	37b0      	adds	r7, #176	@ 0xb0
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	48000400 	.word	0x48000400
 8000e20:	200000fc 	.word	0x200000fc
 8000e24:	4002006c 	.word	0x4002006c
 8000e28:	20000144 	.word	0x20000144
 8000e2c:	40020080 	.word	0x40020080

08000e30 <NMI_Handler>:
extern DMA_HandleTypeDef hdma_i2c1_tx;
extern DMA_HandleTypeDef hdma_i2c1_rx;
extern I2C_HandleTypeDef hI2C;

void NMI_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
   while (1)
 8000e34:	bf00      	nop
 8000e36:	e7fd      	b.n	8000e34 <NMI_Handler+0x4>

08000e38 <HardFault_Handler>:
  {
  }
}

void HardFault_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  while (1)
 8000e3c:	bf00      	nop
 8000e3e:	e7fd      	b.n	8000e3c <HardFault_Handler+0x4>

08000e40 <MemManage_Handler>:
  }
}


void MemManage_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  while (1)
 8000e44:	bf00      	nop
 8000e46:	e7fd      	b.n	8000e44 <MemManage_Handler+0x4>

08000e48 <BusFault_Handler>:
  }
}


void BusFault_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  while (1)
 8000e4c:	bf00      	nop
 8000e4e:	e7fd      	b.n	8000e4c <BusFault_Handler+0x4>

08000e50 <UsageFault_Handler>:
  }
}


void UsageFault_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <UsageFault_Handler+0x4>

08000e58 <SVC_Handler>:
  }
}


void SVC_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0

}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <DebugMon_Handler>:


void DebugMon_Handler(void)
{
 8000e66:	b480      	push	{r7}
 8000e68:	af00      	add	r7, sp, #0

}
 8000e6a:	bf00      	nop
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0

}
 8000e78:	bf00      	nop
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr

08000e82 <SysTick_Handler>:


void SysTick_Handler(void)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8000e86:	f000 f8f1 	bl	800106c <HAL_IncTick>
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
	...

08000e90 <DMA1_Channel6_IRQHandler>:

void DMA1_Channel6_IRQHandler(void){
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8000e94:	4802      	ldr	r0, [pc, #8]	@ (8000ea0 <DMA1_Channel6_IRQHandler+0x10>)
 8000e96:	f000 fb98 	bl	80015ca <HAL_DMA_IRQHandler>
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	200000fc 	.word	0x200000fc

08000ea4 <DMA1_Channel7_IRQHandler>:

void DMA1_Channel7_IRQHandler(void){
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8000ea8:	4802      	ldr	r0, [pc, #8]	@ (8000eb4 <DMA1_Channel7_IRQHandler+0x10>)
 8000eaa:	f000 fb8e 	bl	80015ca <HAL_DMA_IRQHandler>
}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20000144 	.word	0x20000144

08000eb8 <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  HAL_I2C_EV_IRQHandler(&hI2C);
 8000ebc:	4802      	ldr	r0, [pc, #8]	@ (8000ec8 <I2C1_EV_IRQHandler+0x10>)
 8000ebe:	f001 f8bb 	bl	8002038 <HAL_I2C_EV_IRQHandler>
}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	200000a8 	.word	0x200000a8

08000ecc <I2C1_ER_IRQHandler>:


void I2C1_ER_IRQHandler(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  HAL_I2C_ER_IRQHandler(&hI2C);
 8000ed0:	4802      	ldr	r0, [pc, #8]	@ (8000edc <I2C1_ER_IRQHandler+0x10>)
 8000ed2:	f001 f8cb 	bl	800206c <HAL_I2C_ER_IRQHandler>
}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	200000a8 	.word	0x200000a8

08000ee0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee8:	4a14      	ldr	r2, [pc, #80]	@ (8000f3c <_sbrk+0x5c>)
 8000eea:	4b15      	ldr	r3, [pc, #84]	@ (8000f40 <_sbrk+0x60>)
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ef4:	4b13      	ldr	r3, [pc, #76]	@ (8000f44 <_sbrk+0x64>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d102      	bne.n	8000f02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000efc:	4b11      	ldr	r3, [pc, #68]	@ (8000f44 <_sbrk+0x64>)
 8000efe:	4a12      	ldr	r2, [pc, #72]	@ (8000f48 <_sbrk+0x68>)
 8000f00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f02:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <_sbrk+0x64>)
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4413      	add	r3, r2
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	d207      	bcs.n	8000f20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f10:	f004 f9dc 	bl	80052cc <__errno>
 8000f14:	4603      	mov	r3, r0
 8000f16:	220c      	movs	r2, #12
 8000f18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1e:	e009      	b.n	8000f34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f20:	4b08      	ldr	r3, [pc, #32]	@ (8000f44 <_sbrk+0x64>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f26:	4b07      	ldr	r3, [pc, #28]	@ (8000f44 <_sbrk+0x64>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	4a05      	ldr	r2, [pc, #20]	@ (8000f44 <_sbrk+0x64>)
 8000f30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f32:	68fb      	ldr	r3, [r7, #12]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20018000 	.word	0x20018000
 8000f40:	00000400 	.word	0x00000400
 8000f44:	200001b0 	.word	0x200001b0
 8000f48:	20000300 	.word	0x20000300

08000f4c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f50:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <SystemInit+0x20>)
 8000f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f56:	4a05      	ldr	r2, [pc, #20]	@ (8000f6c <SystemInit+0x20>)
 8000f58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000f70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fa8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f74:	f7ff ffea 	bl	8000f4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f78:	480c      	ldr	r0, [pc, #48]	@ (8000fac <LoopForever+0x6>)
  ldr r1, =_edata
 8000f7a:	490d      	ldr	r1, [pc, #52]	@ (8000fb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fb4 <LoopForever+0xe>)
  movs r3, #0
 8000f7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f80:	e002      	b.n	8000f88 <LoopCopyDataInit>

08000f82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f86:	3304      	adds	r3, #4

08000f88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f8c:	d3f9      	bcc.n	8000f82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f90:	4c0a      	ldr	r4, [pc, #40]	@ (8000fbc <LoopForever+0x16>)
  movs r3, #0
 8000f92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f94:	e001      	b.n	8000f9a <LoopFillZerobss>

08000f96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f98:	3204      	adds	r2, #4

08000f9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f9c:	d3fb      	bcc.n	8000f96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f9e:	f004 f99b 	bl	80052d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fa2:	f7ff fc7d 	bl	80008a0 <main>

08000fa6 <LoopForever>:

LoopForever:
    b LoopForever
 8000fa6:	e7fe      	b.n	8000fa6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000fa8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000fac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fb0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000fb4:	08005468 	.word	0x08005468
  ldr r2, =_sbss
 8000fb8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000fbc:	20000300 	.word	0x20000300

08000fc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fc0:	e7fe      	b.n	8000fc0 <ADC1_2_IRQHandler>

08000fc2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	b082      	sub	sp, #8
 8000fc6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fcc:	2003      	movs	r0, #3
 8000fce:	f000 f961 	bl	8001294 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fd2:	200f      	movs	r0, #15
 8000fd4:	f000 f80e 	bl	8000ff4 <HAL_InitTick>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d002      	beq.n	8000fe4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	71fb      	strb	r3, [r7, #7]
 8000fe2:	e001      	b.n	8000fe8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fe4:	f7ff fe40 	bl	8000c68 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001000:	4b17      	ldr	r3, [pc, #92]	@ (8001060 <HAL_InitTick+0x6c>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d023      	beq.n	8001050 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001008:	4b16      	ldr	r3, [pc, #88]	@ (8001064 <HAL_InitTick+0x70>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b14      	ldr	r3, [pc, #80]	@ (8001060 <HAL_InitTick+0x6c>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	4619      	mov	r1, r3
 8001012:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001016:	fbb3 f3f1 	udiv	r3, r3, r1
 800101a:	fbb2 f3f3 	udiv	r3, r2, r3
 800101e:	4618      	mov	r0, r3
 8001020:	f000 f96d 	bl	80012fe <HAL_SYSTICK_Config>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d10f      	bne.n	800104a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2b0f      	cmp	r3, #15
 800102e:	d809      	bhi.n	8001044 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001030:	2200      	movs	r2, #0
 8001032:	6879      	ldr	r1, [r7, #4]
 8001034:	f04f 30ff 	mov.w	r0, #4294967295
 8001038:	f000 f937 	bl	80012aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800103c:	4a0a      	ldr	r2, [pc, #40]	@ (8001068 <HAL_InitTick+0x74>)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6013      	str	r3, [r2, #0]
 8001042:	e007      	b.n	8001054 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001044:	2301      	movs	r3, #1
 8001046:	73fb      	strb	r3, [r7, #15]
 8001048:	e004      	b.n	8001054 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	73fb      	strb	r3, [r7, #15]
 800104e:	e001      	b.n	8001054 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001050:	2301      	movs	r3, #1
 8001052:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001054:	7bfb      	ldrb	r3, [r7, #15]
}
 8001056:	4618      	mov	r0, r3
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000008 	.word	0x20000008
 8001064:	20000000 	.word	0x20000000
 8001068:	20000004 	.word	0x20000004

0800106c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001070:	4b06      	ldr	r3, [pc, #24]	@ (800108c <HAL_IncTick+0x20>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	461a      	mov	r2, r3
 8001076:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <HAL_IncTick+0x24>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4413      	add	r3, r2
 800107c:	4a04      	ldr	r2, [pc, #16]	@ (8001090 <HAL_IncTick+0x24>)
 800107e:	6013      	str	r3, [r2, #0]
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	20000008 	.word	0x20000008
 8001090:	200001b4 	.word	0x200001b4

08001094 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  return uwTick;
 8001098:	4b03      	ldr	r3, [pc, #12]	@ (80010a8 <HAL_GetTick+0x14>)
 800109a:	681b      	ldr	r3, [r3, #0]
}
 800109c:	4618      	mov	r0, r3
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	200001b4 	.word	0x200001b4

080010ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010b4:	f7ff ffee 	bl	8001094 <HAL_GetTick>
 80010b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c4:	d005      	beq.n	80010d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80010c6:	4b0a      	ldr	r3, [pc, #40]	@ (80010f0 <HAL_Delay+0x44>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	461a      	mov	r2, r3
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	4413      	add	r3, r2
 80010d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010d2:	bf00      	nop
 80010d4:	f7ff ffde 	bl	8001094 <HAL_GetTick>
 80010d8:	4602      	mov	r2, r0
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	68fa      	ldr	r2, [r7, #12]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d8f7      	bhi.n	80010d4 <HAL_Delay+0x28>
  {
  }
}
 80010e4:	bf00      	nop
 80010e6:	bf00      	nop
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000008 	.word	0x20000008

080010f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f003 0307 	and.w	r3, r3, #7
 8001102:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001104:	4b0c      	ldr	r3, [pc, #48]	@ (8001138 <__NVIC_SetPriorityGrouping+0x44>)
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800110a:	68ba      	ldr	r2, [r7, #8]
 800110c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001110:	4013      	ands	r3, r2
 8001112:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800111c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001120:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001124:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001126:	4a04      	ldr	r2, [pc, #16]	@ (8001138 <__NVIC_SetPriorityGrouping+0x44>)
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	60d3      	str	r3, [r2, #12]
}
 800112c:	bf00      	nop
 800112e:	3714      	adds	r7, #20
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001140:	4b04      	ldr	r3, [pc, #16]	@ (8001154 <__NVIC_GetPriorityGrouping+0x18>)
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	0a1b      	lsrs	r3, r3, #8
 8001146:	f003 0307 	and.w	r3, r3, #7
}
 800114a:	4618      	mov	r0, r3
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr
 8001154:	e000ed00 	.word	0xe000ed00

08001158 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001166:	2b00      	cmp	r3, #0
 8001168:	db0b      	blt.n	8001182 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	f003 021f 	and.w	r2, r3, #31
 8001170:	4907      	ldr	r1, [pc, #28]	@ (8001190 <__NVIC_EnableIRQ+0x38>)
 8001172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001176:	095b      	lsrs	r3, r3, #5
 8001178:	2001      	movs	r0, #1
 800117a:	fa00 f202 	lsl.w	r2, r0, r2
 800117e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001182:	bf00      	nop
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e000e100 	.word	0xe000e100

08001194 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	6039      	str	r1, [r7, #0]
 800119e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	db0a      	blt.n	80011be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	b2da      	uxtb	r2, r3
 80011ac:	490c      	ldr	r1, [pc, #48]	@ (80011e0 <__NVIC_SetPriority+0x4c>)
 80011ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b2:	0112      	lsls	r2, r2, #4
 80011b4:	b2d2      	uxtb	r2, r2
 80011b6:	440b      	add	r3, r1
 80011b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011bc:	e00a      	b.n	80011d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	b2da      	uxtb	r2, r3
 80011c2:	4908      	ldr	r1, [pc, #32]	@ (80011e4 <__NVIC_SetPriority+0x50>)
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	f003 030f 	and.w	r3, r3, #15
 80011ca:	3b04      	subs	r3, #4
 80011cc:	0112      	lsls	r2, r2, #4
 80011ce:	b2d2      	uxtb	r2, r2
 80011d0:	440b      	add	r3, r1
 80011d2:	761a      	strb	r2, [r3, #24]
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	e000e100 	.word	0xe000e100
 80011e4:	e000ed00 	.word	0xe000ed00

080011e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b089      	sub	sp, #36	@ 0x24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	60f8      	str	r0, [r7, #12]
 80011f0:	60b9      	str	r1, [r7, #8]
 80011f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	f1c3 0307 	rsb	r3, r3, #7
 8001202:	2b04      	cmp	r3, #4
 8001204:	bf28      	it	cs
 8001206:	2304      	movcs	r3, #4
 8001208:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	3304      	adds	r3, #4
 800120e:	2b06      	cmp	r3, #6
 8001210:	d902      	bls.n	8001218 <NVIC_EncodePriority+0x30>
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	3b03      	subs	r3, #3
 8001216:	e000      	b.n	800121a <NVIC_EncodePriority+0x32>
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800121c:	f04f 32ff 	mov.w	r2, #4294967295
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	fa02 f303 	lsl.w	r3, r2, r3
 8001226:	43da      	mvns	r2, r3
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	401a      	ands	r2, r3
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001230:	f04f 31ff 	mov.w	r1, #4294967295
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	fa01 f303 	lsl.w	r3, r1, r3
 800123a:	43d9      	mvns	r1, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001240:	4313      	orrs	r3, r2
         );
}
 8001242:	4618      	mov	r0, r3
 8001244:	3724      	adds	r7, #36	@ 0x24
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
	...

08001250 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3b01      	subs	r3, #1
 800125c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001260:	d301      	bcc.n	8001266 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001262:	2301      	movs	r3, #1
 8001264:	e00f      	b.n	8001286 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001266:	4a0a      	ldr	r2, [pc, #40]	@ (8001290 <SysTick_Config+0x40>)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	3b01      	subs	r3, #1
 800126c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800126e:	210f      	movs	r1, #15
 8001270:	f04f 30ff 	mov.w	r0, #4294967295
 8001274:	f7ff ff8e 	bl	8001194 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001278:	4b05      	ldr	r3, [pc, #20]	@ (8001290 <SysTick_Config+0x40>)
 800127a:	2200      	movs	r2, #0
 800127c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800127e:	4b04      	ldr	r3, [pc, #16]	@ (8001290 <SysTick_Config+0x40>)
 8001280:	2207      	movs	r2, #7
 8001282:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	e000e010 	.word	0xe000e010

08001294 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff ff29 	bl	80010f4 <__NVIC_SetPriorityGrouping>
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b086      	sub	sp, #24
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	4603      	mov	r3, r0
 80012b2:	60b9      	str	r1, [r7, #8]
 80012b4:	607a      	str	r2, [r7, #4]
 80012b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012bc:	f7ff ff3e 	bl	800113c <__NVIC_GetPriorityGrouping>
 80012c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	68b9      	ldr	r1, [r7, #8]
 80012c6:	6978      	ldr	r0, [r7, #20]
 80012c8:	f7ff ff8e 	bl	80011e8 <NVIC_EncodePriority>
 80012cc:	4602      	mov	r2, r0
 80012ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d2:	4611      	mov	r1, r2
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff ff5d 	bl	8001194 <__NVIC_SetPriority>
}
 80012da:	bf00      	nop
 80012dc:	3718      	adds	r7, #24
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b082      	sub	sp, #8
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	4603      	mov	r3, r0
 80012ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff ff31 	bl	8001158 <__NVIC_EnableIRQ>
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b082      	sub	sp, #8
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff ffa2 	bl	8001250 <SysTick_Config>
 800130c:	4603      	mov	r3, r0
}
 800130e:	4618      	mov	r0, r3
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d101      	bne.n	800132a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e098      	b.n	800145c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	461a      	mov	r2, r3
 8001330:	4b4d      	ldr	r3, [pc, #308]	@ (8001468 <HAL_DMA_Init+0x150>)
 8001332:	429a      	cmp	r2, r3
 8001334:	d80f      	bhi.n	8001356 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	461a      	mov	r2, r3
 800133c:	4b4b      	ldr	r3, [pc, #300]	@ (800146c <HAL_DMA_Init+0x154>)
 800133e:	4413      	add	r3, r2
 8001340:	4a4b      	ldr	r2, [pc, #300]	@ (8001470 <HAL_DMA_Init+0x158>)
 8001342:	fba2 2303 	umull	r2, r3, r2, r3
 8001346:	091b      	lsrs	r3, r3, #4
 8001348:	009a      	lsls	r2, r3, #2
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a48      	ldr	r2, [pc, #288]	@ (8001474 <HAL_DMA_Init+0x15c>)
 8001352:	641a      	str	r2, [r3, #64]	@ 0x40
 8001354:	e00e      	b.n	8001374 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	461a      	mov	r2, r3
 800135c:	4b46      	ldr	r3, [pc, #280]	@ (8001478 <HAL_DMA_Init+0x160>)
 800135e:	4413      	add	r3, r2
 8001360:	4a43      	ldr	r2, [pc, #268]	@ (8001470 <HAL_DMA_Init+0x158>)
 8001362:	fba2 2303 	umull	r2, r3, r2, r3
 8001366:	091b      	lsrs	r3, r3, #4
 8001368:	009a      	lsls	r2, r3, #2
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a42      	ldr	r2, [pc, #264]	@ (800147c <HAL_DMA_Init+0x164>)
 8001372:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2202      	movs	r2, #2
 8001378:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800138a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800138e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001398:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	691b      	ldr	r3, [r3, #16]
 800139e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a1b      	ldr	r3, [r3, #32]
 80013b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80013b8:	68fa      	ldr	r2, [r7, #12]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80013ce:	d039      	beq.n	8001444 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d4:	4a27      	ldr	r2, [pc, #156]	@ (8001474 <HAL_DMA_Init+0x15c>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d11a      	bne.n	8001410 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80013da:	4b29      	ldr	r3, [pc, #164]	@ (8001480 <HAL_DMA_Init+0x168>)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013e2:	f003 031c 	and.w	r3, r3, #28
 80013e6:	210f      	movs	r1, #15
 80013e8:	fa01 f303 	lsl.w	r3, r1, r3
 80013ec:	43db      	mvns	r3, r3
 80013ee:	4924      	ldr	r1, [pc, #144]	@ (8001480 <HAL_DMA_Init+0x168>)
 80013f0:	4013      	ands	r3, r2
 80013f2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80013f4:	4b22      	ldr	r3, [pc, #136]	@ (8001480 <HAL_DMA_Init+0x168>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6859      	ldr	r1, [r3, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001400:	f003 031c 	and.w	r3, r3, #28
 8001404:	fa01 f303 	lsl.w	r3, r1, r3
 8001408:	491d      	ldr	r1, [pc, #116]	@ (8001480 <HAL_DMA_Init+0x168>)
 800140a:	4313      	orrs	r3, r2
 800140c:	600b      	str	r3, [r1, #0]
 800140e:	e019      	b.n	8001444 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001410:	4b1c      	ldr	r3, [pc, #112]	@ (8001484 <HAL_DMA_Init+0x16c>)
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001418:	f003 031c 	and.w	r3, r3, #28
 800141c:	210f      	movs	r1, #15
 800141e:	fa01 f303 	lsl.w	r3, r1, r3
 8001422:	43db      	mvns	r3, r3
 8001424:	4917      	ldr	r1, [pc, #92]	@ (8001484 <HAL_DMA_Init+0x16c>)
 8001426:	4013      	ands	r3, r2
 8001428:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800142a:	4b16      	ldr	r3, [pc, #88]	@ (8001484 <HAL_DMA_Init+0x16c>)
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6859      	ldr	r1, [r3, #4]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001436:	f003 031c 	and.w	r3, r3, #28
 800143a:	fa01 f303 	lsl.w	r3, r1, r3
 800143e:	4911      	ldr	r1, [pc, #68]	@ (8001484 <HAL_DMA_Init+0x16c>)
 8001440:	4313      	orrs	r3, r2
 8001442:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2201      	movs	r2, #1
 800144e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2200      	movs	r2, #0
 8001456:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800145a:	2300      	movs	r3, #0
}
 800145c:	4618      	mov	r0, r3
 800145e:	3714      	adds	r7, #20
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	40020407 	.word	0x40020407
 800146c:	bffdfff8 	.word	0xbffdfff8
 8001470:	cccccccd 	.word	0xcccccccd
 8001474:	40020000 	.word	0x40020000
 8001478:	bffdfbf8 	.word	0xbffdfbf8
 800147c:	40020400 	.word	0x40020400
 8001480:	400200a8 	.word	0x400200a8
 8001484:	400204a8 	.word	0x400204a8

08001488 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
 8001494:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001496:	2300      	movs	r3, #0
 8001498:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d101      	bne.n	80014a8 <HAL_DMA_Start_IT+0x20>
 80014a4:	2302      	movs	r3, #2
 80014a6:	e04b      	b.n	8001540 <HAL_DMA_Start_IT+0xb8>
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	2201      	movs	r2, #1
 80014ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d13a      	bne.n	8001532 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	2202      	movs	r2, #2
 80014c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	2200      	movs	r2, #0
 80014c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f022 0201 	bic.w	r2, r2, #1
 80014d8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	68b9      	ldr	r1, [r7, #8]
 80014e0:	68f8      	ldr	r0, [r7, #12]
 80014e2:	f000 f92f 	bl	8001744 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d008      	beq.n	8001500 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f042 020e 	orr.w	r2, r2, #14
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	e00f      	b.n	8001520 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f022 0204 	bic.w	r2, r2, #4
 800150e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f042 020a 	orr.w	r2, r2, #10
 800151e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f042 0201 	orr.w	r2, r2, #1
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	e005      	b.n	800153e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	2200      	movs	r2, #0
 8001536:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800153a:	2302      	movs	r3, #2
 800153c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800153e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001540:	4618      	mov	r0, r3
 8001542:	3718      	adds	r7, #24
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001550:	2300      	movs	r3, #0
 8001552:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800155a:	b2db      	uxtb	r3, r3
 800155c:	2b02      	cmp	r3, #2
 800155e:	d005      	beq.n	800156c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2204      	movs	r2, #4
 8001564:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	73fb      	strb	r3, [r7, #15]
 800156a:	e029      	b.n	80015c0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f022 020e 	bic.w	r2, r2, #14
 800157a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f022 0201 	bic.w	r2, r2, #1
 800158a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001590:	f003 021c 	and.w	r2, r3, #28
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001598:	2101      	movs	r1, #1
 800159a:	fa01 f202 	lsl.w	r2, r1, r2
 800159e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2201      	movs	r2, #1
 80015a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d003      	beq.n	80015c0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	4798      	blx	r3
    }
  }
  return status;
 80015c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3710      	adds	r7, #16
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b084      	sub	sp, #16
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015e6:	f003 031c 	and.w	r3, r3, #28
 80015ea:	2204      	movs	r2, #4
 80015ec:	409a      	lsls	r2, r3
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	4013      	ands	r3, r2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d026      	beq.n	8001644 <HAL_DMA_IRQHandler+0x7a>
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	f003 0304 	and.w	r3, r3, #4
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d021      	beq.n	8001644 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f003 0320 	and.w	r3, r3, #32
 800160a:	2b00      	cmp	r3, #0
 800160c:	d107      	bne.n	800161e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f022 0204 	bic.w	r2, r2, #4
 800161c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001622:	f003 021c 	and.w	r2, r3, #28
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162a:	2104      	movs	r1, #4
 800162c:	fa01 f202 	lsl.w	r2, r1, r2
 8001630:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	2b00      	cmp	r3, #0
 8001638:	d071      	beq.n	800171e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001642:	e06c      	b.n	800171e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001648:	f003 031c 	and.w	r3, r3, #28
 800164c:	2202      	movs	r2, #2
 800164e:	409a      	lsls	r2, r3
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	4013      	ands	r3, r2
 8001654:	2b00      	cmp	r3, #0
 8001656:	d02e      	beq.n	80016b6 <HAL_DMA_IRQHandler+0xec>
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d029      	beq.n	80016b6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 0320 	and.w	r3, r3, #32
 800166c:	2b00      	cmp	r3, #0
 800166e:	d10b      	bne.n	8001688 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f022 020a 	bic.w	r2, r2, #10
 800167e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2201      	movs	r2, #1
 8001684:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168c:	f003 021c 	and.w	r2, r3, #28
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001694:	2102      	movs	r1, #2
 8001696:	fa01 f202 	lsl.w	r2, r1, r2
 800169a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2200      	movs	r2, #0
 80016a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d038      	beq.n	800171e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80016b4:	e033      	b.n	800171e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ba:	f003 031c 	and.w	r3, r3, #28
 80016be:	2208      	movs	r2, #8
 80016c0:	409a      	lsls	r2, r3
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	4013      	ands	r3, r2
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d02a      	beq.n	8001720 <HAL_DMA_IRQHandler+0x156>
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	f003 0308 	and.w	r3, r3, #8
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d025      	beq.n	8001720 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f022 020e 	bic.w	r2, r2, #14
 80016e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016e8:	f003 021c 	and.w	r2, r3, #28
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f0:	2101      	movs	r1, #1
 80016f2:	fa01 f202 	lsl.w	r2, r1, r2
 80016f6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2201      	movs	r2, #1
 80016fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2201      	movs	r2, #1
 8001702:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001712:	2b00      	cmp	r3, #0
 8001714:	d004      	beq.n	8001720 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800171e:	bf00      	nop
 8001720:	bf00      	nop
}
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001736:	b2db      	uxtb	r3, r3
}
 8001738:	4618      	mov	r0, r3
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	607a      	str	r2, [r7, #4]
 8001750:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001756:	f003 021c 	and.w	r2, r3, #28
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175e:	2101      	movs	r1, #1
 8001760:	fa01 f202 	lsl.w	r2, r1, r2
 8001764:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	683a      	ldr	r2, [r7, #0]
 800176c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	2b10      	cmp	r3, #16
 8001774:	d108      	bne.n	8001788 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	68ba      	ldr	r2, [r7, #8]
 8001784:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001786:	e007      	b.n	8001798 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	68ba      	ldr	r2, [r7, #8]
 800178e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	60da      	str	r2, [r3, #12]
}
 8001798:	bf00      	nop
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b087      	sub	sp, #28
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017ae:	2300      	movs	r3, #0
 80017b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017b2:	e17f      	b.n	8001ab4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	2101      	movs	r1, #1
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	fa01 f303 	lsl.w	r3, r1, r3
 80017c0:	4013      	ands	r3, r2
 80017c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	f000 8171 	beq.w	8001aae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f003 0303 	and.w	r3, r3, #3
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d005      	beq.n	80017e4 <HAL_GPIO_Init+0x40>
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f003 0303 	and.w	r3, r3, #3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d130      	bne.n	8001846 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	2203      	movs	r2, #3
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	43db      	mvns	r3, r3
 80017f6:	693a      	ldr	r2, [r7, #16]
 80017f8:	4013      	ands	r3, r2
 80017fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	68da      	ldr	r2, [r3, #12]
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	fa02 f303 	lsl.w	r3, r2, r3
 8001808:	693a      	ldr	r2, [r7, #16]
 800180a:	4313      	orrs	r3, r2
 800180c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	693a      	ldr	r2, [r7, #16]
 8001812:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800181a:	2201      	movs	r2, #1
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43db      	mvns	r3, r3
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	4013      	ands	r3, r2
 8001828:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	091b      	lsrs	r3, r3, #4
 8001830:	f003 0201 	and.w	r2, r3, #1
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	693a      	ldr	r2, [r7, #16]
 800183c:	4313      	orrs	r3, r2
 800183e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f003 0303 	and.w	r3, r3, #3
 800184e:	2b03      	cmp	r3, #3
 8001850:	d118      	bne.n	8001884 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001856:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001858:	2201      	movs	r2, #1
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	fa02 f303 	lsl.w	r3, r2, r3
 8001860:	43db      	mvns	r3, r3
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	4013      	ands	r3, r2
 8001866:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	08db      	lsrs	r3, r3, #3
 800186e:	f003 0201 	and.w	r2, r3, #1
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	693a      	ldr	r2, [r7, #16]
 800187a:	4313      	orrs	r3, r2
 800187c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f003 0303 	and.w	r3, r3, #3
 800188c:	2b03      	cmp	r3, #3
 800188e:	d017      	beq.n	80018c0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	2203      	movs	r2, #3
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	4013      	ands	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	689a      	ldr	r2, [r3, #8]
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f003 0303 	and.w	r3, r3, #3
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d123      	bne.n	8001914 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	08da      	lsrs	r2, r3, #3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	3208      	adds	r2, #8
 80018d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	f003 0307 	and.w	r3, r3, #7
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	220f      	movs	r2, #15
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	43db      	mvns	r3, r3
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	4013      	ands	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	691a      	ldr	r2, [r3, #16]
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	f003 0307 	and.w	r3, r3, #7
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	4313      	orrs	r3, r2
 8001904:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	08da      	lsrs	r2, r3, #3
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	3208      	adds	r2, #8
 800190e:	6939      	ldr	r1, [r7, #16]
 8001910:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	2203      	movs	r2, #3
 8001920:	fa02 f303 	lsl.w	r3, r2, r3
 8001924:	43db      	mvns	r3, r3
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	4013      	ands	r3, r2
 800192a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f003 0203 	and.w	r2, r3, #3
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	693a      	ldr	r2, [r7, #16]
 800193e:	4313      	orrs	r3, r2
 8001940:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	693a      	ldr	r2, [r7, #16]
 8001946:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001950:	2b00      	cmp	r3, #0
 8001952:	f000 80ac 	beq.w	8001aae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001956:	4b5f      	ldr	r3, [pc, #380]	@ (8001ad4 <HAL_GPIO_Init+0x330>)
 8001958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800195a:	4a5e      	ldr	r2, [pc, #376]	@ (8001ad4 <HAL_GPIO_Init+0x330>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6613      	str	r3, [r2, #96]	@ 0x60
 8001962:	4b5c      	ldr	r3, [pc, #368]	@ (8001ad4 <HAL_GPIO_Init+0x330>)
 8001964:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	60bb      	str	r3, [r7, #8]
 800196c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800196e:	4a5a      	ldr	r2, [pc, #360]	@ (8001ad8 <HAL_GPIO_Init+0x334>)
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	089b      	lsrs	r3, r3, #2
 8001974:	3302      	adds	r3, #2
 8001976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800197a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	f003 0303 	and.w	r3, r3, #3
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	220f      	movs	r2, #15
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	43db      	mvns	r3, r3
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	4013      	ands	r3, r2
 8001990:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001998:	d025      	beq.n	80019e6 <HAL_GPIO_Init+0x242>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a4f      	ldr	r2, [pc, #316]	@ (8001adc <HAL_GPIO_Init+0x338>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d01f      	beq.n	80019e2 <HAL_GPIO_Init+0x23e>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a4e      	ldr	r2, [pc, #312]	@ (8001ae0 <HAL_GPIO_Init+0x33c>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d019      	beq.n	80019de <HAL_GPIO_Init+0x23a>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a4d      	ldr	r2, [pc, #308]	@ (8001ae4 <HAL_GPIO_Init+0x340>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d013      	beq.n	80019da <HAL_GPIO_Init+0x236>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a4c      	ldr	r2, [pc, #304]	@ (8001ae8 <HAL_GPIO_Init+0x344>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d00d      	beq.n	80019d6 <HAL_GPIO_Init+0x232>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4a4b      	ldr	r2, [pc, #300]	@ (8001aec <HAL_GPIO_Init+0x348>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d007      	beq.n	80019d2 <HAL_GPIO_Init+0x22e>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a4a      	ldr	r2, [pc, #296]	@ (8001af0 <HAL_GPIO_Init+0x34c>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d101      	bne.n	80019ce <HAL_GPIO_Init+0x22a>
 80019ca:	2306      	movs	r3, #6
 80019cc:	e00c      	b.n	80019e8 <HAL_GPIO_Init+0x244>
 80019ce:	2307      	movs	r3, #7
 80019d0:	e00a      	b.n	80019e8 <HAL_GPIO_Init+0x244>
 80019d2:	2305      	movs	r3, #5
 80019d4:	e008      	b.n	80019e8 <HAL_GPIO_Init+0x244>
 80019d6:	2304      	movs	r3, #4
 80019d8:	e006      	b.n	80019e8 <HAL_GPIO_Init+0x244>
 80019da:	2303      	movs	r3, #3
 80019dc:	e004      	b.n	80019e8 <HAL_GPIO_Init+0x244>
 80019de:	2302      	movs	r3, #2
 80019e0:	e002      	b.n	80019e8 <HAL_GPIO_Init+0x244>
 80019e2:	2301      	movs	r3, #1
 80019e4:	e000      	b.n	80019e8 <HAL_GPIO_Init+0x244>
 80019e6:	2300      	movs	r3, #0
 80019e8:	697a      	ldr	r2, [r7, #20]
 80019ea:	f002 0203 	and.w	r2, r2, #3
 80019ee:	0092      	lsls	r2, r2, #2
 80019f0:	4093      	lsls	r3, r2
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019f8:	4937      	ldr	r1, [pc, #220]	@ (8001ad8 <HAL_GPIO_Init+0x334>)
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	089b      	lsrs	r3, r3, #2
 80019fe:	3302      	adds	r3, #2
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a06:	4b3b      	ldr	r3, [pc, #236]	@ (8001af4 <HAL_GPIO_Init+0x350>)
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	43db      	mvns	r3, r3
 8001a10:	693a      	ldr	r2, [r7, #16]
 8001a12:	4013      	ands	r3, r2
 8001a14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d003      	beq.n	8001a2a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	4313      	orrs	r3, r2
 8001a28:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a2a:	4a32      	ldr	r2, [pc, #200]	@ (8001af4 <HAL_GPIO_Init+0x350>)
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a30:	4b30      	ldr	r3, [pc, #192]	@ (8001af4 <HAL_GPIO_Init+0x350>)
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d003      	beq.n	8001a54 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a54:	4a27      	ldr	r2, [pc, #156]	@ (8001af4 <HAL_GPIO_Init+0x350>)
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001a5a:	4b26      	ldr	r3, [pc, #152]	@ (8001af4 <HAL_GPIO_Init+0x350>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	43db      	mvns	r3, r3
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	4013      	ands	r3, r2
 8001a68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d003      	beq.n	8001a7e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a7e:	4a1d      	ldr	r2, [pc, #116]	@ (8001af4 <HAL_GPIO_Init+0x350>)
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001a84:	4b1b      	ldr	r3, [pc, #108]	@ (8001af4 <HAL_GPIO_Init+0x350>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	43db      	mvns	r3, r3
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	4013      	ands	r3, r2
 8001a92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d003      	beq.n	8001aa8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001aa0:	693a      	ldr	r2, [r7, #16]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001aa8:	4a12      	ldr	r2, [pc, #72]	@ (8001af4 <HAL_GPIO_Init+0x350>)
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	fa22 f303 	lsr.w	r3, r2, r3
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	f47f ae78 	bne.w	80017b4 <HAL_GPIO_Init+0x10>
  }
}
 8001ac4:	bf00      	nop
 8001ac6:	bf00      	nop
 8001ac8:	371c      	adds	r7, #28
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	40010000 	.word	0x40010000
 8001adc:	48000400 	.word	0x48000400
 8001ae0:	48000800 	.word	0x48000800
 8001ae4:	48000c00 	.word	0x48000c00
 8001ae8:	48001000 	.word	0x48001000
 8001aec:	48001400 	.word	0x48001400
 8001af0:	48001800 	.word	0x48001800
 8001af4:	40010400 	.word	0x40010400

08001af8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d101      	bne.n	8001b0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e08d      	b.n	8001c26 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d106      	bne.n	8001b24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f7ff f8c6 	bl	8000cb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2224      	movs	r2, #36	@ 0x24
 8001b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f022 0201 	bic.w	r2, r2, #1
 8001b3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685a      	ldr	r2, [r3, #4]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001b48:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	689a      	ldr	r2, [r3, #8]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001b58:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d107      	bne.n	8001b72 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	689a      	ldr	r2, [r3, #8]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	e006      	b.n	8001b80 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	689a      	ldr	r2, [r3, #8]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001b7e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d108      	bne.n	8001b9a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	685a      	ldr	r2, [r3, #4]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001b96:	605a      	str	r2, [r3, #4]
 8001b98:	e007      	b.n	8001baa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	685a      	ldr	r2, [r3, #4]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ba8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	6812      	ldr	r2, [r2, #0]
 8001bb4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001bb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bbc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	68da      	ldr	r2, [r3, #12]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001bcc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	691a      	ldr	r2, [r3, #16]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	699b      	ldr	r3, [r3, #24]
 8001bde:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	430a      	orrs	r2, r1
 8001be6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	69d9      	ldr	r1, [r3, #28]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a1a      	ldr	r2, [r3, #32]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f042 0201 	orr.w	r2, r2, #1
 8001c06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2220      	movs	r2, #32
 8001c12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08a      	sub	sp, #40	@ 0x28
 8001c34:	af02      	add	r7, sp, #8
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	607a      	str	r2, [r7, #4]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	817b      	strh	r3, [r7, #10]
 8001c40:	4613      	mov	r3, r2
 8001c42:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8001c44:	2300      	movs	r3, #0
 8001c46:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	2b20      	cmp	r3, #32
 8001c52:	f040 80ef 	bne.w	8001e34 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c64:	d101      	bne.n	8001c6a <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8001c66:	2302      	movs	r3, #2
 8001c68:	e0e5      	b.n	8001e36 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d101      	bne.n	8001c78 <HAL_I2C_Master_Transmit_DMA+0x48>
 8001c74:	2302      	movs	r3, #2
 8001c76:	e0de      	b.n	8001e36 <HAL_I2C_Master_Transmit_DMA+0x206>
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2221      	movs	r2, #33	@ 0x21
 8001c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2210      	movs	r2, #16
 8001c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2200      	movs	r2, #0
 8001c94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	893a      	ldrh	r2, [r7, #8]
 8001ca0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	4a66      	ldr	r2, [pc, #408]	@ (8001e40 <HAL_I2C_Master_Transmit_DMA+0x210>)
 8001ca6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	4a66      	ldr	r2, [pc, #408]	@ (8001e44 <HAL_I2C_Master_Transmit_DMA+0x214>)
 8001cac:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	2bff      	cmp	r3, #255	@ 0xff
 8001cb6:	d906      	bls.n	8001cc6 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	22ff      	movs	r2, #255	@ 0xff
 8001cbc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001cbe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001cc2:	61fb      	str	r3, [r7, #28]
 8001cc4:	e007      	b.n	8001cd6 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001cd0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cd4:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d01a      	beq.n	8001d14 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce2:	781a      	ldrb	r2, [r3, #0]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cee:	1c5a      	adds	r2, r3, #1
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cf8:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	3b01      	subs	r3, #1
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d0c:	3b01      	subs	r3, #1
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d074      	beq.n	8001e06 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d022      	beq.n	8001d6a <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d28:	4a47      	ldr	r2, [pc, #284]	@ (8001e48 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8001d2a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d30:	4a46      	ldr	r2, [pc, #280]	@ (8001e4c <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8001d32:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d38:	2200      	movs	r2, #0
 8001d3a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d40:	2200      	movs	r2, #0
 8001d42:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d4c:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8001d54:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8001d5a:	f7ff fb95 	bl	8001488 <HAL_DMA_Start_IT>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8001d62:	7dfb      	ldrb	r3, [r7, #23]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d13a      	bne.n	8001dde <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8001d68:	e013      	b.n	8001d92 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2220      	movs	r2, #32
 8001d6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d7e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e051      	b.n	8001e36 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	3301      	adds	r3, #1
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	8979      	ldrh	r1, [r7, #10]
 8001d9e:	4b2c      	ldr	r3, [pc, #176]	@ (8001e50 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8001da0:	9300      	str	r3, [sp, #0]
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	68f8      	ldr	r0, [r7, #12]
 8001da6:	f001 fcf9 	bl	800379c <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8001dc4:	2110      	movs	r1, #16
 8001dc6:	68f8      	ldr	r0, [r7, #12]
 8001dc8:	f001 fd1a 	bl	8003800 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	e028      	b.n	8001e30 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2220      	movs	r2, #32
 8001de2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2200      	movs	r2, #0
 8001dea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df2:	f043 0210 	orr.w	r2, r3, #16
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e017      	b.n	8001e36 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	4a12      	ldr	r2, [pc, #72]	@ (8001e54 <HAL_I2C_Master_Transmit_DMA+0x224>)
 8001e0a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8001e0c:	69bb      	ldr	r3, [r7, #24]
 8001e0e:	b2da      	uxtb	r2, r3
 8001e10:	8979      	ldrh	r1, [r7, #10]
 8001e12:	4b0f      	ldr	r3, [pc, #60]	@ (8001e50 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8001e14:	9300      	str	r3, [sp, #0]
 8001e16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e1a:	68f8      	ldr	r0, [r7, #12]
 8001e1c:	f001 fcbe 	bl	800379c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2200      	movs	r2, #0
 8001e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001e28:	2101      	movs	r1, #1
 8001e2a:	68f8      	ldr	r0, [r7, #12]
 8001e2c:	f001 fce8 	bl	8003800 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	e000      	b.n	8001e36 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8001e34:	2302      	movs	r3, #2
  }
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3720      	adds	r7, #32
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	ffff0000 	.word	0xffff0000
 8001e44:	08002613 	.word	0x08002613
 8001e48:	080035eb 	.word	0x080035eb
 8001e4c:	08003733 	.word	0x08003733
 8001e50:	80002000 	.word	0x80002000
 8001e54:	080021b7 	.word	0x080021b7

08001e58 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b088      	sub	sp, #32
 8001e5c:	af02      	add	r7, sp, #8
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	607a      	str	r2, [r7, #4]
 8001e62:	461a      	mov	r2, r3
 8001e64:	460b      	mov	r3, r1
 8001e66:	817b      	strh	r3, [r7, #10]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	2b20      	cmp	r3, #32
 8001e76:	f040 80cd 	bne.w	8002014 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	699b      	ldr	r3, [r3, #24]
 8001e80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e88:	d101      	bne.n	8001e8e <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	e0c3      	b.n	8002016 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d101      	bne.n	8001e9c <HAL_I2C_Master_Receive_DMA+0x44>
 8001e98:	2302      	movs	r3, #2
 8001e9a:	e0bc      	b.n	8002016 <HAL_I2C_Master_Receive_DMA+0x1be>
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2222      	movs	r2, #34	@ 0x22
 8001ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2210      	movs	r2, #16
 8001eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	893a      	ldrh	r2, [r7, #8]
 8001ec4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	4a55      	ldr	r2, [pc, #340]	@ (8002020 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 8001eca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	4a55      	ldr	r2, [pc, #340]	@ (8002024 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8001ed0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	2bff      	cmp	r3, #255	@ 0xff
 8001eda:	d906      	bls.n	8001eea <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = 1U;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001ee2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001ee6:	617b      	str	r3, [r7, #20]
 8001ee8:	e007      	b.n	8001efa <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eee:	b29a      	uxth	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001ef4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ef8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d070      	beq.n	8001fe4 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d020      	beq.n	8001f4c <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f0e:	4a46      	ldr	r2, [pc, #280]	@ (8002028 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8001f10:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f16:	4a45      	ldr	r2, [pc, #276]	@ (800202c <HAL_I2C_Master_Receive_DMA+0x1d4>)
 8001f18:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f1e:	2200      	movs	r2, #0
 8001f20:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f26:	2200      	movs	r2, #0
 8001f28:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	3324      	adds	r3, #36	@ 0x24
 8001f34:	4619      	mov	r1, r3
 8001f36:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8001f3c:	f7ff faa4 	bl	8001488 <HAL_DMA_Start_IT>
 8001f40:	4603      	mov	r3, r0
 8001f42:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8001f44:	7cfb      	ldrb	r3, [r7, #19]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d138      	bne.n	8001fbc <HAL_I2C_Master_Receive_DMA+0x164>
 8001f4a:	e013      	b.n	8001f74 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2220      	movs	r2, #32
 8001f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f60:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e050      	b.n	8002016 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	8979      	ldrh	r1, [r7, #10]
 8001f7c:	4b2c      	ldr	r3, [pc, #176]	@ (8002030 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8001f7e:	9300      	str	r3, [sp, #0]
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	68f8      	ldr	r0, [r7, #12]
 8001f84:	f001 fc0a 	bl	800379c <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f8c:	b29a      	uxth	r2, r3
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	b29a      	uxth	r2, r3
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8001fa2:	2110      	movs	r1, #16
 8001fa4:	68f8      	ldr	r0, [r7, #12]
 8001fa6:	f001 fc2b 	bl	8003800 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001fb8:	601a      	str	r2, [r3, #0]
 8001fba:	e029      	b.n	8002010 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2220      	movs	r2, #32
 8001fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fd0:	f043 0210 	orr.w	r2, r3, #16
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e018      	b.n	8002016 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	4a13      	ldr	r2, [pc, #76]	@ (8002034 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8001fe8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fee:	b2da      	uxtb	r2, r3
 8001ff0:	8979      	ldrh	r1, [r7, #10]
 8001ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8002030 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8001ff4:	9300      	str	r3, [sp, #0]
 8001ff6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ffa:	68f8      	ldr	r0, [r7, #12]
 8001ffc:	f001 fbce 	bl	800379c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002008:	2102      	movs	r1, #2
 800200a:	68f8      	ldr	r0, [r7, #12]
 800200c:	f001 fbf8 	bl	8003800 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8002010:	2300      	movs	r3, #0
 8002012:	e000      	b.n	8002016 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8002014:	2302      	movs	r3, #2
  }
}
 8002016:	4618      	mov	r0, r3
 8002018:	3718      	adds	r7, #24
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	ffff0000 	.word	0xffff0000
 8002024:	08002613 	.word	0x08002613
 8002028:	08003681 	.word	0x08003681
 800202c:	08003733 	.word	0x08003733
 8002030:	80002400 	.word	0x80002400
 8002034:	080021b7 	.word	0x080021b7

08002038 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002054:	2b00      	cmp	r3, #0
 8002056:	d005      	beq.n	8002064 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800205c:	68ba      	ldr	r2, [r7, #8]
 800205e:	68f9      	ldr	r1, [r7, #12]
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	4798      	blx	r3
  }
}
 8002064:	bf00      	nop
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	699b      	ldr	r3, [r3, #24]
 800207a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00f      	beq.n	80020ae <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002094:	2b00      	cmp	r3, #0
 8002096:	d00a      	beq.n	80020ae <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209c:	f043 0201 	orr.w	r2, r3, #1
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020ac:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d00f      	beq.n	80020d8 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d00a      	beq.n	80020d8 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c6:	f043 0208 	orr.w	r2, r3, #8
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020d6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00f      	beq.n	8002102 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d00a      	beq.n	8002102 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f0:	f043 0202 	orr.w	r2, r3, #2
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002100:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002106:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f003 030b 	and.w	r3, r3, #11
 800210e:	2b00      	cmp	r3, #0
 8002110:	d003      	beq.n	800211a <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8002112:	68f9      	ldr	r1, [r7, #12]
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f001 f92d 	bl	8003374 <I2C_ITError>
  }
}
 800211a:	bf00      	nop
 800211c:	3718      	adds	r7, #24
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002122:	b480      	push	{r7}
 8002124:	b083      	sub	sp, #12
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800212a:	bf00      	nop
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800213e:	bf00      	nop
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr

0800214a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800214a:	b480      	push	{r7}
 800214c:	b083      	sub	sp, #12
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	460b      	mov	r3, r1
 8002154:	70fb      	strb	r3, [r7, #3]
 8002156:	4613      	mov	r3, r2
 8002158:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800215a:	bf00      	nop
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002166:	b480      	push	{r7}
 8002168:	b083      	sub	sp, #12
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800216e:	bf00      	nop
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800217a:	b480      	push	{r7}
 800217c:	b083      	sub	sp, #12
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr

0800218e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800218e:	b480      	push	{r7}
 8002190:	b083      	sub	sp, #12
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002196:	bf00      	nop
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80021a2:	b480      	push	{r7}
 80021a4:	b083      	sub	sp, #12
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80021aa:	bf00      	nop
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr

080021b6 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b088      	sub	sp, #32
 80021ba:	af02      	add	r7, sp, #8
 80021bc:	60f8      	str	r0, [r7, #12]
 80021be:	60b9      	str	r1, [r7, #8]
 80021c0:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d101      	bne.n	80021d4 <I2C_Master_ISR_IT+0x1e>
 80021d0:	2302      	movs	r3, #2
 80021d2:	e121      	b.n	8002418 <I2C_Master_ISR_IT+0x262>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2201      	movs	r2, #1
 80021d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	f003 0310 	and.w	r3, r3, #16
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d012      	beq.n	800220c <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d00d      	beq.n	800220c <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2210      	movs	r2, #16
 80021f6:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fc:	f043 0204 	orr.w	r2, r3, #4
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002204:	68f8      	ldr	r0, [r7, #12]
 8002206:	f001 f9cc 	bl	80035a2 <I2C_Flush_TXDR>
 800220a:	e0f2      	b.n	80023f2 <I2C_Master_ISR_IT+0x23c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	f003 0304 	and.w	r3, r3, #4
 8002212:	2b00      	cmp	r3, #0
 8002214:	d022      	beq.n	800225c <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800221c:	2b00      	cmp	r3, #0
 800221e:	d01d      	beq.n	800225c <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	f023 0304 	bic.w	r3, r3, #4
 8002226:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002232:	b2d2      	uxtb	r2, r2
 8002234:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800223a:	1c5a      	adds	r2, r3, #1
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002244:	3b01      	subs	r3, #1
 8002246:	b29a      	uxth	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002250:	b29b      	uxth	r3, r3
 8002252:	3b01      	subs	r3, #1
 8002254:	b29a      	uxth	r2, r3
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800225a:	e0ca      	b.n	80023f2 <I2C_Master_ISR_IT+0x23c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002262:	2b00      	cmp	r3, #0
 8002264:	d128      	bne.n	80022b8 <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800226c:	2b00      	cmp	r3, #0
 800226e:	d023      	beq.n	80022b8 <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002276:	2b00      	cmp	r3, #0
 8002278:	d01e      	beq.n	80022b8 <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800227e:	b29b      	uxth	r3, r3
 8002280:	2b00      	cmp	r3, #0
 8002282:	f000 80b6 	beq.w	80023f2 <I2C_Master_ISR_IT+0x23c>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800228a:	781a      	ldrb	r2, [r3, #0]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002296:	1c5a      	adds	r2, r3, #1
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022a0:	3b01      	subs	r3, #1
 80022a2:	b29a      	uxth	r2, r3
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	3b01      	subs	r3, #1
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 80022b6:	e09c      	b.n	80023f2 <I2C_Master_ISR_IT+0x23c>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d06a      	beq.n	8002398 <I2C_Master_ISR_IT+0x1e2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d065      	beq.n	8002398 <I2C_Master_ISR_IT+0x1e2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d04e      	beq.n	8002374 <I2C_Master_ISR_IT+0x1be>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d14a      	bne.n	8002374 <I2C_Master_ISR_IT+0x1be>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022ea:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	2bff      	cmp	r3, #255	@ 0xff
 80022f4:	d91c      	bls.n	8002330 <I2C_Master_ISR_IT+0x17a>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	0c1b      	lsrs	r3, r3, #16
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	f003 0301 	and.w	r3, r3, #1
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b01      	cmp	r3, #1
 8002308:	d103      	bne.n	8002312 <I2C_Master_ISR_IT+0x15c>
        {
          hi2c->XferSize = 1U;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2201      	movs	r2, #1
 800230e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002310:	e002      	b.n	8002318 <I2C_Master_ISR_IT+0x162>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	22ff      	movs	r2, #255	@ 0xff
 8002316:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800231c:	b2da      	uxtb	r2, r3
 800231e:	8a79      	ldrh	r1, [r7, #18]
 8002320:	2300      	movs	r3, #0
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002328:	68f8      	ldr	r0, [r7, #12]
 800232a:	f001 fa37 	bl	800379c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800232e:	e032      	b.n	8002396 <I2C_Master_ISR_IT+0x1e0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002334:	b29a      	uxth	r2, r3
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002342:	d00b      	beq.n	800235c <I2C_Master_ISR_IT+0x1a6>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002348:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800234e:	8a79      	ldrh	r1, [r7, #18]
 8002350:	2000      	movs	r0, #0
 8002352:	9000      	str	r0, [sp, #0]
 8002354:	68f8      	ldr	r0, [r7, #12]
 8002356:	f001 fa21 	bl	800379c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800235a:	e01c      	b.n	8002396 <I2C_Master_ISR_IT+0x1e0>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002360:	b2da      	uxtb	r2, r3
 8002362:	8a79      	ldrh	r1, [r7, #18]
 8002364:	2300      	movs	r3, #0
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800236c:	68f8      	ldr	r0, [r7, #12]
 800236e:	f001 fa15 	bl	800379c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002372:	e010      	b.n	8002396 <I2C_Master_ISR_IT+0x1e0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800237e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002382:	d003      	beq.n	800238c <I2C_Master_ISR_IT+0x1d6>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8002384:	68f8      	ldr	r0, [r7, #12]
 8002386:	f000 fcdc 	bl	8002d42 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800238a:	e032      	b.n	80023f2 <I2C_Master_ISR_IT+0x23c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800238c:	2140      	movs	r1, #64	@ 0x40
 800238e:	68f8      	ldr	r0, [r7, #12]
 8002390:	f000 fff0 	bl	8003374 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002394:	e02d      	b.n	80023f2 <I2C_Master_ISR_IT+0x23c>
 8002396:	e02c      	b.n	80023f2 <I2C_Master_ISR_IT+0x23c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d027      	beq.n	80023f2 <I2C_Master_ISR_IT+0x23c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d022      	beq.n	80023f2 <I2C_Master_ISR_IT+0x23c>
  {
    if (hi2c->XferCount == 0U)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d119      	bne.n	80023ea <I2C_Master_ISR_IT+0x234>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80023c4:	d015      	beq.n	80023f2 <I2C_Master_ISR_IT+0x23c>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ca:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80023ce:	d108      	bne.n	80023e2 <I2C_Master_ISR_IT+0x22c>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80023de:	605a      	str	r2, [r3, #4]
 80023e0:	e007      	b.n	80023f2 <I2C_Master_ISR_IT+0x23c>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	f000 fcad 	bl	8002d42 <I2C_ITMasterSeqCplt>
 80023e8:	e003      	b.n	80023f2 <I2C_Master_ISR_IT+0x23c>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80023ea:	2140      	movs	r1, #64	@ 0x40
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f000 ffc1 	bl	8003374 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	f003 0320 	and.w	r3, r3, #32
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d008      	beq.n	800240e <I2C_Master_ISR_IT+0x258>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002402:	2b00      	cmp	r3, #0
 8002404:	d003      	beq.n	800240e <I2C_Master_ISR_IT+0x258>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8002406:	6979      	ldr	r1, [r7, #20]
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f000 fd33 	bl	8002e74 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002416:	2300      	movs	r3, #0
}
 8002418:	4618      	mov	r0, r3
 800241a:	3718      	adds	r7, #24
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002430:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800243c:	2b01      	cmp	r3, #1
 800243e:	d101      	bne.n	8002444 <I2C_Slave_ISR_IT+0x24>
 8002440:	2302      	movs	r3, #2
 8002442:	e0e2      	b.n	800260a <I2C_Slave_ISR_IT+0x1ea>
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2201      	movs	r2, #1
 8002448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	f003 0320 	and.w	r3, r3, #32
 8002452:	2b00      	cmp	r3, #0
 8002454:	d009      	beq.n	800246a <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800245c:	2b00      	cmp	r3, #0
 800245e:	d004      	beq.n	800246a <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002460:	6939      	ldr	r1, [r7, #16]
 8002462:	68f8      	ldr	r0, [r7, #12]
 8002464:	f000 fdce 	bl	8003004 <I2C_ITSlaveCplt>
 8002468:	e0ca      	b.n	8002600 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	f003 0310 	and.w	r3, r3, #16
 8002470:	2b00      	cmp	r3, #0
 8002472:	d04b      	beq.n	800250c <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800247a:	2b00      	cmp	r3, #0
 800247c:	d046      	beq.n	800250c <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002482:	b29b      	uxth	r3, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	d128      	bne.n	80024da <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800248e:	b2db      	uxtb	r3, r3
 8002490:	2b28      	cmp	r3, #40	@ 0x28
 8002492:	d108      	bne.n	80024a6 <I2C_Slave_ISR_IT+0x86>
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800249a:	d104      	bne.n	80024a6 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800249c:	6939      	ldr	r1, [r7, #16]
 800249e:	68f8      	ldr	r0, [r7, #12]
 80024a0:	f000 ff14 	bl	80032cc <I2C_ITListenCplt>
 80024a4:	e031      	b.n	800250a <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b29      	cmp	r3, #41	@ 0x29
 80024b0:	d10e      	bne.n	80024d0 <I2C_Slave_ISR_IT+0xb0>
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80024b8:	d00a      	beq.n	80024d0 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2210      	movs	r2, #16
 80024c0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80024c2:	68f8      	ldr	r0, [r7, #12]
 80024c4:	f001 f86d 	bl	80035a2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f000 fc77 	bl	8002dbc <I2C_ITSlaveSeqCplt>
 80024ce:	e01c      	b.n	800250a <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2210      	movs	r2, #16
 80024d6:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80024d8:	e08f      	b.n	80025fa <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2210      	movs	r2, #16
 80024e0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e6:	f043 0204 	orr.w	r2, r3, #4
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d003      	beq.n	80024fc <I2C_Slave_ISR_IT+0xdc>
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024fa:	d17e      	bne.n	80025fa <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002500:	4619      	mov	r1, r3
 8002502:	68f8      	ldr	r0, [r7, #12]
 8002504:	f000 ff36 	bl	8003374 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002508:	e077      	b.n	80025fa <I2C_Slave_ISR_IT+0x1da>
 800250a:	e076      	b.n	80025fa <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	f003 0304 	and.w	r3, r3, #4
 8002512:	2b00      	cmp	r3, #0
 8002514:	d02f      	beq.n	8002576 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800251c:	2b00      	cmp	r3, #0
 800251e:	d02a      	beq.n	8002576 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002524:	b29b      	uxth	r3, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	d018      	beq.n	800255c <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002534:	b2d2      	uxtb	r2, r2
 8002536:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253c:	1c5a      	adds	r2, r3, #1
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002546:	3b01      	subs	r3, #1
 8002548:	b29a      	uxth	r2, r3
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002552:	b29b      	uxth	r3, r3
 8002554:	3b01      	subs	r3, #1
 8002556:	b29a      	uxth	r2, r3
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002560:	b29b      	uxth	r3, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	d14b      	bne.n	80025fe <I2C_Slave_ISR_IT+0x1de>
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800256c:	d047      	beq.n	80025fe <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800256e:	68f8      	ldr	r0, [r7, #12]
 8002570:	f000 fc24 	bl	8002dbc <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002574:	e043      	b.n	80025fe <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	f003 0308 	and.w	r3, r3, #8
 800257c:	2b00      	cmp	r3, #0
 800257e:	d009      	beq.n	8002594 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002586:	2b00      	cmp	r3, #0
 8002588:	d004      	beq.n	8002594 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800258a:	6939      	ldr	r1, [r7, #16]
 800258c:	68f8      	ldr	r0, [r7, #12]
 800258e:	f000 fb54 	bl	8002c3a <I2C_ITAddrCplt>
 8002592:	e035      	b.n	8002600 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d030      	beq.n	8002600 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d02b      	beq.n	8002600 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d018      	beq.n	80025e4 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b6:	781a      	ldrb	r2, [r3, #0]
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c2:	1c5a      	adds	r2, r3, #1
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	3b01      	subs	r3, #1
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025da:	3b01      	subs	r3, #1
 80025dc:	b29a      	uxth	r2, r3
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	851a      	strh	r2, [r3, #40]	@ 0x28
 80025e2:	e00d      	b.n	8002600 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025ea:	d002      	beq.n	80025f2 <I2C_Slave_ISR_IT+0x1d2>
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d106      	bne.n	8002600 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80025f2:	68f8      	ldr	r0, [r7, #12]
 80025f4:	f000 fbe2 	bl	8002dbc <I2C_ITSlaveSeqCplt>
 80025f8:	e002      	b.n	8002600 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 80025fa:	bf00      	nop
 80025fc:	e000      	b.n	8002600 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 80025fe:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3718      	adds	r7, #24
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b088      	sub	sp, #32
 8002616:	af02      	add	r7, sp, #8
 8002618:	60f8      	str	r0, [r7, #12]
 800261a:	60b9      	str	r1, [r7, #8]
 800261c:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002624:	2b01      	cmp	r3, #1
 8002626:	d101      	bne.n	800262c <I2C_Master_ISR_DMA+0x1a>
 8002628:	2302      	movs	r3, #2
 800262a:	e0e7      	b.n	80027fc <I2C_Master_ISR_DMA+0x1ea>
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	f003 0310 	and.w	r3, r3, #16
 800263a:	2b00      	cmp	r3, #0
 800263c:	d016      	beq.n	800266c <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002644:	2b00      	cmp	r3, #0
 8002646:	d011      	beq.n	800266c <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2210      	movs	r2, #16
 800264e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002654:	f043 0204 	orr.w	r2, r3, #4
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800265c:	2120      	movs	r1, #32
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f001 f8ce 	bl	8003800 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 ff9c 	bl	80035a2 <I2C_Flush_TXDR>
 800266a:	e0c2      	b.n	80027f2 <I2C_Master_ISR_DMA+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002672:	2b00      	cmp	r3, #0
 8002674:	d07f      	beq.n	8002776 <I2C_Master_ISR_DMA+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800267c:	2b00      	cmp	r3, #0
 800267e:	d07a      	beq.n	8002776 <I2C_Master_ISR_DMA+0x164>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800268e:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002694:	b29b      	uxth	r3, r3
 8002696:	2b00      	cmp	r3, #0
 8002698:	d05c      	beq.n	8002754 <I2C_Master_ISR_DMA+0x142>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026a6:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026ac:	b29b      	uxth	r3, r3
 80026ae:	2bff      	cmp	r3, #255	@ 0xff
 80026b0:	d914      	bls.n	80026dc <I2C_Master_ISR_DMA+0xca>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	0c1b      	lsrs	r3, r3, #16
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	f003 0301 	and.w	r3, r3, #1
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d103      	bne.n	80026ce <I2C_Master_ISR_DMA+0xbc>
        {
          hi2c->XferSize = 1U;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2201      	movs	r2, #1
 80026ca:	851a      	strh	r2, [r3, #40]	@ 0x28
 80026cc:	e002      	b.n	80026d4 <I2C_Master_ISR_DMA+0xc2>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	22ff      	movs	r2, #255	@ 0xff
 80026d2:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 80026d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026d8:	617b      	str	r3, [r7, #20]
 80026da:	e010      	b.n	80026fe <I2C_Master_ISR_DMA+0xec>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026e0:	b29a      	uxth	r2, r3
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ea:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80026ee:	d003      	beq.n	80026f8 <I2C_Master_ISR_DMA+0xe6>
        {
          xfermode = hi2c->XferOptions;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f4:	617b      	str	r3, [r7, #20]
 80026f6:	e002      	b.n	80026fe <I2C_Master_ISR_DMA+0xec>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80026f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026fc:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002702:	b2da      	uxtb	r2, r3
 8002704:	8a79      	ldrh	r1, [r7, #18]
 8002706:	2300      	movs	r3, #0
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	68f8      	ldr	r0, [r7, #12]
 800270e:	f001 f845 	bl	800379c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002716:	b29a      	uxth	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	b29a      	uxth	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2b22      	cmp	r3, #34	@ 0x22
 800272e:	d108      	bne.n	8002742 <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800273e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002740:	e057      	b.n	80027f2 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002750:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002752:	e04e      	b.n	80027f2 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800275e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002762:	d003      	beq.n	800276c <I2C_Master_ISR_DMA+0x15a>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8002764:	68f8      	ldr	r0, [r7, #12]
 8002766:	f000 faec 	bl	8002d42 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800276a:	e042      	b.n	80027f2 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800276c:	2140      	movs	r1, #64	@ 0x40
 800276e:	68f8      	ldr	r0, [r7, #12]
 8002770:	f000 fe00 	bl	8003374 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002774:	e03d      	b.n	80027f2 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800277c:	2b00      	cmp	r3, #0
 800277e:	d028      	beq.n	80027d2 <I2C_Master_ISR_DMA+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002786:	2b00      	cmp	r3, #0
 8002788:	d023      	beq.n	80027d2 <I2C_Master_ISR_DMA+0x1c0>
  {
    if (hi2c->XferCount == 0U)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800278e:	b29b      	uxth	r3, r3
 8002790:	2b00      	cmp	r3, #0
 8002792:	d119      	bne.n	80027c8 <I2C_Master_ISR_DMA+0x1b6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800279e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80027a2:	d025      	beq.n	80027f0 <I2C_Master_ISR_DMA+0x1de>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80027ac:	d108      	bne.n	80027c0 <I2C_Master_ISR_DMA+0x1ae>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	685a      	ldr	r2, [r3, #4]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027bc:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80027be:	e017      	b.n	80027f0 <I2C_Master_ISR_DMA+0x1de>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f000 fabe 	bl	8002d42 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80027c6:	e013      	b.n	80027f0 <I2C_Master_ISR_DMA+0x1de>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80027c8:	2140      	movs	r1, #64	@ 0x40
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f000 fdd2 	bl	8003374 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80027d0:	e00e      	b.n	80027f0 <I2C_Master_ISR_DMA+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	f003 0320 	and.w	r3, r3, #32
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d00a      	beq.n	80027f2 <I2C_Master_ISR_DMA+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d005      	beq.n	80027f2 <I2C_Master_ISR_DMA+0x1e0>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80027e6:	68b9      	ldr	r1, [r7, #8]
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 fb43 	bl	8002e74 <I2C_ITMasterCplt>
 80027ee:	e000      	b.n	80027f2 <I2C_Master_ISR_DMA+0x1e0>
    if (hi2c->XferCount == 0U)
 80027f0:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3718      	adds	r7, #24
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}

08002804 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b088      	sub	sp, #32
 8002808:	af02      	add	r7, sp, #8
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8002810:	4b90      	ldr	r3, [pc, #576]	@ (8002a54 <I2C_Mem_ISR_DMA+0x250>)
 8002812:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800281a:	2b01      	cmp	r3, #1
 800281c:	d101      	bne.n	8002822 <I2C_Mem_ISR_DMA+0x1e>
 800281e:	2302      	movs	r3, #2
 8002820:	e12f      	b.n	8002a82 <I2C_Mem_ISR_DMA+0x27e>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2201      	movs	r2, #1
 8002826:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	f003 0310 	and.w	r3, r3, #16
 8002830:	2b00      	cmp	r3, #0
 8002832:	d016      	beq.n	8002862 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800283a:	2b00      	cmp	r3, #0
 800283c:	d011      	beq.n	8002862 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2210      	movs	r2, #16
 8002844:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284a:	f043 0204 	orr.w	r2, r3, #4
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002852:	2120      	movs	r1, #32
 8002854:	68f8      	ldr	r0, [r7, #12]
 8002856:	f000 ffd3 	bl	8003800 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f000 fea1 	bl	80035a2 <I2C_Flush_TXDR>
 8002860:	e10a      	b.n	8002a78 <I2C_Mem_ISR_DMA+0x274>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	f003 0302 	and.w	r3, r3, #2
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00e      	beq.n	800288a <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002872:	2b00      	cmp	r3, #0
 8002874:	d009      	beq.n	800288a <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68fa      	ldr	r2, [r7, #12]
 800287c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800287e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f04f 32ff 	mov.w	r2, #4294967295
 8002886:	651a      	str	r2, [r3, #80]	@ 0x50
 8002888:	e0f6      	b.n	8002a78 <I2C_Mem_ISR_DMA+0x274>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002890:	2b00      	cmp	r3, #0
 8002892:	d06d      	beq.n	8002970 <I2C_Mem_ISR_DMA+0x16c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800289a:	2b00      	cmp	r3, #0
 800289c:	d068      	beq.n	8002970 <I2C_Mem_ISR_DMA+0x16c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800289e:	2101      	movs	r1, #1
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f001 f831 	bl	8003908 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80028a6:	2110      	movs	r1, #16
 80028a8:	68f8      	ldr	r0, [r7, #12]
 80028aa:	f000 ffa9 	bl	8003800 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d056      	beq.n	8002966 <I2C_Mem_ISR_DMA+0x162>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028bc:	b29b      	uxth	r3, r3
 80028be:	2bff      	cmp	r3, #255	@ 0xff
 80028c0:	d91e      	bls.n	8002900 <I2C_Mem_ISR_DMA+0xfc>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	0c1b      	lsrs	r3, r3, #16
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	f003 0301 	and.w	r3, r3, #1
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d103      	bne.n	80028de <I2C_Mem_ISR_DMA+0xda>
        {
          hi2c->XferSize = 1U;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2201      	movs	r2, #1
 80028da:	851a      	strh	r2, [r3, #40]	@ 0x28
 80028dc:	e002      	b.n	80028e4 <I2C_Mem_ISR_DMA+0xe0>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	22ff      	movs	r2, #255	@ 0xff
 80028e2:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e8:	b299      	uxth	r1, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ee:	b2da      	uxtb	r2, r3
 80028f0:	2300      	movs	r3, #0
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028f8:	68f8      	ldr	r0, [r7, #12]
 80028fa:	f000 ff4f 	bl	800379c <I2C_TransferConfig>
 80028fe:	e011      	b.n	8002924 <I2C_Mem_ISR_DMA+0x120>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002904:	b29a      	uxth	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800290e:	b299      	uxth	r1, r3
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002914:	b2da      	uxtb	r2, r3
 8002916:	2300      	movs	r3, #0
 8002918:	9300      	str	r3, [sp, #0]
 800291a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f000 ff3c 	bl	800379c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002928:	b29a      	uxth	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	b29a      	uxth	r2, r3
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b22      	cmp	r3, #34	@ 0x22
 8002940:	d108      	bne.n	8002954 <I2C_Mem_ISR_DMA+0x150>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002950:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002952:	e091      	b.n	8002a78 <I2C_Mem_ISR_DMA+0x274>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002962:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002964:	e088      	b.n	8002a78 <I2C_Mem_ISR_DMA+0x274>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002966:	2140      	movs	r1, #64	@ 0x40
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 fd03 	bl	8003374 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800296e:	e083      	b.n	8002a78 <I2C_Mem_ISR_DMA+0x274>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002976:	2b00      	cmp	r3, #0
 8002978:	d070      	beq.n	8002a5c <I2C_Mem_ISR_DMA+0x258>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002980:	2b00      	cmp	r3, #0
 8002982:	d06b      	beq.n	8002a5c <I2C_Mem_ISR_DMA+0x258>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002984:	2101      	movs	r1, #1
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 ffbe 	bl	8003908 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800298c:	2110      	movs	r1, #16
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f000 ff36 	bl	8003800 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800299a:	b2db      	uxtb	r3, r3
 800299c:	2b22      	cmp	r3, #34	@ 0x22
 800299e:	d101      	bne.n	80029a4 <I2C_Mem_ISR_DMA+0x1a0>
    {
      direction = I2C_GENERATE_START_READ;
 80029a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002a58 <I2C_Mem_ISR_DMA+0x254>)
 80029a2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	2bff      	cmp	r3, #255	@ 0xff
 80029ac:	d91e      	bls.n	80029ec <I2C_Mem_ISR_DMA+0x1e8>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	699b      	ldr	r3, [r3, #24]
 80029b4:	0c1b      	lsrs	r3, r3, #16
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d103      	bne.n	80029ca <I2C_Mem_ISR_DMA+0x1c6>
      {
        hi2c->XferSize = 1U;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2201      	movs	r2, #1
 80029c6:	851a      	strh	r2, [r3, #40]	@ 0x28
 80029c8:	e002      	b.n	80029d0 <I2C_Mem_ISR_DMA+0x1cc>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	22ff      	movs	r2, #255	@ 0xff
 80029ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d4:	b299      	uxth	r1, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029da:	b2da      	uxtb	r2, r3
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	9300      	str	r3, [sp, #0]
 80029e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029e4:	68f8      	ldr	r0, [r7, #12]
 80029e6:	f000 fed9 	bl	800379c <I2C_TransferConfig>
 80029ea:	e011      	b.n	8002a10 <I2C_Mem_ISR_DMA+0x20c>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029fa:	b299      	uxth	r1, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a00:	b2da      	uxtb	r2, r3
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	9300      	str	r3, [sp, #0]
 8002a06:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f000 fec6 	bl	800379c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a14:	b29a      	uxth	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	2b22      	cmp	r3, #34	@ 0x22
 8002a2c:	d108      	bne.n	8002a40 <I2C_Mem_ISR_DMA+0x23c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a3c:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002a3e:	e01b      	b.n	8002a78 <I2C_Mem_ISR_DMA+0x274>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a4e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002a50:	e012      	b.n	8002a78 <I2C_Mem_ISR_DMA+0x274>
 8002a52:	bf00      	nop
 8002a54:	80002000 	.word	0x80002000
 8002a58:	80002400 	.word	0x80002400
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	f003 0320 	and.w	r3, r3, #32
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d008      	beq.n	8002a78 <I2C_Mem_ISR_DMA+0x274>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d003      	beq.n	8002a78 <I2C_Mem_ISR_DMA+0x274>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002a70:	68b9      	ldr	r1, [r7, #8]
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f000 f9fe 	bl	8002e74 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3718      	adds	r7, #24
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop

08002a8c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b088      	sub	sp, #32
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a9c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d101      	bne.n	8002ab0 <I2C_Slave_ISR_DMA+0x24>
 8002aac:	2302      	movs	r3, #2
 8002aae:	e0c0      	b.n	8002c32 <I2C_Slave_ISR_DMA+0x1a6>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	f003 0320 	and.w	r3, r3, #32
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d009      	beq.n	8002ad6 <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d004      	beq.n	8002ad6 <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002acc:	68b9      	ldr	r1, [r7, #8]
 8002ace:	68f8      	ldr	r0, [r7, #12]
 8002ad0:	f000 fa98 	bl	8003004 <I2C_ITSlaveCplt>
 8002ad4:	e0a8      	b.n	8002c28 <I2C_Slave_ISR_DMA+0x19c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	f003 0310 	and.w	r3, r3, #16
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	f000 8095 	beq.w	8002c0c <I2C_Slave_ISR_DMA+0x180>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	f000 808f 	beq.w	8002c0c <I2C_Slave_ISR_DMA+0x180>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d104      	bne.n	8002b02 <I2C_Slave_ISR_DMA+0x76>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d07d      	beq.n	8002bfe <I2C_Slave_ISR_DMA+0x172>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00c      	beq.n	8002b24 <I2C_Slave_ISR_DMA+0x98>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d007      	beq.n	8002b24 <I2C_Slave_ISR_DMA+0x98>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d101      	bne.n	8002b24 <I2C_Slave_ISR_DMA+0x98>
          {
            treatdmanack = 1U;
 8002b20:	2301      	movs	r3, #1
 8002b22:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d00c      	beq.n	8002b46 <I2C_Slave_ISR_DMA+0xba>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d007      	beq.n	8002b46 <I2C_Slave_ISR_DMA+0xba>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <I2C_Slave_ISR_DMA+0xba>
          {
            treatdmanack = 1U;
 8002b42:	2301      	movs	r3, #1
 8002b44:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d128      	bne.n	8002b9e <I2C_Slave_ISR_DMA+0x112>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	2b28      	cmp	r3, #40	@ 0x28
 8002b56:	d108      	bne.n	8002b6a <I2C_Slave_ISR_DMA+0xde>
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b5e:	d104      	bne.n	8002b6a <I2C_Slave_ISR_DMA+0xde>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8002b60:	68b9      	ldr	r1, [r7, #8]
 8002b62:	68f8      	ldr	r0, [r7, #12]
 8002b64:	f000 fbb2 	bl	80032cc <I2C_ITListenCplt>
 8002b68:	e048      	b.n	8002bfc <I2C_Slave_ISR_DMA+0x170>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b29      	cmp	r3, #41	@ 0x29
 8002b74:	d10e      	bne.n	8002b94 <I2C_Slave_ISR_DMA+0x108>
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002b7c:	d00a      	beq.n	8002b94 <I2C_Slave_ISR_DMA+0x108>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2210      	movs	r2, #16
 8002b84:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8002b86:	68f8      	ldr	r0, [r7, #12]
 8002b88:	f000 fd0b 	bl	80035a2 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8002b8c:	68f8      	ldr	r0, [r7, #12]
 8002b8e:	f000 f915 	bl	8002dbc <I2C_ITSlaveSeqCplt>
 8002b92:	e033      	b.n	8002bfc <I2C_Slave_ISR_DMA+0x170>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2210      	movs	r2, #16
 8002b9a:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8002b9c:	e034      	b.n	8002c08 <I2C_Slave_ISR_DMA+0x17c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2210      	movs	r2, #16
 8002ba4:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002baa:	f043 0204 	orr.w	r2, r3, #4
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bb8:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d003      	beq.n	8002bc8 <I2C_Slave_ISR_DMA+0x13c>
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bc6:	d11f      	bne.n	8002c08 <I2C_Slave_ISR_DMA+0x17c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002bc8:	7dfb      	ldrb	r3, [r7, #23]
 8002bca:	2b21      	cmp	r3, #33	@ 0x21
 8002bcc:	d002      	beq.n	8002bd4 <I2C_Slave_ISR_DMA+0x148>
 8002bce:	7dfb      	ldrb	r3, [r7, #23]
 8002bd0:	2b29      	cmp	r3, #41	@ 0x29
 8002bd2:	d103      	bne.n	8002bdc <I2C_Slave_ISR_DMA+0x150>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2221      	movs	r2, #33	@ 0x21
 8002bd8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002bda:	e008      	b.n	8002bee <I2C_Slave_ISR_DMA+0x162>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002bdc:	7dfb      	ldrb	r3, [r7, #23]
 8002bde:	2b22      	cmp	r3, #34	@ 0x22
 8002be0:	d002      	beq.n	8002be8 <I2C_Slave_ISR_DMA+0x15c>
 8002be2:	7dfb      	ldrb	r3, [r7, #23]
 8002be4:	2b2a      	cmp	r3, #42	@ 0x2a
 8002be6:	d102      	bne.n	8002bee <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2222      	movs	r2, #34	@ 0x22
 8002bec:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f000 fbbd 	bl	8003374 <I2C_ITError>
      if (treatdmanack == 1U)
 8002bfa:	e005      	b.n	8002c08 <I2C_Slave_ISR_DMA+0x17c>
 8002bfc:	e004      	b.n	8002c08 <I2C_Slave_ISR_DMA+0x17c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2210      	movs	r2, #16
 8002c04:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002c06:	e00f      	b.n	8002c28 <I2C_Slave_ISR_DMA+0x19c>
      if (treatdmanack == 1U)
 8002c08:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002c0a:	e00d      	b.n	8002c28 <I2C_Slave_ISR_DMA+0x19c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	f003 0308 	and.w	r3, r3, #8
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d008      	beq.n	8002c28 <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d003      	beq.n	8002c28 <I2C_Slave_ISR_DMA+0x19c>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002c20:	68b9      	ldr	r1, [r7, #8]
 8002c22:	68f8      	ldr	r0, [r7, #12]
 8002c24:	f000 f809 	bl	8002c3a <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3720      	adds	r7, #32
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b084      	sub	sp, #16
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
 8002c42:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002c50:	2b28      	cmp	r3, #40	@ 0x28
 8002c52:	d16a      	bne.n	8002d2a <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	0c1b      	lsrs	r3, r3, #16
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	0c1b      	lsrs	r3, r3, #16
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002c72:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c80:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002c8e:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d138      	bne.n	8002d0a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002c98:	897b      	ldrh	r3, [r7, #10]
 8002c9a:	09db      	lsrs	r3, r3, #7
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	89bb      	ldrh	r3, [r7, #12]
 8002ca0:	4053      	eors	r3, r2
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	f003 0306 	and.w	r3, r3, #6
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d11c      	bne.n	8002ce6 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8002cac:	897b      	ldrh	r3, [r7, #10]
 8002cae:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cb4:	1c5a      	adds	r2, r3, #1
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d13b      	bne.n	8002d3a <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2208      	movs	r2, #8
 8002cce:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002cd8:	89ba      	ldrh	r2, [r7, #12]
 8002cda:	7bfb      	ldrb	r3, [r7, #15]
 8002cdc:	4619      	mov	r1, r3
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f7ff fa33 	bl	800214a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002ce4:	e029      	b.n	8002d3a <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002ce6:	893b      	ldrh	r3, [r7, #8]
 8002ce8:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002cea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 fe0a 	bl	8003908 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002cfc:	89ba      	ldrh	r2, [r7, #12]
 8002cfe:	7bfb      	ldrb	r3, [r7, #15]
 8002d00:	4619      	mov	r1, r3
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7ff fa21 	bl	800214a <HAL_I2C_AddrCallback>
}
 8002d08:	e017      	b.n	8002d3a <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002d0a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fdfa 	bl	8003908 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d1c:	89ba      	ldrh	r2, [r7, #12]
 8002d1e:	7bfb      	ldrb	r3, [r7, #15]
 8002d20:	4619      	mov	r1, r3
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f7ff fa11 	bl	800214a <HAL_I2C_AddrCallback>
}
 8002d28:	e007      	b.n	8002d3a <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2208      	movs	r2, #8
 8002d30:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8002d3a:	bf00      	nop
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b082      	sub	sp, #8
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b21      	cmp	r3, #33	@ 0x21
 8002d5c:	d115      	bne.n	8002d8a <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2220      	movs	r2, #32
 8002d62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2211      	movs	r2, #17
 8002d6a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002d72:	2101      	movs	r1, #1
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f000 fdc7 	bl	8003908 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7fd fd60 	bl	8000848 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002d88:	e014      	b.n	8002db4 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2220      	movs	r2, #32
 8002d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2212      	movs	r2, #18
 8002d96:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002d9e:	2102      	movs	r1, #2
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f000 fdb1 	bl	8003908 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7fd fd60 	bl	8000874 <HAL_I2C_MasterRxCpltCallback>
}
 8002db4:	bf00      	nop
 8002db6:	3708      	adds	r7, #8
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d008      	beq.n	8002df0 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002dec:	601a      	str	r2, [r3, #0]
 8002dee:	e00c      	b.n	8002e0a <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d007      	beq.n	8002e0a <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e08:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2b29      	cmp	r3, #41	@ 0x29
 8002e14:	d112      	bne.n	8002e3c <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2228      	movs	r2, #40	@ 0x28
 8002e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2221      	movs	r2, #33	@ 0x21
 8002e22:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002e24:	2101      	movs	r1, #1
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 fd6e 	bl	8003908 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f7ff f974 	bl	8002122 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002e3a:	e017      	b.n	8002e6c <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e46:	d111      	bne.n	8002e6c <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2228      	movs	r2, #40	@ 0x28
 8002e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2222      	movs	r2, #34	@ 0x22
 8002e54:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002e56:	2102      	movs	r1, #2
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f000 fd55 	bl	8003908 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f7ff f965 	bl	8002136 <HAL_I2C_SlaveRxCpltCallback>
}
 8002e6c:	bf00      	nop
 8002e6e:	3710      	adds	r7, #16
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2220      	movs	r2, #32
 8002e88:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b21      	cmp	r3, #33	@ 0x21
 8002e94:	d107      	bne.n	8002ea6 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002e96:	2101      	movs	r1, #1
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f000 fd35 	bl	8003908 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2211      	movs	r2, #17
 8002ea2:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ea4:	e00c      	b.n	8002ec0 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	2b22      	cmp	r3, #34	@ 0x22
 8002eb0:	d106      	bne.n	8002ec0 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002eb2:	2102      	movs	r1, #2
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f000 fd27 	bl	8003908 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2212      	movs	r2, #18
 8002ebe:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	6859      	ldr	r1, [r3, #4]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	4b4c      	ldr	r3, [pc, #304]	@ (8002ffc <I2C_ITMasterCplt+0x188>)
 8002ecc:	400b      	ands	r3, r1
 8002ece:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a49      	ldr	r2, [pc, #292]	@ (8003000 <I2C_ITMasterCplt+0x18c>)
 8002eda:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	f003 0310 	and.w	r3, r3, #16
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d009      	beq.n	8002efa <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2210      	movs	r2, #16
 8002eec:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef2:	f043 0204 	orr.w	r2, r3, #4
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b60      	cmp	r3, #96	@ 0x60
 8002f04:	d10a      	bne.n	8002f1c <I2C_ITMasterCplt+0xa8>
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	f003 0304 	and.w	r3, r3, #4
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f000 fb40 	bl	80035a2 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f26:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	2b60      	cmp	r3, #96	@ 0x60
 8002f32:	d002      	beq.n	8002f3a <I2C_ITMasterCplt+0xc6>
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d006      	beq.n	8002f48 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3e:	4619      	mov	r1, r3
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 fa17 	bl	8003374 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002f46:	e054      	b.n	8002ff2 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	2b21      	cmp	r3, #33	@ 0x21
 8002f52:	d124      	bne.n	8002f9e <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2220      	movs	r2, #32
 8002f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	2b40      	cmp	r3, #64	@ 0x40
 8002f6c:	d10b      	bne.n	8002f86 <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f7ff f8fb 	bl	800217a <HAL_I2C_MemTxCpltCallback>
}
 8002f84:	e035      	b.n	8002ff2 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7fd fc56 	bl	8000848 <HAL_I2C_MasterTxCpltCallback>
}
 8002f9c:	e029      	b.n	8002ff2 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b22      	cmp	r3, #34	@ 0x22
 8002fa8:	d123      	bne.n	8002ff2 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2220      	movs	r2, #32
 8002fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	2b40      	cmp	r3, #64	@ 0x40
 8002fc2:	d10b      	bne.n	8002fdc <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f7ff f8da 	bl	800218e <HAL_I2C_MemRxCpltCallback>
}
 8002fda:	e00a      	b.n	8002ff2 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f7fd fc41 	bl	8000874 <HAL_I2C_MasterRxCpltCallback>
}
 8002ff2:	bf00      	nop
 8002ff4:	3718      	adds	r7, #24
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	fe00e800 	.word	0xfe00e800
 8003000:	ffff0000 	.word	0xffff0000

08003004 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003026:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2220      	movs	r2, #32
 800302e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003030:	7afb      	ldrb	r3, [r7, #11]
 8003032:	2b21      	cmp	r3, #33	@ 0x21
 8003034:	d002      	beq.n	800303c <I2C_ITSlaveCplt+0x38>
 8003036:	7afb      	ldrb	r3, [r7, #11]
 8003038:	2b29      	cmp	r3, #41	@ 0x29
 800303a:	d108      	bne.n	800304e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800303c:	f248 0101 	movw	r1, #32769	@ 0x8001
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 fc61 	bl	8003908 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2221      	movs	r2, #33	@ 0x21
 800304a:	631a      	str	r2, [r3, #48]	@ 0x30
 800304c:	e019      	b.n	8003082 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800304e:	7afb      	ldrb	r3, [r7, #11]
 8003050:	2b22      	cmp	r3, #34	@ 0x22
 8003052:	d002      	beq.n	800305a <I2C_ITSlaveCplt+0x56>
 8003054:	7afb      	ldrb	r3, [r7, #11]
 8003056:	2b2a      	cmp	r3, #42	@ 0x2a
 8003058:	d108      	bne.n	800306c <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800305a:	f248 0102 	movw	r1, #32770	@ 0x8002
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 fc52 	bl	8003908 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2222      	movs	r2, #34	@ 0x22
 8003068:	631a      	str	r2, [r3, #48]	@ 0x30
 800306a:	e00a      	b.n	8003082 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800306c:	7afb      	ldrb	r3, [r7, #11]
 800306e:	2b28      	cmp	r3, #40	@ 0x28
 8003070:	d107      	bne.n	8003082 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8003072:	f248 0103 	movw	r1, #32771	@ 0x8003
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 fc46 	bl	8003908 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685a      	ldr	r2, [r3, #4]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003090:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	6859      	ldr	r1, [r3, #4]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	4b89      	ldr	r3, [pc, #548]	@ (80032c4 <I2C_ITSlaveCplt+0x2c0>)
 800309e:	400b      	ands	r3, r1
 80030a0:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 fa7d 	bl	80035a2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d013      	beq.n	80030da <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80030c0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d01f      	beq.n	800310a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80030d8:	e017      	b.n	800310a <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d012      	beq.n	800310a <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030f2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d006      	beq.n	800310a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	b29a      	uxth	r2, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	f003 0304 	and.w	r3, r3, #4
 8003110:	2b00      	cmp	r3, #0
 8003112:	d020      	beq.n	8003156 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	f023 0304 	bic.w	r3, r3, #4
 800311a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003126:	b2d2      	uxtb	r2, r2
 8003128:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312e:	1c5a      	adds	r2, r3, #1
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003138:	2b00      	cmp	r3, #0
 800313a:	d00c      	beq.n	8003156 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003140:	3b01      	subs	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800314c:	b29b      	uxth	r3, r3
 800314e:	3b01      	subs	r3, #1
 8003150:	b29a      	uxth	r2, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800315a:	b29b      	uxth	r3, r3
 800315c:	2b00      	cmp	r3, #0
 800315e:	d005      	beq.n	800316c <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003164:	f043 0204 	orr.w	r2, r3, #4
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	f003 0310 	and.w	r3, r3, #16
 8003172:	2b00      	cmp	r3, #0
 8003174:	d049      	beq.n	800320a <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800317c:	2b00      	cmp	r3, #0
 800317e:	d044      	beq.n	800320a <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003184:	b29b      	uxth	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d128      	bne.n	80031dc <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b28      	cmp	r3, #40	@ 0x28
 8003194:	d108      	bne.n	80031a8 <I2C_ITSlaveCplt+0x1a4>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800319c:	d104      	bne.n	80031a8 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800319e:	6979      	ldr	r1, [r7, #20]
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f000 f893 	bl	80032cc <I2C_ITListenCplt>
 80031a6:	e030      	b.n	800320a <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	2b29      	cmp	r3, #41	@ 0x29
 80031b2:	d10e      	bne.n	80031d2 <I2C_ITSlaveCplt+0x1ce>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80031ba:	d00a      	beq.n	80031d2 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2210      	movs	r2, #16
 80031c2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f000 f9ec 	bl	80035a2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f7ff fdf6 	bl	8002dbc <I2C_ITSlaveSeqCplt>
 80031d0:	e01b      	b.n	800320a <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2210      	movs	r2, #16
 80031d8:	61da      	str	r2, [r3, #28]
 80031da:	e016      	b.n	800320a <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2210      	movs	r2, #16
 80031e2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e8:	f043 0204 	orr.w	r2, r3, #4
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d003      	beq.n	80031fe <I2C_ITSlaveCplt+0x1fa>
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031fc:	d105      	bne.n	800320a <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003202:	4619      	mov	r1, r3
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 f8b5 	bl	8003374 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321c:	2b00      	cmp	r3, #0
 800321e:	d010      	beq.n	8003242 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003224:	4619      	mov	r1, r3
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f000 f8a4 	bl	8003374 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003232:	b2db      	uxtb	r3, r3
 8003234:	2b28      	cmp	r3, #40	@ 0x28
 8003236:	d141      	bne.n	80032bc <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003238:	6979      	ldr	r1, [r7, #20]
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 f846 	bl	80032cc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003240:	e03c      	b.n	80032bc <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003246:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800324a:	d014      	beq.n	8003276 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f7ff fdb5 	bl	8002dbc <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a1c      	ldr	r2, [pc, #112]	@ (80032c8 <I2C_ITSlaveCplt+0x2c4>)
 8003256:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2220      	movs	r2, #32
 800325c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f7fe ff79 	bl	8002166 <HAL_I2C_ListenCpltCallback>
}
 8003274:	e022      	b.n	80032bc <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b22      	cmp	r3, #34	@ 0x22
 8003280:	d10e      	bne.n	80032a0 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2220      	movs	r2, #32
 8003286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f7fe ff4c 	bl	8002136 <HAL_I2C_SlaveRxCpltCallback>
}
 800329e:	e00d      	b.n	80032bc <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2220      	movs	r2, #32
 80032a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f7fe ff33 	bl	8002122 <HAL_I2C_SlaveTxCpltCallback>
}
 80032bc:	bf00      	nop
 80032be:	3718      	adds	r7, #24
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	fe00e800 	.word	0xfe00e800
 80032c8:	ffff0000 	.word	0xffff0000

080032cc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a25      	ldr	r2, [pc, #148]	@ (8003370 <I2C_ITListenCplt+0xa4>)
 80032da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2220      	movs	r2, #32
 80032e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	f003 0304 	and.w	r3, r3, #4
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d022      	beq.n	8003348 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330c:	b2d2      	uxtb	r2, r2
 800330e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003314:	1c5a      	adds	r2, r3, #1
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800331e:	2b00      	cmp	r3, #0
 8003320:	d012      	beq.n	8003348 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003326:	3b01      	subs	r3, #1
 8003328:	b29a      	uxth	r2, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003332:	b29b      	uxth	r3, r3
 8003334:	3b01      	subs	r3, #1
 8003336:	b29a      	uxth	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003340:	f043 0204 	orr.w	r2, r3, #4
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003348:	f248 0103 	movw	r1, #32771	@ 0x8003
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f000 fadb 	bl	8003908 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2210      	movs	r2, #16
 8003358:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f7fe feff 	bl	8002166 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003368:	bf00      	nop
 800336a:	3708      	adds	r7, #8
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}
 8003370:	ffff0000 	.word	0xffff0000

08003374 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003384:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a6d      	ldr	r2, [pc, #436]	@ (8003548 <I2C_ITError+0x1d4>)
 8003392:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	431a      	orrs	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80033a6:	7bfb      	ldrb	r3, [r7, #15]
 80033a8:	2b28      	cmp	r3, #40	@ 0x28
 80033aa:	d005      	beq.n	80033b8 <I2C_ITError+0x44>
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
 80033ae:	2b29      	cmp	r3, #41	@ 0x29
 80033b0:	d002      	beq.n	80033b8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80033b2:	7bfb      	ldrb	r3, [r7, #15]
 80033b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80033b6:	d10b      	bne.n	80033d0 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80033b8:	2103      	movs	r1, #3
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f000 faa4 	bl	8003908 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2228      	movs	r2, #40	@ 0x28
 80033c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	4a60      	ldr	r2, [pc, #384]	@ (800354c <I2C_ITError+0x1d8>)
 80033cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80033ce:	e030      	b.n	8003432 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80033d0:	f248 0103 	movw	r1, #32771	@ 0x8003
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f000 fa97 	bl	8003908 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 f8e1 	bl	80035a2 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b60      	cmp	r3, #96	@ 0x60
 80033ea:	d01f      	beq.n	800342c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2220      	movs	r2, #32
 80033f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	f003 0320 	and.w	r3, r3, #32
 80033fe:	2b20      	cmp	r3, #32
 8003400:	d114      	bne.n	800342c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	f003 0310 	and.w	r3, r3, #16
 800340c:	2b10      	cmp	r3, #16
 800340e:	d109      	bne.n	8003424 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2210      	movs	r2, #16
 8003416:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800341c:	f043 0204 	orr.w	r2, r3, #4
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2220      	movs	r2, #32
 800342a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800343c:	2b00      	cmp	r3, #0
 800343e:	d039      	beq.n	80034b4 <I2C_ITError+0x140>
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	2b11      	cmp	r3, #17
 8003444:	d002      	beq.n	800344c <I2C_ITError+0xd8>
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	2b21      	cmp	r3, #33	@ 0x21
 800344a:	d133      	bne.n	80034b4 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003456:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800345a:	d107      	bne.n	800346c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800346a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003470:	4618      	mov	r0, r3
 8003472:	f7fe f959 	bl	8001728 <HAL_DMA_GetState>
 8003476:	4603      	mov	r3, r0
 8003478:	2b01      	cmp	r3, #1
 800347a:	d017      	beq.n	80034ac <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003480:	4a33      	ldr	r2, [pc, #204]	@ (8003550 <I2C_ITError+0x1dc>)
 8003482:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003490:	4618      	mov	r0, r3
 8003492:	f7fe f859 	bl	8001548 <HAL_DMA_Abort_IT>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d04d      	beq.n	8003538 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80034a6:	4610      	mov	r0, r2
 80034a8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80034aa:	e045      	b.n	8003538 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f000 f851 	bl	8003554 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80034b2:	e041      	b.n	8003538 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d039      	beq.n	8003530 <I2C_ITError+0x1bc>
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	2b12      	cmp	r3, #18
 80034c0:	d002      	beq.n	80034c8 <I2C_ITError+0x154>
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	2b22      	cmp	r3, #34	@ 0x22
 80034c6:	d133      	bne.n	8003530 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034d6:	d107      	bne.n	80034e8 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034e6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7fe f91b 	bl	8001728 <HAL_DMA_GetState>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d017      	beq.n	8003528 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034fc:	4a14      	ldr	r2, [pc, #80]	@ (8003550 <I2C_ITError+0x1dc>)
 80034fe:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800350c:	4618      	mov	r0, r3
 800350e:	f7fe f81b 	bl	8001548 <HAL_DMA_Abort_IT>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d011      	beq.n	800353c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800351c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003522:	4610      	mov	r0, r2
 8003524:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003526:	e009      	b.n	800353c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 f813 	bl	8003554 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800352e:	e005      	b.n	800353c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 f80f 	bl	8003554 <I2C_TreatErrorCallback>
  }
}
 8003536:	e002      	b.n	800353e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003538:	bf00      	nop
 800353a:	e000      	b.n	800353e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800353c:	bf00      	nop
}
 800353e:	bf00      	nop
 8003540:	3710      	adds	r7, #16
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	ffff0000 	.word	0xffff0000
 800354c:	08002421 	.word	0x08002421
 8003550:	08003761 	.word	0x08003761

08003554 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003562:	b2db      	uxtb	r3, r3
 8003564:	2b60      	cmp	r3, #96	@ 0x60
 8003566:	d10e      	bne.n	8003586 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2220      	movs	r2, #32
 800356c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f7fe fe0f 	bl	80021a2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003584:	e009      	b.n	800359a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f7fd f94d 	bl	8000834 <HAL_I2C_ErrorCallback>
}
 800359a:	bf00      	nop
 800359c:	3708      	adds	r7, #8
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}

080035a2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b083      	sub	sp, #12
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	699b      	ldr	r3, [r3, #24]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d103      	bne.n	80035c0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2200      	movs	r2, #0
 80035be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	699b      	ldr	r3, [r3, #24]
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d007      	beq.n	80035de <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	699a      	ldr	r2, [r3, #24]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f042 0201 	orr.w	r2, r2, #1
 80035dc:	619a      	str	r2, [r3, #24]
  }
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b084      	sub	sp, #16
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f6:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003606:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800360c:	b29b      	uxth	r3, r3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d104      	bne.n	800361c <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003612:	2120      	movs	r1, #32
 8003614:	68f8      	ldr	r0, [r7, #12]
 8003616:	f000 f8f3 	bl	8003800 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800361a:	e02d      	b.n	8003678 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8003624:	441a      	add	r2, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800362e:	b29b      	uxth	r3, r3
 8003630:	2bff      	cmp	r3, #255	@ 0xff
 8003632:	d903      	bls.n	800363c <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	22ff      	movs	r2, #255	@ 0xff
 8003638:	851a      	strh	r2, [r3, #40]	@ 0x28
 800363a:	e004      	b.n	8003646 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003640:	b29a      	uxth	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364e:	4619      	mov	r1, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	3328      	adds	r3, #40	@ 0x28
 8003656:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800365c:	f7fd ff14 	bl	8001488 <HAL_DMA_Start_IT>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d004      	beq.n	8003670 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8003666:	2110      	movs	r1, #16
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	f7ff fe83 	bl	8003374 <I2C_ITError>
}
 800366e:	e003      	b.n	8003678 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8003670:	2140      	movs	r1, #64	@ 0x40
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	f000 f8c4 	bl	8003800 <I2C_Enable_IRQ>
}
 8003678:	bf00      	nop
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368c:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800369c:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d104      	bne.n	80036b2 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80036a8:	2120      	movs	r1, #32
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f000 f8a8 	bl	8003800 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80036b0:	e03b      	b.n	800372a <I2C_DMAMasterReceiveCplt+0xaa>
    hi2c->pBuffPtr += hi2c->XferSize;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b6:	68fa      	ldr	r2, [r7, #12]
 80036b8:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80036ba:	441a      	add	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	2bff      	cmp	r3, #255	@ 0xff
 80036c8:	d911      	bls.n	80036ee <I2C_DMAMasterReceiveCplt+0x6e>
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	0c1b      	lsrs	r3, r3, #16
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	f003 0301 	and.w	r3, r3, #1
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d103      	bne.n	80036e6 <I2C_DMAMasterReceiveCplt+0x66>
        hi2c->XferSize = 1U;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2201      	movs	r2, #1
 80036e2:	851a      	strh	r2, [r3, #40]	@ 0x28
 80036e4:	e008      	b.n	80036f8 <I2C_DMAMasterReceiveCplt+0x78>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	22ff      	movs	r2, #255	@ 0xff
 80036ea:	851a      	strh	r2, [r3, #40]	@ 0x28
 80036ec:	e004      	b.n	80036f8 <I2C_DMAMasterReceiveCplt+0x78>
      hi2c->XferSize = hi2c->XferCount;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	3324      	adds	r3, #36	@ 0x24
 8003702:	4619      	mov	r1, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003708:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800370e:	f7fd febb 	bl	8001488 <HAL_DMA_Start_IT>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d004      	beq.n	8003722 <I2C_DMAMasterReceiveCplt+0xa2>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8003718:	2110      	movs	r1, #16
 800371a:	68f8      	ldr	r0, [r7, #12]
 800371c:	f7ff fe2a 	bl	8003374 <I2C_ITError>
}
 8003720:	e003      	b.n	800372a <I2C_DMAMasterReceiveCplt+0xaa>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8003722:	2140      	movs	r1, #64	@ 0x40
 8003724:	68f8      	ldr	r0, [r7, #12]
 8003726:	f000 f86b 	bl	8003800 <I2C_Enable_IRQ>
}
 800372a:	bf00      	nop
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}

08003732 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8003732:	b580      	push	{r7, lr}
 8003734:	b084      	sub	sp, #16
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373e:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	685a      	ldr	r2, [r3, #4]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800374e:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8003750:	2110      	movs	r1, #16
 8003752:	68f8      	ldr	r0, [r7, #12]
 8003754:	f7ff fe0e 	bl	8003374 <I2C_ITError>
}
 8003758:	bf00      	nop
 800375a:	3710      	adds	r7, #16
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800376c:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003772:	2b00      	cmp	r3, #0
 8003774:	d003      	beq.n	800377e <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800377a:	2200      	movs	r2, #0
 800377c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003782:	2b00      	cmp	r3, #0
 8003784:	d003      	beq.n	800378e <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800378a:	2200      	movs	r2, #0
 800378c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800378e:	68f8      	ldr	r0, [r7, #12]
 8003790:	f7ff fee0 	bl	8003554 <I2C_TreatErrorCallback>
}
 8003794:	bf00      	nop
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800379c:	b480      	push	{r7}
 800379e:	b087      	sub	sp, #28
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	607b      	str	r3, [r7, #4]
 80037a6:	460b      	mov	r3, r1
 80037a8:	817b      	strh	r3, [r7, #10]
 80037aa:	4613      	mov	r3, r2
 80037ac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037ae:	897b      	ldrh	r3, [r7, #10]
 80037b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80037b4:	7a7b      	ldrb	r3, [r7, #9]
 80037b6:	041b      	lsls	r3, r3, #16
 80037b8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037bc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037c2:	6a3b      	ldr	r3, [r7, #32]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037ca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	685a      	ldr	r2, [r3, #4]
 80037d2:	6a3b      	ldr	r3, [r7, #32]
 80037d4:	0d5b      	lsrs	r3, r3, #21
 80037d6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80037da:	4b08      	ldr	r3, [pc, #32]	@ (80037fc <I2C_TransferConfig+0x60>)
 80037dc:	430b      	orrs	r3, r1
 80037de:	43db      	mvns	r3, r3
 80037e0:	ea02 0103 	and.w	r1, r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	697a      	ldr	r2, [r7, #20]
 80037ea:	430a      	orrs	r2, r1
 80037ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80037ee:	bf00      	nop
 80037f0:	371c      	adds	r7, #28
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr
 80037fa:	bf00      	nop
 80037fc:	03ff63ff 	.word	0x03ff63ff

08003800 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003800:	b480      	push	{r7}
 8003802:	b085      	sub	sp, #20
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	460b      	mov	r3, r1
 800380a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800380c:	2300      	movs	r3, #0
 800380e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003814:	4a39      	ldr	r2, [pc, #228]	@ (80038fc <I2C_Enable_IRQ+0xfc>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d032      	beq.n	8003880 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800381e:	4a38      	ldr	r2, [pc, #224]	@ (8003900 <I2C_Enable_IRQ+0x100>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d02d      	beq.n	8003880 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003828:	4a36      	ldr	r2, [pc, #216]	@ (8003904 <I2C_Enable_IRQ+0x104>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d028      	beq.n	8003880 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800382e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003832:	2b00      	cmp	r3, #0
 8003834:	da03      	bge.n	800383e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800383c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800383e:	887b      	ldrh	r3, [r7, #2]
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	2b00      	cmp	r3, #0
 8003846:	d003      	beq.n	8003850 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800384e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003850:	887b      	ldrh	r3, [r7, #2]
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	2b00      	cmp	r3, #0
 8003858:	d003      	beq.n	8003862 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8003860:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003862:	887b      	ldrh	r3, [r7, #2]
 8003864:	2b10      	cmp	r3, #16
 8003866:	d103      	bne.n	8003870 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800386e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003870:	887b      	ldrh	r3, [r7, #2]
 8003872:	2b20      	cmp	r3, #32
 8003874:	d133      	bne.n	80038de <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f043 0320 	orr.w	r3, r3, #32
 800387c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800387e:	e02e      	b.n	80038de <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003880:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003884:	2b00      	cmp	r3, #0
 8003886:	da03      	bge.n	8003890 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800388e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003890:	887b      	ldrh	r3, [r7, #2]
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b00      	cmp	r3, #0
 8003898:	d003      	beq.n	80038a2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 80038a0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80038a2:	887b      	ldrh	r3, [r7, #2]
 80038a4:	f003 0302 	and.w	r3, r3, #2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d003      	beq.n	80038b4 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80038b2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80038b4:	887b      	ldrh	r3, [r7, #2]
 80038b6:	2b10      	cmp	r3, #16
 80038b8:	d103      	bne.n	80038c2 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80038c0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80038c2:	887b      	ldrh	r3, [r7, #2]
 80038c4:	2b20      	cmp	r3, #32
 80038c6:	d103      	bne.n	80038d0 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80038ce:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80038d0:	887b      	ldrh	r3, [r7, #2]
 80038d2:	2b40      	cmp	r3, #64	@ 0x40
 80038d4:	d103      	bne.n	80038de <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038dc:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	6819      	ldr	r1, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	430a      	orrs	r2, r1
 80038ec:	601a      	str	r2, [r3, #0]
}
 80038ee:	bf00      	nop
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	08002613 	.word	0x08002613
 8003900:	08002a8d 	.word	0x08002a8d
 8003904:	08002805 	.word	0x08002805

08003908 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003908:	b480      	push	{r7}
 800390a:	b085      	sub	sp, #20
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	460b      	mov	r3, r1
 8003912:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003914:	2300      	movs	r3, #0
 8003916:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003918:	887b      	ldrh	r3, [r7, #2]
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00f      	beq.n	8003942 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8003928:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003930:	b2db      	uxtb	r3, r3
 8003932:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003936:	2b28      	cmp	r3, #40	@ 0x28
 8003938:	d003      	beq.n	8003942 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8003940:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003942:	887b      	ldrh	r3, [r7, #2]
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00f      	beq.n	800396c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8003952:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800395a:	b2db      	uxtb	r3, r3
 800395c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003960:	2b28      	cmp	r3, #40	@ 0x28
 8003962:	d003      	beq.n	800396c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800396a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800396c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003970:	2b00      	cmp	r3, #0
 8003972:	da03      	bge.n	800397c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800397a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800397c:	887b      	ldrh	r3, [r7, #2]
 800397e:	2b10      	cmp	r3, #16
 8003980:	d103      	bne.n	800398a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8003988:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800398a:	887b      	ldrh	r3, [r7, #2]
 800398c:	2b20      	cmp	r3, #32
 800398e:	d103      	bne.n	8003998 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f043 0320 	orr.w	r3, r3, #32
 8003996:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003998:	887b      	ldrh	r3, [r7, #2]
 800399a:	2b40      	cmp	r3, #64	@ 0x40
 800399c:	d103      	bne.n	80039a6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039a4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	6819      	ldr	r1, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	43da      	mvns	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	400a      	ands	r2, r1
 80039b6:	601a      	str	r2, [r3, #0]
}
 80039b8:	bf00      	nop
 80039ba:	3714      	adds	r7, #20
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b20      	cmp	r3, #32
 80039d8:	d138      	bne.n	8003a4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d101      	bne.n	80039e8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80039e4:	2302      	movs	r3, #2
 80039e6:	e032      	b.n	8003a4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2224      	movs	r2, #36	@ 0x24
 80039f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f022 0201 	bic.w	r2, r2, #1
 8003a06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003a16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6819      	ldr	r1, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	683a      	ldr	r2, [r7, #0]
 8003a24:	430a      	orrs	r2, r1
 8003a26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0201 	orr.w	r2, r2, #1
 8003a36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	e000      	b.n	8003a4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003a4c:	2302      	movs	r3, #2
  }
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	370c      	adds	r7, #12
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr

08003a5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a5a:	b480      	push	{r7}
 8003a5c:	b085      	sub	sp, #20
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	6078      	str	r0, [r7, #4]
 8003a62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	2b20      	cmp	r3, #32
 8003a6e:	d139      	bne.n	8003ae4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d101      	bne.n	8003a7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	e033      	b.n	8003ae6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2224      	movs	r2, #36	@ 0x24
 8003a8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f022 0201 	bic.w	r2, r2, #1
 8003a9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003aac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	021b      	lsls	r3, r3, #8
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	68fa      	ldr	r2, [r7, #12]
 8003abe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f042 0201 	orr.w	r2, r2, #1
 8003ace:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	e000      	b.n	8003ae6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003ae4:	2302      	movs	r3, #2
  }
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3714      	adds	r7, #20
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
	...

08003af4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003af4:	b480      	push	{r7}
 8003af6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003af8:	4b04      	ldr	r3, [pc, #16]	@ (8003b0c <HAL_PWREx_GetVoltageRange+0x18>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	40007000 	.word	0x40007000

08003b10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b085      	sub	sp, #20
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b1e:	d130      	bne.n	8003b82 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b20:	4b23      	ldr	r3, [pc, #140]	@ (8003bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003b28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b2c:	d038      	beq.n	8003ba0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b2e:	4b20      	ldr	r3, [pc, #128]	@ (8003bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003b36:	4a1e      	ldr	r2, [pc, #120]	@ (8003bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b38:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b3c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b3e:	4b1d      	ldr	r3, [pc, #116]	@ (8003bb4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2232      	movs	r2, #50	@ 0x32
 8003b44:	fb02 f303 	mul.w	r3, r2, r3
 8003b48:	4a1b      	ldr	r2, [pc, #108]	@ (8003bb8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b4e:	0c9b      	lsrs	r3, r3, #18
 8003b50:	3301      	adds	r3, #1
 8003b52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b54:	e002      	b.n	8003b5c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b5c:	4b14      	ldr	r3, [pc, #80]	@ (8003bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b5e:	695b      	ldr	r3, [r3, #20]
 8003b60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b68:	d102      	bne.n	8003b70 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d1f2      	bne.n	8003b56 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b70:	4b0f      	ldr	r3, [pc, #60]	@ (8003bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b7c:	d110      	bne.n	8003ba0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e00f      	b.n	8003ba2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b82:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b8e:	d007      	beq.n	8003ba0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b90:	4b07      	ldr	r3, [pc, #28]	@ (8003bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003b98:	4a05      	ldr	r2, [pc, #20]	@ (8003bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003b9e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3714      	adds	r7, #20
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	40007000 	.word	0x40007000
 8003bb4:	20000000 	.word	0x20000000
 8003bb8:	431bde83 	.word	0x431bde83

08003bbc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b088      	sub	sp, #32
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d101      	bne.n	8003bce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e3ca      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bce:	4b97      	ldr	r3, [pc, #604]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	f003 030c 	and.w	r3, r3, #12
 8003bd6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bd8:	4b94      	ldr	r3, [pc, #592]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	f003 0303 	and.w	r3, r3, #3
 8003be0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0310 	and.w	r3, r3, #16
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f000 80e4 	beq.w	8003db8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d007      	beq.n	8003c06 <HAL_RCC_OscConfig+0x4a>
 8003bf6:	69bb      	ldr	r3, [r7, #24]
 8003bf8:	2b0c      	cmp	r3, #12
 8003bfa:	f040 808b 	bne.w	8003d14 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	f040 8087 	bne.w	8003d14 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c06:	4b89      	ldr	r3, [pc, #548]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d005      	beq.n	8003c1e <HAL_RCC_OscConfig+0x62>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d101      	bne.n	8003c1e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e3a2      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a1a      	ldr	r2, [r3, #32]
 8003c22:	4b82      	ldr	r3, [pc, #520]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0308 	and.w	r3, r3, #8
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d004      	beq.n	8003c38 <HAL_RCC_OscConfig+0x7c>
 8003c2e:	4b7f      	ldr	r3, [pc, #508]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c36:	e005      	b.n	8003c44 <HAL_RCC_OscConfig+0x88>
 8003c38:	4b7c      	ldr	r3, [pc, #496]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003c3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c3e:	091b      	lsrs	r3, r3, #4
 8003c40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d223      	bcs.n	8003c90 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a1b      	ldr	r3, [r3, #32]
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f000 fd1d 	bl	800468c <RCC_SetFlashLatencyFromMSIRange>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d001      	beq.n	8003c5c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e383      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c5c:	4b73      	ldr	r3, [pc, #460]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a72      	ldr	r2, [pc, #456]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003c62:	f043 0308 	orr.w	r3, r3, #8
 8003c66:	6013      	str	r3, [r2, #0]
 8003c68:	4b70      	ldr	r3, [pc, #448]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a1b      	ldr	r3, [r3, #32]
 8003c74:	496d      	ldr	r1, [pc, #436]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c7a:	4b6c      	ldr	r3, [pc, #432]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	69db      	ldr	r3, [r3, #28]
 8003c86:	021b      	lsls	r3, r3, #8
 8003c88:	4968      	ldr	r1, [pc, #416]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	604b      	str	r3, [r1, #4]
 8003c8e:	e025      	b.n	8003cdc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c90:	4b66      	ldr	r3, [pc, #408]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a65      	ldr	r2, [pc, #404]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003c96:	f043 0308 	orr.w	r3, r3, #8
 8003c9a:	6013      	str	r3, [r2, #0]
 8003c9c:	4b63      	ldr	r3, [pc, #396]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a1b      	ldr	r3, [r3, #32]
 8003ca8:	4960      	ldr	r1, [pc, #384]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003cae:	4b5f      	ldr	r3, [pc, #380]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	69db      	ldr	r3, [r3, #28]
 8003cba:	021b      	lsls	r3, r3, #8
 8003cbc:	495b      	ldr	r1, [pc, #364]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003cc2:	69bb      	ldr	r3, [r7, #24]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d109      	bne.n	8003cdc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f000 fcdd 	bl	800468c <RCC_SetFlashLatencyFromMSIRange>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e343      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003cdc:	f000 fc4a 	bl	8004574 <HAL_RCC_GetSysClockFreq>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	4b52      	ldr	r3, [pc, #328]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	091b      	lsrs	r3, r3, #4
 8003ce8:	f003 030f 	and.w	r3, r3, #15
 8003cec:	4950      	ldr	r1, [pc, #320]	@ (8003e30 <HAL_RCC_OscConfig+0x274>)
 8003cee:	5ccb      	ldrb	r3, [r1, r3]
 8003cf0:	f003 031f 	and.w	r3, r3, #31
 8003cf4:	fa22 f303 	lsr.w	r3, r2, r3
 8003cf8:	4a4e      	ldr	r2, [pc, #312]	@ (8003e34 <HAL_RCC_OscConfig+0x278>)
 8003cfa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003cfc:	4b4e      	ldr	r3, [pc, #312]	@ (8003e38 <HAL_RCC_OscConfig+0x27c>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7fd f977 	bl	8000ff4 <HAL_InitTick>
 8003d06:	4603      	mov	r3, r0
 8003d08:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d052      	beq.n	8003db6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003d10:	7bfb      	ldrb	r3, [r7, #15]
 8003d12:	e327      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d032      	beq.n	8003d82 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003d1c:	4b43      	ldr	r3, [pc, #268]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a42      	ldr	r2, [pc, #264]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003d22:	f043 0301 	orr.w	r3, r3, #1
 8003d26:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d28:	f7fd f9b4 	bl	8001094 <HAL_GetTick>
 8003d2c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d2e:	e008      	b.n	8003d42 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d30:	f7fd f9b0 	bl	8001094 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d901      	bls.n	8003d42 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e310      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d42:	4b3a      	ldr	r3, [pc, #232]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d0f0      	beq.n	8003d30 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d4e:	4b37      	ldr	r3, [pc, #220]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a36      	ldr	r2, [pc, #216]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003d54:	f043 0308 	orr.w	r3, r3, #8
 8003d58:	6013      	str	r3, [r2, #0]
 8003d5a:	4b34      	ldr	r3, [pc, #208]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a1b      	ldr	r3, [r3, #32]
 8003d66:	4931      	ldr	r1, [pc, #196]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d6c:	4b2f      	ldr	r3, [pc, #188]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	69db      	ldr	r3, [r3, #28]
 8003d78:	021b      	lsls	r3, r3, #8
 8003d7a:	492c      	ldr	r1, [pc, #176]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	604b      	str	r3, [r1, #4]
 8003d80:	e01a      	b.n	8003db8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003d82:	4b2a      	ldr	r3, [pc, #168]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a29      	ldr	r2, [pc, #164]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003d88:	f023 0301 	bic.w	r3, r3, #1
 8003d8c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d8e:	f7fd f981 	bl	8001094 <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d94:	e008      	b.n	8003da8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d96:	f7fd f97d 	bl	8001094 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d901      	bls.n	8003da8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e2dd      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003da8:	4b20      	ldr	r3, [pc, #128]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0302 	and.w	r3, r3, #2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1f0      	bne.n	8003d96 <HAL_RCC_OscConfig+0x1da>
 8003db4:	e000      	b.n	8003db8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003db6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d074      	beq.n	8003eae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	2b08      	cmp	r3, #8
 8003dc8:	d005      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x21a>
 8003dca:	69bb      	ldr	r3, [r7, #24]
 8003dcc:	2b0c      	cmp	r3, #12
 8003dce:	d10e      	bne.n	8003dee <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	2b03      	cmp	r3, #3
 8003dd4:	d10b      	bne.n	8003dee <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dd6:	4b15      	ldr	r3, [pc, #84]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d064      	beq.n	8003eac <HAL_RCC_OscConfig+0x2f0>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d160      	bne.n	8003eac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e2ba      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003df6:	d106      	bne.n	8003e06 <HAL_RCC_OscConfig+0x24a>
 8003df8:	4b0c      	ldr	r3, [pc, #48]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a0b      	ldr	r2, [pc, #44]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003dfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e02:	6013      	str	r3, [r2, #0]
 8003e04:	e026      	b.n	8003e54 <HAL_RCC_OscConfig+0x298>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e0e:	d115      	bne.n	8003e3c <HAL_RCC_OscConfig+0x280>
 8003e10:	4b06      	ldr	r3, [pc, #24]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a05      	ldr	r2, [pc, #20]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003e16:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e1a:	6013      	str	r3, [r2, #0]
 8003e1c:	4b03      	ldr	r3, [pc, #12]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a02      	ldr	r2, [pc, #8]	@ (8003e2c <HAL_RCC_OscConfig+0x270>)
 8003e22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e26:	6013      	str	r3, [r2, #0]
 8003e28:	e014      	b.n	8003e54 <HAL_RCC_OscConfig+0x298>
 8003e2a:	bf00      	nop
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	08005420 	.word	0x08005420
 8003e34:	20000000 	.word	0x20000000
 8003e38:	20000004 	.word	0x20000004
 8003e3c:	4ba0      	ldr	r3, [pc, #640]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a9f      	ldr	r2, [pc, #636]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003e42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e46:	6013      	str	r3, [r2, #0]
 8003e48:	4b9d      	ldr	r3, [pc, #628]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a9c      	ldr	r2, [pc, #624]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003e4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d013      	beq.n	8003e84 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e5c:	f7fd f91a 	bl	8001094 <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e62:	e008      	b.n	8003e76 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e64:	f7fd f916 	bl	8001094 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b64      	cmp	r3, #100	@ 0x64
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e276      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e76:	4b92      	ldr	r3, [pc, #584]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d0f0      	beq.n	8003e64 <HAL_RCC_OscConfig+0x2a8>
 8003e82:	e014      	b.n	8003eae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e84:	f7fd f906 	bl	8001094 <HAL_GetTick>
 8003e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e8a:	e008      	b.n	8003e9e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e8c:	f7fd f902 	bl	8001094 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b64      	cmp	r3, #100	@ 0x64
 8003e98:	d901      	bls.n	8003e9e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e262      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e9e:	4b88      	ldr	r3, [pc, #544]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d1f0      	bne.n	8003e8c <HAL_RCC_OscConfig+0x2d0>
 8003eaa:	e000      	b.n	8003eae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d060      	beq.n	8003f7c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	2b04      	cmp	r3, #4
 8003ebe:	d005      	beq.n	8003ecc <HAL_RCC_OscConfig+0x310>
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	2b0c      	cmp	r3, #12
 8003ec4:	d119      	bne.n	8003efa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d116      	bne.n	8003efa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ecc:	4b7c      	ldr	r3, [pc, #496]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d005      	beq.n	8003ee4 <HAL_RCC_OscConfig+0x328>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d101      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e23f      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ee4:	4b76      	ldr	r3, [pc, #472]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	691b      	ldr	r3, [r3, #16]
 8003ef0:	061b      	lsls	r3, r3, #24
 8003ef2:	4973      	ldr	r1, [pc, #460]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ef8:	e040      	b.n	8003f7c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d023      	beq.n	8003f4a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f02:	4b6f      	ldr	r3, [pc, #444]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a6e      	ldr	r2, [pc, #440]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003f08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f0e:	f7fd f8c1 	bl	8001094 <HAL_GetTick>
 8003f12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f14:	e008      	b.n	8003f28 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f16:	f7fd f8bd 	bl	8001094 <HAL_GetTick>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	2b02      	cmp	r3, #2
 8003f22:	d901      	bls.n	8003f28 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003f24:	2303      	movs	r3, #3
 8003f26:	e21d      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f28:	4b65      	ldr	r3, [pc, #404]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d0f0      	beq.n	8003f16 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f34:	4b62      	ldr	r3, [pc, #392]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	691b      	ldr	r3, [r3, #16]
 8003f40:	061b      	lsls	r3, r3, #24
 8003f42:	495f      	ldr	r1, [pc, #380]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	604b      	str	r3, [r1, #4]
 8003f48:	e018      	b.n	8003f7c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f4a:	4b5d      	ldr	r3, [pc, #372]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a5c      	ldr	r2, [pc, #368]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003f50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f56:	f7fd f89d 	bl	8001094 <HAL_GetTick>
 8003f5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f5c:	e008      	b.n	8003f70 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f5e:	f7fd f899 	bl	8001094 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e1f9      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f70:	4b53      	ldr	r3, [pc, #332]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1f0      	bne.n	8003f5e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0308 	and.w	r3, r3, #8
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d03c      	beq.n	8004002 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d01c      	beq.n	8003fca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f90:	4b4b      	ldr	r3, [pc, #300]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003f92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f96:	4a4a      	ldr	r2, [pc, #296]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003f98:	f043 0301 	orr.w	r3, r3, #1
 8003f9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa0:	f7fd f878 	bl	8001094 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fa8:	f7fd f874 	bl	8001094 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e1d4      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fba:	4b41      	ldr	r3, [pc, #260]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003fbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d0ef      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x3ec>
 8003fc8:	e01b      	b.n	8004002 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fca:	4b3d      	ldr	r3, [pc, #244]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003fcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fd0:	4a3b      	ldr	r2, [pc, #236]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003fd2:	f023 0301 	bic.w	r3, r3, #1
 8003fd6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fda:	f7fd f85b 	bl	8001094 <HAL_GetTick>
 8003fde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fe0:	e008      	b.n	8003ff4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fe2:	f7fd f857 	bl	8001094 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d901      	bls.n	8003ff4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	e1b7      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ff4:	4b32      	ldr	r3, [pc, #200]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8003ff6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1ef      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0304 	and.w	r3, r3, #4
 800400a:	2b00      	cmp	r3, #0
 800400c:	f000 80a6 	beq.w	800415c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004010:	2300      	movs	r3, #0
 8004012:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004014:	4b2a      	ldr	r3, [pc, #168]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8004016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004018:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d10d      	bne.n	800403c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004020:	4b27      	ldr	r3, [pc, #156]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8004022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004024:	4a26      	ldr	r2, [pc, #152]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8004026:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800402a:	6593      	str	r3, [r2, #88]	@ 0x58
 800402c:	4b24      	ldr	r3, [pc, #144]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 800402e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004030:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004034:	60bb      	str	r3, [r7, #8]
 8004036:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004038:	2301      	movs	r3, #1
 800403a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800403c:	4b21      	ldr	r3, [pc, #132]	@ (80040c4 <HAL_RCC_OscConfig+0x508>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004044:	2b00      	cmp	r3, #0
 8004046:	d118      	bne.n	800407a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004048:	4b1e      	ldr	r3, [pc, #120]	@ (80040c4 <HAL_RCC_OscConfig+0x508>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a1d      	ldr	r2, [pc, #116]	@ (80040c4 <HAL_RCC_OscConfig+0x508>)
 800404e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004052:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004054:	f7fd f81e 	bl	8001094 <HAL_GetTick>
 8004058:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800405c:	f7fd f81a 	bl	8001094 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b02      	cmp	r3, #2
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e17a      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800406e:	4b15      	ldr	r3, [pc, #84]	@ (80040c4 <HAL_RCC_OscConfig+0x508>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004076:	2b00      	cmp	r3, #0
 8004078:	d0f0      	beq.n	800405c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d108      	bne.n	8004094 <HAL_RCC_OscConfig+0x4d8>
 8004082:	4b0f      	ldr	r3, [pc, #60]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 8004084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004088:	4a0d      	ldr	r2, [pc, #52]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 800408a:	f043 0301 	orr.w	r3, r3, #1
 800408e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004092:	e029      	b.n	80040e8 <HAL_RCC_OscConfig+0x52c>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	2b05      	cmp	r3, #5
 800409a:	d115      	bne.n	80040c8 <HAL_RCC_OscConfig+0x50c>
 800409c:	4b08      	ldr	r3, [pc, #32]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 800409e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040a2:	4a07      	ldr	r2, [pc, #28]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 80040a4:	f043 0304 	orr.w	r3, r3, #4
 80040a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040ac:	4b04      	ldr	r3, [pc, #16]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 80040ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040b2:	4a03      	ldr	r2, [pc, #12]	@ (80040c0 <HAL_RCC_OscConfig+0x504>)
 80040b4:	f043 0301 	orr.w	r3, r3, #1
 80040b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040bc:	e014      	b.n	80040e8 <HAL_RCC_OscConfig+0x52c>
 80040be:	bf00      	nop
 80040c0:	40021000 	.word	0x40021000
 80040c4:	40007000 	.word	0x40007000
 80040c8:	4b9c      	ldr	r3, [pc, #624]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 80040ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ce:	4a9b      	ldr	r2, [pc, #620]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 80040d0:	f023 0301 	bic.w	r3, r3, #1
 80040d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040d8:	4b98      	ldr	r3, [pc, #608]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 80040da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040de:	4a97      	ldr	r2, [pc, #604]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 80040e0:	f023 0304 	bic.w	r3, r3, #4
 80040e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d016      	beq.n	800411e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040f0:	f7fc ffd0 	bl	8001094 <HAL_GetTick>
 80040f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040f6:	e00a      	b.n	800410e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040f8:	f7fc ffcc 	bl	8001094 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004106:	4293      	cmp	r3, r2
 8004108:	d901      	bls.n	800410e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e12a      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800410e:	4b8b      	ldr	r3, [pc, #556]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 8004110:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d0ed      	beq.n	80040f8 <HAL_RCC_OscConfig+0x53c>
 800411c:	e015      	b.n	800414a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800411e:	f7fc ffb9 	bl	8001094 <HAL_GetTick>
 8004122:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004124:	e00a      	b.n	800413c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004126:	f7fc ffb5 	bl	8001094 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004134:	4293      	cmp	r3, r2
 8004136:	d901      	bls.n	800413c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004138:	2303      	movs	r3, #3
 800413a:	e113      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800413c:	4b7f      	ldr	r3, [pc, #508]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 800413e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004142:	f003 0302 	and.w	r3, r3, #2
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1ed      	bne.n	8004126 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800414a:	7ffb      	ldrb	r3, [r7, #31]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d105      	bne.n	800415c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004150:	4b7a      	ldr	r3, [pc, #488]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 8004152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004154:	4a79      	ldr	r2, [pc, #484]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 8004156:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800415a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004160:	2b00      	cmp	r3, #0
 8004162:	f000 80fe 	beq.w	8004362 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800416a:	2b02      	cmp	r3, #2
 800416c:	f040 80d0 	bne.w	8004310 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004170:	4b72      	ldr	r3, [pc, #456]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f003 0203 	and.w	r2, r3, #3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004180:	429a      	cmp	r2, r3
 8004182:	d130      	bne.n	80041e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800418e:	3b01      	subs	r3, #1
 8004190:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004192:	429a      	cmp	r2, r3
 8004194:	d127      	bne.n	80041e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d11f      	bne.n	80041e6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80041b0:	2a07      	cmp	r2, #7
 80041b2:	bf14      	ite	ne
 80041b4:	2201      	movne	r2, #1
 80041b6:	2200      	moveq	r2, #0
 80041b8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d113      	bne.n	80041e6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041c8:	085b      	lsrs	r3, r3, #1
 80041ca:	3b01      	subs	r3, #1
 80041cc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d109      	bne.n	80041e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041dc:	085b      	lsrs	r3, r3, #1
 80041de:	3b01      	subs	r3, #1
 80041e0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d06e      	beq.n	80042c4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	2b0c      	cmp	r3, #12
 80041ea:	d069      	beq.n	80042c0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80041ec:	4b53      	ldr	r3, [pc, #332]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d105      	bne.n	8004204 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80041f8:	4b50      	ldr	r3, [pc, #320]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d001      	beq.n	8004208 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e0ad      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004208:	4b4c      	ldr	r3, [pc, #304]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a4b      	ldr	r2, [pc, #300]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 800420e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004212:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004214:	f7fc ff3e 	bl	8001094 <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800421c:	f7fc ff3a 	bl	8001094 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e09a      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800422e:	4b43      	ldr	r3, [pc, #268]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1f0      	bne.n	800421c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800423a:	4b40      	ldr	r3, [pc, #256]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 800423c:	68da      	ldr	r2, [r3, #12]
 800423e:	4b40      	ldr	r3, [pc, #256]	@ (8004340 <HAL_RCC_OscConfig+0x784>)
 8004240:	4013      	ands	r3, r2
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800424a:	3a01      	subs	r2, #1
 800424c:	0112      	lsls	r2, r2, #4
 800424e:	4311      	orrs	r1, r2
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004254:	0212      	lsls	r2, r2, #8
 8004256:	4311      	orrs	r1, r2
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800425c:	0852      	lsrs	r2, r2, #1
 800425e:	3a01      	subs	r2, #1
 8004260:	0552      	lsls	r2, r2, #21
 8004262:	4311      	orrs	r1, r2
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004268:	0852      	lsrs	r2, r2, #1
 800426a:	3a01      	subs	r2, #1
 800426c:	0652      	lsls	r2, r2, #25
 800426e:	4311      	orrs	r1, r2
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004274:	0912      	lsrs	r2, r2, #4
 8004276:	0452      	lsls	r2, r2, #17
 8004278:	430a      	orrs	r2, r1
 800427a:	4930      	ldr	r1, [pc, #192]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 800427c:	4313      	orrs	r3, r2
 800427e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004280:	4b2e      	ldr	r3, [pc, #184]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a2d      	ldr	r2, [pc, #180]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 8004286:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800428a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800428c:	4b2b      	ldr	r3, [pc, #172]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	4a2a      	ldr	r2, [pc, #168]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 8004292:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004296:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004298:	f7fc fefc 	bl	8001094 <HAL_GetTick>
 800429c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800429e:	e008      	b.n	80042b2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042a0:	f7fc fef8 	bl	8001094 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e058      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042b2:	4b22      	ldr	r3, [pc, #136]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d0f0      	beq.n	80042a0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80042be:	e050      	b.n	8004362 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e04f      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042c4:	4b1d      	ldr	r3, [pc, #116]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d148      	bne.n	8004362 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80042d0:	4b1a      	ldr	r3, [pc, #104]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a19      	ldr	r2, [pc, #100]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 80042d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80042dc:	4b17      	ldr	r3, [pc, #92]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	4a16      	ldr	r2, [pc, #88]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 80042e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80042e8:	f7fc fed4 	bl	8001094 <HAL_GetTick>
 80042ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042ee:	e008      	b.n	8004302 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042f0:	f7fc fed0 	bl	8001094 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e030      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004302:	4b0e      	ldr	r3, [pc, #56]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d0f0      	beq.n	80042f0 <HAL_RCC_OscConfig+0x734>
 800430e:	e028      	b.n	8004362 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	2b0c      	cmp	r3, #12
 8004314:	d023      	beq.n	800435e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004316:	4b09      	ldr	r3, [pc, #36]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a08      	ldr	r2, [pc, #32]	@ (800433c <HAL_RCC_OscConfig+0x780>)
 800431c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004320:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004322:	f7fc feb7 	bl	8001094 <HAL_GetTick>
 8004326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004328:	e00c      	b.n	8004344 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800432a:	f7fc feb3 	bl	8001094 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	2b02      	cmp	r3, #2
 8004336:	d905      	bls.n	8004344 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e013      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
 800433c:	40021000 	.word	0x40021000
 8004340:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004344:	4b09      	ldr	r3, [pc, #36]	@ (800436c <HAL_RCC_OscConfig+0x7b0>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1ec      	bne.n	800432a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004350:	4b06      	ldr	r3, [pc, #24]	@ (800436c <HAL_RCC_OscConfig+0x7b0>)
 8004352:	68da      	ldr	r2, [r3, #12]
 8004354:	4905      	ldr	r1, [pc, #20]	@ (800436c <HAL_RCC_OscConfig+0x7b0>)
 8004356:	4b06      	ldr	r3, [pc, #24]	@ (8004370 <HAL_RCC_OscConfig+0x7b4>)
 8004358:	4013      	ands	r3, r2
 800435a:	60cb      	str	r3, [r1, #12]
 800435c:	e001      	b.n	8004362 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e000      	b.n	8004364 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004362:	2300      	movs	r3, #0
}
 8004364:	4618      	mov	r0, r3
 8004366:	3720      	adds	r7, #32
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	40021000 	.word	0x40021000
 8004370:	feeefffc 	.word	0xfeeefffc

08004374 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d101      	bne.n	8004388 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e0e7      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004388:	4b75      	ldr	r3, [pc, #468]	@ (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0307 	and.w	r3, r3, #7
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	429a      	cmp	r2, r3
 8004394:	d910      	bls.n	80043b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004396:	4b72      	ldr	r3, [pc, #456]	@ (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f023 0207 	bic.w	r2, r3, #7
 800439e:	4970      	ldr	r1, [pc, #448]	@ (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043a6:	4b6e      	ldr	r3, [pc, #440]	@ (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0307 	and.w	r3, r3, #7
 80043ae:	683a      	ldr	r2, [r7, #0]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d001      	beq.n	80043b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e0cf      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0302 	and.w	r3, r3, #2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d010      	beq.n	80043e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	689a      	ldr	r2, [r3, #8]
 80043c8:	4b66      	ldr	r3, [pc, #408]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d908      	bls.n	80043e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043d4:	4b63      	ldr	r3, [pc, #396]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	4960      	ldr	r1, [pc, #384]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80043e2:	4313      	orrs	r3, r2
 80043e4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d04c      	beq.n	800448c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	2b03      	cmp	r3, #3
 80043f8:	d107      	bne.n	800440a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043fa:	4b5a      	ldr	r3, [pc, #360]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d121      	bne.n	800444a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e0a6      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	2b02      	cmp	r3, #2
 8004410:	d107      	bne.n	8004422 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004412:	4b54      	ldr	r3, [pc, #336]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d115      	bne.n	800444a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e09a      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d107      	bne.n	800443a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800442a:	4b4e      	ldr	r3, [pc, #312]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0302 	and.w	r3, r3, #2
 8004432:	2b00      	cmp	r3, #0
 8004434:	d109      	bne.n	800444a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e08e      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800443a:	4b4a      	ldr	r3, [pc, #296]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004442:	2b00      	cmp	r3, #0
 8004444:	d101      	bne.n	800444a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e086      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800444a:	4b46      	ldr	r3, [pc, #280]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f023 0203 	bic.w	r2, r3, #3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	4943      	ldr	r1, [pc, #268]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 8004458:	4313      	orrs	r3, r2
 800445a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800445c:	f7fc fe1a 	bl	8001094 <HAL_GetTick>
 8004460:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004462:	e00a      	b.n	800447a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004464:	f7fc fe16 	bl	8001094 <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004472:	4293      	cmp	r3, r2
 8004474:	d901      	bls.n	800447a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e06e      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800447a:	4b3a      	ldr	r3, [pc, #232]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f003 020c 	and.w	r2, r3, #12
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	429a      	cmp	r2, r3
 800448a:	d1eb      	bne.n	8004464 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d010      	beq.n	80044ba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	4b31      	ldr	r3, [pc, #196]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d208      	bcs.n	80044ba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044a8:	4b2e      	ldr	r3, [pc, #184]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	492b      	ldr	r1, [pc, #172]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044ba:	4b29      	ldr	r3, [pc, #164]	@ (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0307 	and.w	r3, r3, #7
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d210      	bcs.n	80044ea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044c8:	4b25      	ldr	r3, [pc, #148]	@ (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f023 0207 	bic.w	r2, r3, #7
 80044d0:	4923      	ldr	r1, [pc, #140]	@ (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044d8:	4b21      	ldr	r3, [pc, #132]	@ (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0307 	and.w	r3, r3, #7
 80044e0:	683a      	ldr	r2, [r7, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d001      	beq.n	80044ea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e036      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0304 	and.w	r3, r3, #4
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d008      	beq.n	8004508 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044f6:	4b1b      	ldr	r3, [pc, #108]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	4918      	ldr	r1, [pc, #96]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 8004504:	4313      	orrs	r3, r2
 8004506:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 0308 	and.w	r3, r3, #8
 8004510:	2b00      	cmp	r3, #0
 8004512:	d009      	beq.n	8004528 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004514:	4b13      	ldr	r3, [pc, #76]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	4910      	ldr	r1, [pc, #64]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 8004524:	4313      	orrs	r3, r2
 8004526:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004528:	f000 f824 	bl	8004574 <HAL_RCC_GetSysClockFreq>
 800452c:	4602      	mov	r2, r0
 800452e:	4b0d      	ldr	r3, [pc, #52]	@ (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	091b      	lsrs	r3, r3, #4
 8004534:	f003 030f 	and.w	r3, r3, #15
 8004538:	490b      	ldr	r1, [pc, #44]	@ (8004568 <HAL_RCC_ClockConfig+0x1f4>)
 800453a:	5ccb      	ldrb	r3, [r1, r3]
 800453c:	f003 031f 	and.w	r3, r3, #31
 8004540:	fa22 f303 	lsr.w	r3, r2, r3
 8004544:	4a09      	ldr	r2, [pc, #36]	@ (800456c <HAL_RCC_ClockConfig+0x1f8>)
 8004546:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004548:	4b09      	ldr	r3, [pc, #36]	@ (8004570 <HAL_RCC_ClockConfig+0x1fc>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4618      	mov	r0, r3
 800454e:	f7fc fd51 	bl	8000ff4 <HAL_InitTick>
 8004552:	4603      	mov	r3, r0
 8004554:	72fb      	strb	r3, [r7, #11]

  return status;
 8004556:	7afb      	ldrb	r3, [r7, #11]
}
 8004558:	4618      	mov	r0, r3
 800455a:	3710      	adds	r7, #16
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	40022000 	.word	0x40022000
 8004564:	40021000 	.word	0x40021000
 8004568:	08005420 	.word	0x08005420
 800456c:	20000000 	.word	0x20000000
 8004570:	20000004 	.word	0x20000004

08004574 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004574:	b480      	push	{r7}
 8004576:	b089      	sub	sp, #36	@ 0x24
 8004578:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800457a:	2300      	movs	r3, #0
 800457c:	61fb      	str	r3, [r7, #28]
 800457e:	2300      	movs	r3, #0
 8004580:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004582:	4b3e      	ldr	r3, [pc, #248]	@ (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f003 030c 	and.w	r3, r3, #12
 800458a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800458c:	4b3b      	ldr	r3, [pc, #236]	@ (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	f003 0303 	and.w	r3, r3, #3
 8004594:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d005      	beq.n	80045a8 <HAL_RCC_GetSysClockFreq+0x34>
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	2b0c      	cmp	r3, #12
 80045a0:	d121      	bne.n	80045e6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d11e      	bne.n	80045e6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80045a8:	4b34      	ldr	r3, [pc, #208]	@ (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0308 	and.w	r3, r3, #8
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d107      	bne.n	80045c4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80045b4:	4b31      	ldr	r3, [pc, #196]	@ (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 80045b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045ba:	0a1b      	lsrs	r3, r3, #8
 80045bc:	f003 030f 	and.w	r3, r3, #15
 80045c0:	61fb      	str	r3, [r7, #28]
 80045c2:	e005      	b.n	80045d0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80045c4:	4b2d      	ldr	r3, [pc, #180]	@ (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	091b      	lsrs	r3, r3, #4
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80045d0:	4a2b      	ldr	r2, [pc, #172]	@ (8004680 <HAL_RCC_GetSysClockFreq+0x10c>)
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045d8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10d      	bne.n	80045fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045e4:	e00a      	b.n	80045fc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	2b04      	cmp	r3, #4
 80045ea:	d102      	bne.n	80045f2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80045ec:	4b25      	ldr	r3, [pc, #148]	@ (8004684 <HAL_RCC_GetSysClockFreq+0x110>)
 80045ee:	61bb      	str	r3, [r7, #24]
 80045f0:	e004      	b.n	80045fc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	2b08      	cmp	r3, #8
 80045f6:	d101      	bne.n	80045fc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80045f8:	4b23      	ldr	r3, [pc, #140]	@ (8004688 <HAL_RCC_GetSysClockFreq+0x114>)
 80045fa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	2b0c      	cmp	r3, #12
 8004600:	d134      	bne.n	800466c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004602:	4b1e      	ldr	r3, [pc, #120]	@ (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	f003 0303 	and.w	r3, r3, #3
 800460a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	2b02      	cmp	r3, #2
 8004610:	d003      	beq.n	800461a <HAL_RCC_GetSysClockFreq+0xa6>
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	2b03      	cmp	r3, #3
 8004616:	d003      	beq.n	8004620 <HAL_RCC_GetSysClockFreq+0xac>
 8004618:	e005      	b.n	8004626 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800461a:	4b1a      	ldr	r3, [pc, #104]	@ (8004684 <HAL_RCC_GetSysClockFreq+0x110>)
 800461c:	617b      	str	r3, [r7, #20]
      break;
 800461e:	e005      	b.n	800462c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004620:	4b19      	ldr	r3, [pc, #100]	@ (8004688 <HAL_RCC_GetSysClockFreq+0x114>)
 8004622:	617b      	str	r3, [r7, #20]
      break;
 8004624:	e002      	b.n	800462c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	617b      	str	r3, [r7, #20]
      break;
 800462a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800462c:	4b13      	ldr	r3, [pc, #76]	@ (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	091b      	lsrs	r3, r3, #4
 8004632:	f003 0307 	and.w	r3, r3, #7
 8004636:	3301      	adds	r3, #1
 8004638:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800463a:	4b10      	ldr	r3, [pc, #64]	@ (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	0a1b      	lsrs	r3, r3, #8
 8004640:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004644:	697a      	ldr	r2, [r7, #20]
 8004646:	fb03 f202 	mul.w	r2, r3, r2
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004650:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004652:	4b0a      	ldr	r3, [pc, #40]	@ (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	0e5b      	lsrs	r3, r3, #25
 8004658:	f003 0303 	and.w	r3, r3, #3
 800465c:	3301      	adds	r3, #1
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004662:	697a      	ldr	r2, [r7, #20]
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	fbb2 f3f3 	udiv	r3, r2, r3
 800466a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800466c:	69bb      	ldr	r3, [r7, #24]
}
 800466e:	4618      	mov	r0, r3
 8004670:	3724      	adds	r7, #36	@ 0x24
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	40021000 	.word	0x40021000
 8004680:	08005430 	.word	0x08005430
 8004684:	00f42400 	.word	0x00f42400
 8004688:	007a1200 	.word	0x007a1200

0800468c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b086      	sub	sp, #24
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004694:	2300      	movs	r3, #0
 8004696:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004698:	4b2a      	ldr	r3, [pc, #168]	@ (8004744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800469a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800469c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d003      	beq.n	80046ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80046a4:	f7ff fa26 	bl	8003af4 <HAL_PWREx_GetVoltageRange>
 80046a8:	6178      	str	r0, [r7, #20]
 80046aa:	e014      	b.n	80046d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80046ac:	4b25      	ldr	r3, [pc, #148]	@ (8004744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046b0:	4a24      	ldr	r2, [pc, #144]	@ (8004744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80046b8:	4b22      	ldr	r3, [pc, #136]	@ (8004744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046c0:	60fb      	str	r3, [r7, #12]
 80046c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80046c4:	f7ff fa16 	bl	8003af4 <HAL_PWREx_GetVoltageRange>
 80046c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80046ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ce:	4a1d      	ldr	r2, [pc, #116]	@ (8004744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046d4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046dc:	d10b      	bne.n	80046f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b80      	cmp	r3, #128	@ 0x80
 80046e2:	d919      	bls.n	8004718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2ba0      	cmp	r3, #160	@ 0xa0
 80046e8:	d902      	bls.n	80046f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80046ea:	2302      	movs	r3, #2
 80046ec:	613b      	str	r3, [r7, #16]
 80046ee:	e013      	b.n	8004718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80046f0:	2301      	movs	r3, #1
 80046f2:	613b      	str	r3, [r7, #16]
 80046f4:	e010      	b.n	8004718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2b80      	cmp	r3, #128	@ 0x80
 80046fa:	d902      	bls.n	8004702 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80046fc:	2303      	movs	r3, #3
 80046fe:	613b      	str	r3, [r7, #16]
 8004700:	e00a      	b.n	8004718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b80      	cmp	r3, #128	@ 0x80
 8004706:	d102      	bne.n	800470e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004708:	2302      	movs	r3, #2
 800470a:	613b      	str	r3, [r7, #16]
 800470c:	e004      	b.n	8004718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2b70      	cmp	r3, #112	@ 0x70
 8004712:	d101      	bne.n	8004718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004714:	2301      	movs	r3, #1
 8004716:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004718:	4b0b      	ldr	r3, [pc, #44]	@ (8004748 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f023 0207 	bic.w	r2, r3, #7
 8004720:	4909      	ldr	r1, [pc, #36]	@ (8004748 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	4313      	orrs	r3, r2
 8004726:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004728:	4b07      	ldr	r3, [pc, #28]	@ (8004748 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	693a      	ldr	r2, [r7, #16]
 8004732:	429a      	cmp	r2, r3
 8004734:	d001      	beq.n	800473a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e000      	b.n	800473c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800473a:	2300      	movs	r3, #0
}
 800473c:	4618      	mov	r0, r3
 800473e:	3718      	adds	r7, #24
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	40021000 	.word	0x40021000
 8004748:	40022000 	.word	0x40022000

0800474c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b086      	sub	sp, #24
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004754:	2300      	movs	r3, #0
 8004756:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004758:	2300      	movs	r3, #0
 800475a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004764:	2b00      	cmp	r3, #0
 8004766:	d041      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800476c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004770:	d02a      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004772:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004776:	d824      	bhi.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004778:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800477c:	d008      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800477e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004782:	d81e      	bhi.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00a      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004788:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800478c:	d010      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800478e:	e018      	b.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004790:	4b86      	ldr	r3, [pc, #536]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	4a85      	ldr	r2, [pc, #532]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004796:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800479a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800479c:	e015      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	3304      	adds	r3, #4
 80047a2:	2100      	movs	r1, #0
 80047a4:	4618      	mov	r0, r3
 80047a6:	f000 fabb 	bl	8004d20 <RCCEx_PLLSAI1_Config>
 80047aa:	4603      	mov	r3, r0
 80047ac:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047ae:	e00c      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	3320      	adds	r3, #32
 80047b4:	2100      	movs	r1, #0
 80047b6:	4618      	mov	r0, r3
 80047b8:	f000 fba6 	bl	8004f08 <RCCEx_PLLSAI2_Config>
 80047bc:	4603      	mov	r3, r0
 80047be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047c0:	e003      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	74fb      	strb	r3, [r7, #19]
      break;
 80047c6:	e000      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80047c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047ca:	7cfb      	ldrb	r3, [r7, #19]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d10b      	bne.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047d0:	4b76      	ldr	r3, [pc, #472]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047de:	4973      	ldr	r1, [pc, #460]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80047e6:	e001      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e8:	7cfb      	ldrb	r3, [r7, #19]
 80047ea:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d041      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047fc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004800:	d02a      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004802:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004806:	d824      	bhi.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004808:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800480c:	d008      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800480e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004812:	d81e      	bhi.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00a      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004818:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800481c:	d010      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800481e:	e018      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004820:	4b62      	ldr	r3, [pc, #392]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	4a61      	ldr	r2, [pc, #388]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004826:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800482a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800482c:	e015      	b.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	3304      	adds	r3, #4
 8004832:	2100      	movs	r1, #0
 8004834:	4618      	mov	r0, r3
 8004836:	f000 fa73 	bl	8004d20 <RCCEx_PLLSAI1_Config>
 800483a:	4603      	mov	r3, r0
 800483c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800483e:	e00c      	b.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	3320      	adds	r3, #32
 8004844:	2100      	movs	r1, #0
 8004846:	4618      	mov	r0, r3
 8004848:	f000 fb5e 	bl	8004f08 <RCCEx_PLLSAI2_Config>
 800484c:	4603      	mov	r3, r0
 800484e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004850:	e003      	b.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	74fb      	strb	r3, [r7, #19]
      break;
 8004856:	e000      	b.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004858:	bf00      	nop
    }

    if(ret == HAL_OK)
 800485a:	7cfb      	ldrb	r3, [r7, #19]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d10b      	bne.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004860:	4b52      	ldr	r3, [pc, #328]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004866:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800486e:	494f      	ldr	r1, [pc, #316]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004870:	4313      	orrs	r3, r2
 8004872:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004876:	e001      	b.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004878:	7cfb      	ldrb	r3, [r7, #19]
 800487a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004884:	2b00      	cmp	r3, #0
 8004886:	f000 80a0 	beq.w	80049ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800488a:	2300      	movs	r3, #0
 800488c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800488e:	4b47      	ldr	r3, [pc, #284]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004892:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d101      	bne.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800489a:	2301      	movs	r3, #1
 800489c:	e000      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800489e:	2300      	movs	r3, #0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00d      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048a4:	4b41      	ldr	r3, [pc, #260]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a8:	4a40      	ldr	r2, [pc, #256]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80048b0:	4b3e      	ldr	r3, [pc, #248]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048b8:	60bb      	str	r3, [r7, #8]
 80048ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048bc:	2301      	movs	r3, #1
 80048be:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048c0:	4b3b      	ldr	r3, [pc, #236]	@ (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a3a      	ldr	r2, [pc, #232]	@ (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048cc:	f7fc fbe2 	bl	8001094 <HAL_GetTick>
 80048d0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048d2:	e009      	b.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048d4:	f7fc fbde 	bl	8001094 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d902      	bls.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	74fb      	strb	r3, [r7, #19]
        break;
 80048e6:	e005      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048e8:	4b31      	ldr	r3, [pc, #196]	@ (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d0ef      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80048f4:	7cfb      	ldrb	r3, [r7, #19]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d15c      	bne.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048fa:	4b2c      	ldr	r3, [pc, #176]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004900:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004904:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d01f      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	429a      	cmp	r2, r3
 8004916:	d019      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004918:	4b24      	ldr	r3, [pc, #144]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800491a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800491e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004922:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004924:	4b21      	ldr	r3, [pc, #132]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800492a:	4a20      	ldr	r2, [pc, #128]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800492c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004930:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004934:	4b1d      	ldr	r3, [pc, #116]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800493a:	4a1c      	ldr	r2, [pc, #112]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800493c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004940:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004944:	4a19      	ldr	r2, [pc, #100]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	2b00      	cmp	r3, #0
 8004954:	d016      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004956:	f7fc fb9d 	bl	8001094 <HAL_GetTick>
 800495a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800495c:	e00b      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800495e:	f7fc fb99 	bl	8001094 <HAL_GetTick>
 8004962:	4602      	mov	r2, r0
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	f241 3288 	movw	r2, #5000	@ 0x1388
 800496c:	4293      	cmp	r3, r2
 800496e:	d902      	bls.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004970:	2303      	movs	r3, #3
 8004972:	74fb      	strb	r3, [r7, #19]
            break;
 8004974:	e006      	b.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004976:	4b0d      	ldr	r3, [pc, #52]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004978:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d0ec      	beq.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004984:	7cfb      	ldrb	r3, [r7, #19]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d10c      	bne.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800498a:	4b08      	ldr	r3, [pc, #32]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800498c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004990:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800499a:	4904      	ldr	r1, [pc, #16]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800499c:	4313      	orrs	r3, r2
 800499e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80049a2:	e009      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049a4:	7cfb      	ldrb	r3, [r7, #19]
 80049a6:	74bb      	strb	r3, [r7, #18]
 80049a8:	e006      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80049aa:	bf00      	nop
 80049ac:	40021000 	.word	0x40021000
 80049b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b4:	7cfb      	ldrb	r3, [r7, #19]
 80049b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049b8:	7c7b      	ldrb	r3, [r7, #17]
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d105      	bne.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049be:	4b9e      	ldr	r3, [pc, #632]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049c2:	4a9d      	ldr	r2, [pc, #628]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049c8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d00a      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049d6:	4b98      	ldr	r3, [pc, #608]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049dc:	f023 0203 	bic.w	r2, r3, #3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e4:	4994      	ldr	r1, [pc, #592]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049e6:	4313      	orrs	r3, r2
 80049e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0302 	and.w	r3, r3, #2
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d00a      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049f8:	4b8f      	ldr	r3, [pc, #572]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049fe:	f023 020c 	bic.w	r2, r3, #12
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a06:	498c      	ldr	r1, [pc, #560]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0304 	and.w	r3, r3, #4
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00a      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a1a:	4b87      	ldr	r3, [pc, #540]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a20:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a28:	4983      	ldr	r1, [pc, #524]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0308 	and.w	r3, r3, #8
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d00a      	beq.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004a3c:	4b7e      	ldr	r3, [pc, #504]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a42:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a4a:	497b      	ldr	r1, [pc, #492]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0310 	and.w	r3, r3, #16
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00a      	beq.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004a5e:	4b76      	ldr	r3, [pc, #472]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a6c:	4972      	ldr	r1, [pc, #456]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 0320 	and.w	r3, r3, #32
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00a      	beq.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a80:	4b6d      	ldr	r3, [pc, #436]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a86:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a8e:	496a      	ldr	r1, [pc, #424]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a90:	4313      	orrs	r3, r2
 8004a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00a      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004aa2:	4b65      	ldr	r3, [pc, #404]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aa8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ab0:	4961      	ldr	r1, [pc, #388]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00a      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ac4:	4b5c      	ldr	r3, [pc, #368]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ad2:	4959      	ldr	r1, [pc, #356]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00a      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ae6:	4b54      	ldr	r3, [pc, #336]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aec:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004af4:	4950      	ldr	r1, [pc, #320]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004af6:	4313      	orrs	r3, r2
 8004af8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00a      	beq.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b08:	4b4b      	ldr	r3, [pc, #300]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b0e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b16:	4948      	ldr	r1, [pc, #288]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00a      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b2a:	4b43      	ldr	r3, [pc, #268]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b38:	493f      	ldr	r1, [pc, #252]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d028      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b4c:	4b3a      	ldr	r3, [pc, #232]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b52:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b5a:	4937      	ldr	r1, [pc, #220]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b6a:	d106      	bne.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b6c:	4b32      	ldr	r3, [pc, #200]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b6e:	68db      	ldr	r3, [r3, #12]
 8004b70:	4a31      	ldr	r2, [pc, #196]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b76:	60d3      	str	r3, [r2, #12]
 8004b78:	e011      	b.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b82:	d10c      	bne.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	3304      	adds	r3, #4
 8004b88:	2101      	movs	r1, #1
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f000 f8c8 	bl	8004d20 <RCCEx_PLLSAI1_Config>
 8004b90:	4603      	mov	r3, r0
 8004b92:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004b94:	7cfb      	ldrb	r3, [r7, #19]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d001      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004b9a:	7cfb      	ldrb	r3, [r7, #19]
 8004b9c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d028      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004baa:	4b23      	ldr	r3, [pc, #140]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bb0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bb8:	491f      	ldr	r1, [pc, #124]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bc8:	d106      	bne.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bca:	4b1b      	ldr	r3, [pc, #108]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	4a1a      	ldr	r2, [pc, #104]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bd0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bd4:	60d3      	str	r3, [r2, #12]
 8004bd6:	e011      	b.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bdc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004be0:	d10c      	bne.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	3304      	adds	r3, #4
 8004be6:	2101      	movs	r1, #1
 8004be8:	4618      	mov	r0, r3
 8004bea:	f000 f899 	bl	8004d20 <RCCEx_PLLSAI1_Config>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bf2:	7cfb      	ldrb	r3, [r7, #19]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d001      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004bf8:	7cfb      	ldrb	r3, [r7, #19]
 8004bfa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d02b      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c08:	4b0b      	ldr	r3, [pc, #44]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c0e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c16:	4908      	ldr	r1, [pc, #32]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c26:	d109      	bne.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c28:	4b03      	ldr	r3, [pc, #12]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	4a02      	ldr	r2, [pc, #8]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c32:	60d3      	str	r3, [r2, #12]
 8004c34:	e014      	b.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004c36:	bf00      	nop
 8004c38:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c44:	d10c      	bne.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	3304      	adds	r3, #4
 8004c4a:	2101      	movs	r1, #1
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f000 f867 	bl	8004d20 <RCCEx_PLLSAI1_Config>
 8004c52:	4603      	mov	r3, r0
 8004c54:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c56:	7cfb      	ldrb	r3, [r7, #19]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d001      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004c5c:	7cfb      	ldrb	r3, [r7, #19]
 8004c5e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d02f      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c6c:	4b2b      	ldr	r3, [pc, #172]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c72:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c7a:	4928      	ldr	r1, [pc, #160]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c8a:	d10d      	bne.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	3304      	adds	r3, #4
 8004c90:	2102      	movs	r1, #2
 8004c92:	4618      	mov	r0, r3
 8004c94:	f000 f844 	bl	8004d20 <RCCEx_PLLSAI1_Config>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c9c:	7cfb      	ldrb	r3, [r7, #19]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d014      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004ca2:	7cfb      	ldrb	r3, [r7, #19]
 8004ca4:	74bb      	strb	r3, [r7, #18]
 8004ca6:	e011      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004cac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cb0:	d10c      	bne.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	3320      	adds	r3, #32
 8004cb6:	2102      	movs	r1, #2
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f000 f925 	bl	8004f08 <RCCEx_PLLSAI2_Config>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004cc2:	7cfb      	ldrb	r3, [r7, #19]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d001      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004cc8:	7cfb      	ldrb	r3, [r7, #19]
 8004cca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d00a      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004cd8:	4b10      	ldr	r3, [pc, #64]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cde:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ce6:	490d      	ldr	r1, [pc, #52]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00b      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004cfa:	4b08      	ldr	r3, [pc, #32]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d00:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d0a:	4904      	ldr	r1, [pc, #16]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004d12:	7cbb      	ldrb	r3, [r7, #18]
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3718      	adds	r7, #24
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}
 8004d1c:	40021000 	.word	0x40021000

08004d20 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d2e:	4b75      	ldr	r3, [pc, #468]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	f003 0303 	and.w	r3, r3, #3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d018      	beq.n	8004d6c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004d3a:	4b72      	ldr	r3, [pc, #456]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	f003 0203 	and.w	r2, r3, #3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d10d      	bne.n	8004d66 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
       ||
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d009      	beq.n	8004d66 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004d52:	4b6c      	ldr	r3, [pc, #432]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	091b      	lsrs	r3, r3, #4
 8004d58:	f003 0307 	and.w	r3, r3, #7
 8004d5c:	1c5a      	adds	r2, r3, #1
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685b      	ldr	r3, [r3, #4]
       ||
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d047      	beq.n	8004df6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	73fb      	strb	r3, [r7, #15]
 8004d6a:	e044      	b.n	8004df6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2b03      	cmp	r3, #3
 8004d72:	d018      	beq.n	8004da6 <RCCEx_PLLSAI1_Config+0x86>
 8004d74:	2b03      	cmp	r3, #3
 8004d76:	d825      	bhi.n	8004dc4 <RCCEx_PLLSAI1_Config+0xa4>
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d002      	beq.n	8004d82 <RCCEx_PLLSAI1_Config+0x62>
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d009      	beq.n	8004d94 <RCCEx_PLLSAI1_Config+0x74>
 8004d80:	e020      	b.n	8004dc4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d82:	4b60      	ldr	r3, [pc, #384]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0302 	and.w	r3, r3, #2
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d11d      	bne.n	8004dca <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d92:	e01a      	b.n	8004dca <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d94:	4b5b      	ldr	r3, [pc, #364]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d116      	bne.n	8004dce <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004da4:	e013      	b.n	8004dce <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004da6:	4b57      	ldr	r3, [pc, #348]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d10f      	bne.n	8004dd2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004db2:	4b54      	ldr	r3, [pc, #336]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d109      	bne.n	8004dd2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004dc2:	e006      	b.n	8004dd2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8004dc8:	e004      	b.n	8004dd4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dca:	bf00      	nop
 8004dcc:	e002      	b.n	8004dd4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dce:	bf00      	nop
 8004dd0:	e000      	b.n	8004dd4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dd2:	bf00      	nop
    }

    if(status == HAL_OK)
 8004dd4:	7bfb      	ldrb	r3, [r7, #15]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d10d      	bne.n	8004df6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004dda:	4b4a      	ldr	r3, [pc, #296]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6819      	ldr	r1, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	3b01      	subs	r3, #1
 8004dec:	011b      	lsls	r3, r3, #4
 8004dee:	430b      	orrs	r3, r1
 8004df0:	4944      	ldr	r1, [pc, #272]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004df6:	7bfb      	ldrb	r3, [r7, #15]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d17d      	bne.n	8004ef8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004dfc:	4b41      	ldr	r3, [pc, #260]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a40      	ldr	r2, [pc, #256]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e02:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004e06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e08:	f7fc f944 	bl	8001094 <HAL_GetTick>
 8004e0c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e0e:	e009      	b.n	8004e24 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e10:	f7fc f940 	bl	8001094 <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d902      	bls.n	8004e24 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	73fb      	strb	r3, [r7, #15]
        break;
 8004e22:	e005      	b.n	8004e30 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e24:	4b37      	ldr	r3, [pc, #220]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d1ef      	bne.n	8004e10 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e30:	7bfb      	ldrb	r3, [r7, #15]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d160      	bne.n	8004ef8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d111      	bne.n	8004e60 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e3c:	4b31      	ldr	r3, [pc, #196]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004e44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	6892      	ldr	r2, [r2, #8]
 8004e4c:	0211      	lsls	r1, r2, #8
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	68d2      	ldr	r2, [r2, #12]
 8004e52:	0912      	lsrs	r2, r2, #4
 8004e54:	0452      	lsls	r2, r2, #17
 8004e56:	430a      	orrs	r2, r1
 8004e58:	492a      	ldr	r1, [pc, #168]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	610b      	str	r3, [r1, #16]
 8004e5e:	e027      	b.n	8004eb0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d112      	bne.n	8004e8c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e66:	4b27      	ldr	r3, [pc, #156]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004e6e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	6892      	ldr	r2, [r2, #8]
 8004e76:	0211      	lsls	r1, r2, #8
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	6912      	ldr	r2, [r2, #16]
 8004e7c:	0852      	lsrs	r2, r2, #1
 8004e7e:	3a01      	subs	r2, #1
 8004e80:	0552      	lsls	r2, r2, #21
 8004e82:	430a      	orrs	r2, r1
 8004e84:	491f      	ldr	r1, [pc, #124]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e86:	4313      	orrs	r3, r2
 8004e88:	610b      	str	r3, [r1, #16]
 8004e8a:	e011      	b.n	8004eb0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e8c:	4b1d      	ldr	r3, [pc, #116]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e8e:	691b      	ldr	r3, [r3, #16]
 8004e90:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004e94:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	6892      	ldr	r2, [r2, #8]
 8004e9c:	0211      	lsls	r1, r2, #8
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	6952      	ldr	r2, [r2, #20]
 8004ea2:	0852      	lsrs	r2, r2, #1
 8004ea4:	3a01      	subs	r2, #1
 8004ea6:	0652      	lsls	r2, r2, #25
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	4916      	ldr	r1, [pc, #88]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004eb0:	4b14      	ldr	r3, [pc, #80]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a13      	ldr	r2, [pc, #76]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eb6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004eba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ebc:	f7fc f8ea 	bl	8001094 <HAL_GetTick>
 8004ec0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ec2:	e009      	b.n	8004ed8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ec4:	f7fc f8e6 	bl	8001094 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d902      	bls.n	8004ed8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	73fb      	strb	r3, [r7, #15]
          break;
 8004ed6:	e005      	b.n	8004ee4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0ef      	beq.n	8004ec4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004ee4:	7bfb      	ldrb	r3, [r7, #15]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d106      	bne.n	8004ef8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004eea:	4b06      	ldr	r3, [pc, #24]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eec:	691a      	ldr	r2, [r3, #16]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	699b      	ldr	r3, [r3, #24]
 8004ef2:	4904      	ldr	r1, [pc, #16]	@ (8004f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	40021000 	.word	0x40021000

08004f08 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f12:	2300      	movs	r3, #0
 8004f14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f16:	4b6a      	ldr	r3, [pc, #424]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	f003 0303 	and.w	r3, r3, #3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d018      	beq.n	8004f54 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004f22:	4b67      	ldr	r3, [pc, #412]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	f003 0203 	and.w	r2, r3, #3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d10d      	bne.n	8004f4e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
       ||
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d009      	beq.n	8004f4e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004f3a:	4b61      	ldr	r3, [pc, #388]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	091b      	lsrs	r3, r3, #4
 8004f40:	f003 0307 	and.w	r3, r3, #7
 8004f44:	1c5a      	adds	r2, r3, #1
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
       ||
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d047      	beq.n	8004fde <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	73fb      	strb	r3, [r7, #15]
 8004f52:	e044      	b.n	8004fde <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2b03      	cmp	r3, #3
 8004f5a:	d018      	beq.n	8004f8e <RCCEx_PLLSAI2_Config+0x86>
 8004f5c:	2b03      	cmp	r3, #3
 8004f5e:	d825      	bhi.n	8004fac <RCCEx_PLLSAI2_Config+0xa4>
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d002      	beq.n	8004f6a <RCCEx_PLLSAI2_Config+0x62>
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d009      	beq.n	8004f7c <RCCEx_PLLSAI2_Config+0x74>
 8004f68:	e020      	b.n	8004fac <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f6a:	4b55      	ldr	r3, [pc, #340]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0302 	and.w	r3, r3, #2
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d11d      	bne.n	8004fb2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f7a:	e01a      	b.n	8004fb2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f7c:	4b50      	ldr	r3, [pc, #320]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d116      	bne.n	8004fb6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f8c:	e013      	b.n	8004fb6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f8e:	4b4c      	ldr	r3, [pc, #304]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d10f      	bne.n	8004fba <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f9a:	4b49      	ldr	r3, [pc, #292]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d109      	bne.n	8004fba <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004faa:	e006      	b.n	8004fba <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	73fb      	strb	r3, [r7, #15]
      break;
 8004fb0:	e004      	b.n	8004fbc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fb2:	bf00      	nop
 8004fb4:	e002      	b.n	8004fbc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fb6:	bf00      	nop
 8004fb8:	e000      	b.n	8004fbc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fba:	bf00      	nop
    }

    if(status == HAL_OK)
 8004fbc:	7bfb      	ldrb	r3, [r7, #15]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d10d      	bne.n	8004fde <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004fc2:	4b3f      	ldr	r3, [pc, #252]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6819      	ldr	r1, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	011b      	lsls	r3, r3, #4
 8004fd6:	430b      	orrs	r3, r1
 8004fd8:	4939      	ldr	r1, [pc, #228]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004fde:	7bfb      	ldrb	r3, [r7, #15]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d167      	bne.n	80050b4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004fe4:	4b36      	ldr	r3, [pc, #216]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a35      	ldr	r2, [pc, #212]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ff0:	f7fc f850 	bl	8001094 <HAL_GetTick>
 8004ff4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ff6:	e009      	b.n	800500c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004ff8:	f7fc f84c 	bl	8001094 <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	2b02      	cmp	r3, #2
 8005004:	d902      	bls.n	800500c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	73fb      	strb	r3, [r7, #15]
        break;
 800500a:	e005      	b.n	8005018 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800500c:	4b2c      	ldr	r3, [pc, #176]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1ef      	bne.n	8004ff8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005018:	7bfb      	ldrb	r3, [r7, #15]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d14a      	bne.n	80050b4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d111      	bne.n	8005048 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005024:	4b26      	ldr	r3, [pc, #152]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800502c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	6892      	ldr	r2, [r2, #8]
 8005034:	0211      	lsls	r1, r2, #8
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	68d2      	ldr	r2, [r2, #12]
 800503a:	0912      	lsrs	r2, r2, #4
 800503c:	0452      	lsls	r2, r2, #17
 800503e:	430a      	orrs	r2, r1
 8005040:	491f      	ldr	r1, [pc, #124]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005042:	4313      	orrs	r3, r2
 8005044:	614b      	str	r3, [r1, #20]
 8005046:	e011      	b.n	800506c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005048:	4b1d      	ldr	r3, [pc, #116]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800504a:	695b      	ldr	r3, [r3, #20]
 800504c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005050:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	6892      	ldr	r2, [r2, #8]
 8005058:	0211      	lsls	r1, r2, #8
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	6912      	ldr	r2, [r2, #16]
 800505e:	0852      	lsrs	r2, r2, #1
 8005060:	3a01      	subs	r2, #1
 8005062:	0652      	lsls	r2, r2, #25
 8005064:	430a      	orrs	r2, r1
 8005066:	4916      	ldr	r1, [pc, #88]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005068:	4313      	orrs	r3, r2
 800506a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800506c:	4b14      	ldr	r3, [pc, #80]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a13      	ldr	r2, [pc, #76]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005076:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005078:	f7fc f80c 	bl	8001094 <HAL_GetTick>
 800507c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800507e:	e009      	b.n	8005094 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005080:	f7fc f808 	bl	8001094 <HAL_GetTick>
 8005084:	4602      	mov	r2, r0
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	2b02      	cmp	r3, #2
 800508c:	d902      	bls.n	8005094 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	73fb      	strb	r3, [r7, #15]
          break;
 8005092:	e005      	b.n	80050a0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005094:	4b0a      	ldr	r3, [pc, #40]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d0ef      	beq.n	8005080 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80050a0:	7bfb      	ldrb	r3, [r7, #15]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d106      	bne.n	80050b4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80050a6:	4b06      	ldr	r3, [pc, #24]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050a8:	695a      	ldr	r2, [r3, #20]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	695b      	ldr	r3, [r3, #20]
 80050ae:	4904      	ldr	r1, [pc, #16]	@ (80050c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050b0:	4313      	orrs	r3, r2
 80050b2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80050b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3710      	adds	r7, #16
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	40021000 	.word	0x40021000

080050c4 <malloc>:
 80050c4:	4b02      	ldr	r3, [pc, #8]	@ (80050d0 <malloc+0xc>)
 80050c6:	4601      	mov	r1, r0
 80050c8:	6818      	ldr	r0, [r3, #0]
 80050ca:	f000 b825 	b.w	8005118 <_malloc_r>
 80050ce:	bf00      	nop
 80050d0:	2000000c 	.word	0x2000000c

080050d4 <sbrk_aligned>:
 80050d4:	b570      	push	{r4, r5, r6, lr}
 80050d6:	4e0f      	ldr	r6, [pc, #60]	@ (8005114 <sbrk_aligned+0x40>)
 80050d8:	460c      	mov	r4, r1
 80050da:	6831      	ldr	r1, [r6, #0]
 80050dc:	4605      	mov	r5, r0
 80050de:	b911      	cbnz	r1, 80050e6 <sbrk_aligned+0x12>
 80050e0:	f000 f8e4 	bl	80052ac <_sbrk_r>
 80050e4:	6030      	str	r0, [r6, #0]
 80050e6:	4621      	mov	r1, r4
 80050e8:	4628      	mov	r0, r5
 80050ea:	f000 f8df 	bl	80052ac <_sbrk_r>
 80050ee:	1c43      	adds	r3, r0, #1
 80050f0:	d103      	bne.n	80050fa <sbrk_aligned+0x26>
 80050f2:	f04f 34ff 	mov.w	r4, #4294967295
 80050f6:	4620      	mov	r0, r4
 80050f8:	bd70      	pop	{r4, r5, r6, pc}
 80050fa:	1cc4      	adds	r4, r0, #3
 80050fc:	f024 0403 	bic.w	r4, r4, #3
 8005100:	42a0      	cmp	r0, r4
 8005102:	d0f8      	beq.n	80050f6 <sbrk_aligned+0x22>
 8005104:	1a21      	subs	r1, r4, r0
 8005106:	4628      	mov	r0, r5
 8005108:	f000 f8d0 	bl	80052ac <_sbrk_r>
 800510c:	3001      	adds	r0, #1
 800510e:	d1f2      	bne.n	80050f6 <sbrk_aligned+0x22>
 8005110:	e7ef      	b.n	80050f2 <sbrk_aligned+0x1e>
 8005112:	bf00      	nop
 8005114:	200001b8 	.word	0x200001b8

08005118 <_malloc_r>:
 8005118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800511c:	1ccd      	adds	r5, r1, #3
 800511e:	f025 0503 	bic.w	r5, r5, #3
 8005122:	3508      	adds	r5, #8
 8005124:	2d0c      	cmp	r5, #12
 8005126:	bf38      	it	cc
 8005128:	250c      	movcc	r5, #12
 800512a:	2d00      	cmp	r5, #0
 800512c:	4606      	mov	r6, r0
 800512e:	db01      	blt.n	8005134 <_malloc_r+0x1c>
 8005130:	42a9      	cmp	r1, r5
 8005132:	d904      	bls.n	800513e <_malloc_r+0x26>
 8005134:	230c      	movs	r3, #12
 8005136:	6033      	str	r3, [r6, #0]
 8005138:	2000      	movs	r0, #0
 800513a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800513e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005214 <_malloc_r+0xfc>
 8005142:	f000 f869 	bl	8005218 <__malloc_lock>
 8005146:	f8d8 3000 	ldr.w	r3, [r8]
 800514a:	461c      	mov	r4, r3
 800514c:	bb44      	cbnz	r4, 80051a0 <_malloc_r+0x88>
 800514e:	4629      	mov	r1, r5
 8005150:	4630      	mov	r0, r6
 8005152:	f7ff ffbf 	bl	80050d4 <sbrk_aligned>
 8005156:	1c43      	adds	r3, r0, #1
 8005158:	4604      	mov	r4, r0
 800515a:	d158      	bne.n	800520e <_malloc_r+0xf6>
 800515c:	f8d8 4000 	ldr.w	r4, [r8]
 8005160:	4627      	mov	r7, r4
 8005162:	2f00      	cmp	r7, #0
 8005164:	d143      	bne.n	80051ee <_malloc_r+0xd6>
 8005166:	2c00      	cmp	r4, #0
 8005168:	d04b      	beq.n	8005202 <_malloc_r+0xea>
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	4639      	mov	r1, r7
 800516e:	4630      	mov	r0, r6
 8005170:	eb04 0903 	add.w	r9, r4, r3
 8005174:	f000 f89a 	bl	80052ac <_sbrk_r>
 8005178:	4581      	cmp	r9, r0
 800517a:	d142      	bne.n	8005202 <_malloc_r+0xea>
 800517c:	6821      	ldr	r1, [r4, #0]
 800517e:	1a6d      	subs	r5, r5, r1
 8005180:	4629      	mov	r1, r5
 8005182:	4630      	mov	r0, r6
 8005184:	f7ff ffa6 	bl	80050d4 <sbrk_aligned>
 8005188:	3001      	adds	r0, #1
 800518a:	d03a      	beq.n	8005202 <_malloc_r+0xea>
 800518c:	6823      	ldr	r3, [r4, #0]
 800518e:	442b      	add	r3, r5
 8005190:	6023      	str	r3, [r4, #0]
 8005192:	f8d8 3000 	ldr.w	r3, [r8]
 8005196:	685a      	ldr	r2, [r3, #4]
 8005198:	bb62      	cbnz	r2, 80051f4 <_malloc_r+0xdc>
 800519a:	f8c8 7000 	str.w	r7, [r8]
 800519e:	e00f      	b.n	80051c0 <_malloc_r+0xa8>
 80051a0:	6822      	ldr	r2, [r4, #0]
 80051a2:	1b52      	subs	r2, r2, r5
 80051a4:	d420      	bmi.n	80051e8 <_malloc_r+0xd0>
 80051a6:	2a0b      	cmp	r2, #11
 80051a8:	d917      	bls.n	80051da <_malloc_r+0xc2>
 80051aa:	1961      	adds	r1, r4, r5
 80051ac:	42a3      	cmp	r3, r4
 80051ae:	6025      	str	r5, [r4, #0]
 80051b0:	bf18      	it	ne
 80051b2:	6059      	strne	r1, [r3, #4]
 80051b4:	6863      	ldr	r3, [r4, #4]
 80051b6:	bf08      	it	eq
 80051b8:	f8c8 1000 	streq.w	r1, [r8]
 80051bc:	5162      	str	r2, [r4, r5]
 80051be:	604b      	str	r3, [r1, #4]
 80051c0:	4630      	mov	r0, r6
 80051c2:	f000 f82f 	bl	8005224 <__malloc_unlock>
 80051c6:	f104 000b 	add.w	r0, r4, #11
 80051ca:	1d23      	adds	r3, r4, #4
 80051cc:	f020 0007 	bic.w	r0, r0, #7
 80051d0:	1ac2      	subs	r2, r0, r3
 80051d2:	bf1c      	itt	ne
 80051d4:	1a1b      	subne	r3, r3, r0
 80051d6:	50a3      	strne	r3, [r4, r2]
 80051d8:	e7af      	b.n	800513a <_malloc_r+0x22>
 80051da:	6862      	ldr	r2, [r4, #4]
 80051dc:	42a3      	cmp	r3, r4
 80051de:	bf0c      	ite	eq
 80051e0:	f8c8 2000 	streq.w	r2, [r8]
 80051e4:	605a      	strne	r2, [r3, #4]
 80051e6:	e7eb      	b.n	80051c0 <_malloc_r+0xa8>
 80051e8:	4623      	mov	r3, r4
 80051ea:	6864      	ldr	r4, [r4, #4]
 80051ec:	e7ae      	b.n	800514c <_malloc_r+0x34>
 80051ee:	463c      	mov	r4, r7
 80051f0:	687f      	ldr	r7, [r7, #4]
 80051f2:	e7b6      	b.n	8005162 <_malloc_r+0x4a>
 80051f4:	461a      	mov	r2, r3
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	42a3      	cmp	r3, r4
 80051fa:	d1fb      	bne.n	80051f4 <_malloc_r+0xdc>
 80051fc:	2300      	movs	r3, #0
 80051fe:	6053      	str	r3, [r2, #4]
 8005200:	e7de      	b.n	80051c0 <_malloc_r+0xa8>
 8005202:	230c      	movs	r3, #12
 8005204:	6033      	str	r3, [r6, #0]
 8005206:	4630      	mov	r0, r6
 8005208:	f000 f80c 	bl	8005224 <__malloc_unlock>
 800520c:	e794      	b.n	8005138 <_malloc_r+0x20>
 800520e:	6005      	str	r5, [r0, #0]
 8005210:	e7d6      	b.n	80051c0 <_malloc_r+0xa8>
 8005212:	bf00      	nop
 8005214:	200001bc 	.word	0x200001bc

08005218 <__malloc_lock>:
 8005218:	4801      	ldr	r0, [pc, #4]	@ (8005220 <__malloc_lock+0x8>)
 800521a:	f000 b881 	b.w	8005320 <__retarget_lock_acquire_recursive>
 800521e:	bf00      	nop
 8005220:	200002fc 	.word	0x200002fc

08005224 <__malloc_unlock>:
 8005224:	4801      	ldr	r0, [pc, #4]	@ (800522c <__malloc_unlock+0x8>)
 8005226:	f000 b87c 	b.w	8005322 <__retarget_lock_release_recursive>
 800522a:	bf00      	nop
 800522c:	200002fc 	.word	0x200002fc

08005230 <realloc>:
 8005230:	4b02      	ldr	r3, [pc, #8]	@ (800523c <realloc+0xc>)
 8005232:	460a      	mov	r2, r1
 8005234:	4601      	mov	r1, r0
 8005236:	6818      	ldr	r0, [r3, #0]
 8005238:	f000 b802 	b.w	8005240 <_realloc_r>
 800523c:	2000000c 	.word	0x2000000c

08005240 <_realloc_r>:
 8005240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005244:	4680      	mov	r8, r0
 8005246:	4615      	mov	r5, r2
 8005248:	460c      	mov	r4, r1
 800524a:	b921      	cbnz	r1, 8005256 <_realloc_r+0x16>
 800524c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005250:	4611      	mov	r1, r2
 8005252:	f7ff bf61 	b.w	8005118 <_malloc_r>
 8005256:	b92a      	cbnz	r2, 8005264 <_realloc_r+0x24>
 8005258:	f000 f872 	bl	8005340 <_free_r>
 800525c:	2400      	movs	r4, #0
 800525e:	4620      	mov	r0, r4
 8005260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005264:	f000 f8b6 	bl	80053d4 <_malloc_usable_size_r>
 8005268:	4285      	cmp	r5, r0
 800526a:	4606      	mov	r6, r0
 800526c:	d802      	bhi.n	8005274 <_realloc_r+0x34>
 800526e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005272:	d8f4      	bhi.n	800525e <_realloc_r+0x1e>
 8005274:	4629      	mov	r1, r5
 8005276:	4640      	mov	r0, r8
 8005278:	f7ff ff4e 	bl	8005118 <_malloc_r>
 800527c:	4607      	mov	r7, r0
 800527e:	2800      	cmp	r0, #0
 8005280:	d0ec      	beq.n	800525c <_realloc_r+0x1c>
 8005282:	42b5      	cmp	r5, r6
 8005284:	462a      	mov	r2, r5
 8005286:	4621      	mov	r1, r4
 8005288:	bf28      	it	cs
 800528a:	4632      	movcs	r2, r6
 800528c:	f000 f84a 	bl	8005324 <memcpy>
 8005290:	4621      	mov	r1, r4
 8005292:	4640      	mov	r0, r8
 8005294:	f000 f854 	bl	8005340 <_free_r>
 8005298:	463c      	mov	r4, r7
 800529a:	e7e0      	b.n	800525e <_realloc_r+0x1e>

0800529c <memset>:
 800529c:	4402      	add	r2, r0
 800529e:	4603      	mov	r3, r0
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d100      	bne.n	80052a6 <memset+0xa>
 80052a4:	4770      	bx	lr
 80052a6:	f803 1b01 	strb.w	r1, [r3], #1
 80052aa:	e7f9      	b.n	80052a0 <memset+0x4>

080052ac <_sbrk_r>:
 80052ac:	b538      	push	{r3, r4, r5, lr}
 80052ae:	4d06      	ldr	r5, [pc, #24]	@ (80052c8 <_sbrk_r+0x1c>)
 80052b0:	2300      	movs	r3, #0
 80052b2:	4604      	mov	r4, r0
 80052b4:	4608      	mov	r0, r1
 80052b6:	602b      	str	r3, [r5, #0]
 80052b8:	f7fb fe12 	bl	8000ee0 <_sbrk>
 80052bc:	1c43      	adds	r3, r0, #1
 80052be:	d102      	bne.n	80052c6 <_sbrk_r+0x1a>
 80052c0:	682b      	ldr	r3, [r5, #0]
 80052c2:	b103      	cbz	r3, 80052c6 <_sbrk_r+0x1a>
 80052c4:	6023      	str	r3, [r4, #0]
 80052c6:	bd38      	pop	{r3, r4, r5, pc}
 80052c8:	200002f8 	.word	0x200002f8

080052cc <__errno>:
 80052cc:	4b01      	ldr	r3, [pc, #4]	@ (80052d4 <__errno+0x8>)
 80052ce:	6818      	ldr	r0, [r3, #0]
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	2000000c 	.word	0x2000000c

080052d8 <__libc_init_array>:
 80052d8:	b570      	push	{r4, r5, r6, lr}
 80052da:	4d0d      	ldr	r5, [pc, #52]	@ (8005310 <__libc_init_array+0x38>)
 80052dc:	4c0d      	ldr	r4, [pc, #52]	@ (8005314 <__libc_init_array+0x3c>)
 80052de:	1b64      	subs	r4, r4, r5
 80052e0:	10a4      	asrs	r4, r4, #2
 80052e2:	2600      	movs	r6, #0
 80052e4:	42a6      	cmp	r6, r4
 80052e6:	d109      	bne.n	80052fc <__libc_init_array+0x24>
 80052e8:	4d0b      	ldr	r5, [pc, #44]	@ (8005318 <__libc_init_array+0x40>)
 80052ea:	4c0c      	ldr	r4, [pc, #48]	@ (800531c <__libc_init_array+0x44>)
 80052ec:	f000 f87a 	bl	80053e4 <_init>
 80052f0:	1b64      	subs	r4, r4, r5
 80052f2:	10a4      	asrs	r4, r4, #2
 80052f4:	2600      	movs	r6, #0
 80052f6:	42a6      	cmp	r6, r4
 80052f8:	d105      	bne.n	8005306 <__libc_init_array+0x2e>
 80052fa:	bd70      	pop	{r4, r5, r6, pc}
 80052fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005300:	4798      	blx	r3
 8005302:	3601      	adds	r6, #1
 8005304:	e7ee      	b.n	80052e4 <__libc_init_array+0xc>
 8005306:	f855 3b04 	ldr.w	r3, [r5], #4
 800530a:	4798      	blx	r3
 800530c:	3601      	adds	r6, #1
 800530e:	e7f2      	b.n	80052f6 <__libc_init_array+0x1e>
 8005310:	08005460 	.word	0x08005460
 8005314:	08005460 	.word	0x08005460
 8005318:	08005460 	.word	0x08005460
 800531c:	08005464 	.word	0x08005464

08005320 <__retarget_lock_acquire_recursive>:
 8005320:	4770      	bx	lr

08005322 <__retarget_lock_release_recursive>:
 8005322:	4770      	bx	lr

08005324 <memcpy>:
 8005324:	440a      	add	r2, r1
 8005326:	4291      	cmp	r1, r2
 8005328:	f100 33ff 	add.w	r3, r0, #4294967295
 800532c:	d100      	bne.n	8005330 <memcpy+0xc>
 800532e:	4770      	bx	lr
 8005330:	b510      	push	{r4, lr}
 8005332:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005336:	f803 4f01 	strb.w	r4, [r3, #1]!
 800533a:	4291      	cmp	r1, r2
 800533c:	d1f9      	bne.n	8005332 <memcpy+0xe>
 800533e:	bd10      	pop	{r4, pc}

08005340 <_free_r>:
 8005340:	b538      	push	{r3, r4, r5, lr}
 8005342:	4605      	mov	r5, r0
 8005344:	2900      	cmp	r1, #0
 8005346:	d041      	beq.n	80053cc <_free_r+0x8c>
 8005348:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800534c:	1f0c      	subs	r4, r1, #4
 800534e:	2b00      	cmp	r3, #0
 8005350:	bfb8      	it	lt
 8005352:	18e4      	addlt	r4, r4, r3
 8005354:	f7ff ff60 	bl	8005218 <__malloc_lock>
 8005358:	4a1d      	ldr	r2, [pc, #116]	@ (80053d0 <_free_r+0x90>)
 800535a:	6813      	ldr	r3, [r2, #0]
 800535c:	b933      	cbnz	r3, 800536c <_free_r+0x2c>
 800535e:	6063      	str	r3, [r4, #4]
 8005360:	6014      	str	r4, [r2, #0]
 8005362:	4628      	mov	r0, r5
 8005364:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005368:	f7ff bf5c 	b.w	8005224 <__malloc_unlock>
 800536c:	42a3      	cmp	r3, r4
 800536e:	d908      	bls.n	8005382 <_free_r+0x42>
 8005370:	6820      	ldr	r0, [r4, #0]
 8005372:	1821      	adds	r1, r4, r0
 8005374:	428b      	cmp	r3, r1
 8005376:	bf01      	itttt	eq
 8005378:	6819      	ldreq	r1, [r3, #0]
 800537a:	685b      	ldreq	r3, [r3, #4]
 800537c:	1809      	addeq	r1, r1, r0
 800537e:	6021      	streq	r1, [r4, #0]
 8005380:	e7ed      	b.n	800535e <_free_r+0x1e>
 8005382:	461a      	mov	r2, r3
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	b10b      	cbz	r3, 800538c <_free_r+0x4c>
 8005388:	42a3      	cmp	r3, r4
 800538a:	d9fa      	bls.n	8005382 <_free_r+0x42>
 800538c:	6811      	ldr	r1, [r2, #0]
 800538e:	1850      	adds	r0, r2, r1
 8005390:	42a0      	cmp	r0, r4
 8005392:	d10b      	bne.n	80053ac <_free_r+0x6c>
 8005394:	6820      	ldr	r0, [r4, #0]
 8005396:	4401      	add	r1, r0
 8005398:	1850      	adds	r0, r2, r1
 800539a:	4283      	cmp	r3, r0
 800539c:	6011      	str	r1, [r2, #0]
 800539e:	d1e0      	bne.n	8005362 <_free_r+0x22>
 80053a0:	6818      	ldr	r0, [r3, #0]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	6053      	str	r3, [r2, #4]
 80053a6:	4408      	add	r0, r1
 80053a8:	6010      	str	r0, [r2, #0]
 80053aa:	e7da      	b.n	8005362 <_free_r+0x22>
 80053ac:	d902      	bls.n	80053b4 <_free_r+0x74>
 80053ae:	230c      	movs	r3, #12
 80053b0:	602b      	str	r3, [r5, #0]
 80053b2:	e7d6      	b.n	8005362 <_free_r+0x22>
 80053b4:	6820      	ldr	r0, [r4, #0]
 80053b6:	1821      	adds	r1, r4, r0
 80053b8:	428b      	cmp	r3, r1
 80053ba:	bf04      	itt	eq
 80053bc:	6819      	ldreq	r1, [r3, #0]
 80053be:	685b      	ldreq	r3, [r3, #4]
 80053c0:	6063      	str	r3, [r4, #4]
 80053c2:	bf04      	itt	eq
 80053c4:	1809      	addeq	r1, r1, r0
 80053c6:	6021      	streq	r1, [r4, #0]
 80053c8:	6054      	str	r4, [r2, #4]
 80053ca:	e7ca      	b.n	8005362 <_free_r+0x22>
 80053cc:	bd38      	pop	{r3, r4, r5, pc}
 80053ce:	bf00      	nop
 80053d0:	200001bc 	.word	0x200001bc

080053d4 <_malloc_usable_size_r>:
 80053d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053d8:	1f18      	subs	r0, r3, #4
 80053da:	2b00      	cmp	r3, #0
 80053dc:	bfbc      	itt	lt
 80053de:	580b      	ldrlt	r3, [r1, r0]
 80053e0:	18c0      	addlt	r0, r0, r3
 80053e2:	4770      	bx	lr

080053e4 <_init>:
 80053e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053e6:	bf00      	nop
 80053e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ea:	bc08      	pop	{r3}
 80053ec:	469e      	mov	lr, r3
 80053ee:	4770      	bx	lr

080053f0 <_fini>:
 80053f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053f2:	bf00      	nop
 80053f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053f6:	bc08      	pop	{r3}
 80053f8:	469e      	mov	lr, r3
 80053fa:	4770      	bx	lr
