/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [29:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  reg [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [12:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  reg [5:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  reg [19:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [5:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [5:0] celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_2z & celloutsig_1_0z[4]);
  assign celloutsig_0_14z = ~(celloutsig_0_1z[6] & celloutsig_0_6z);
  assign celloutsig_0_3z = ~(celloutsig_0_1z[8] & celloutsig_0_0z);
  assign celloutsig_1_19z = ~celloutsig_1_14z;
  assign celloutsig_0_27z = ~celloutsig_0_9z[5];
  assign celloutsig_0_36z = celloutsig_0_17z ^ celloutsig_0_24z[3];
  assign celloutsig_0_43z = celloutsig_0_37z ^ celloutsig_0_36z;
  assign celloutsig_1_14z = celloutsig_1_1z[12] ^ celloutsig_1_9z;
  assign celloutsig_0_31z = celloutsig_0_16z ^ celloutsig_0_18z;
  assign celloutsig_0_8z = { celloutsig_0_2z[6:1], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z } / { 1'h1, in_data[81:68], in_data[0] };
  assign celloutsig_0_10z = { in_data[51:23], celloutsig_0_0z } / { 1'h1, in_data[53:37], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[52:44] / { 1'h1, in_data[20:14], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[76:70], celloutsig_0_0z } / { 1'h1, in_data[57:52], in_data[0] };
  assign celloutsig_0_19z = { celloutsig_0_7z[4:2], celloutsig_0_0z, celloutsig_0_17z } == celloutsig_0_1z[8:4];
  assign celloutsig_1_4z = { celloutsig_1_1z[12:11], celloutsig_1_0z } === { celloutsig_1_0z[3:1], celloutsig_1_3z };
  assign celloutsig_0_5z = celloutsig_0_1z[8:5] || { in_data[63:62], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_11z = in_data[33:24] || in_data[13:4];
  assign celloutsig_0_12z = celloutsig_0_1z[8:5] < celloutsig_0_8z[5:2];
  assign celloutsig_0_18z = { celloutsig_0_2z[6:3], celloutsig_0_12z } < { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_42z = celloutsig_0_28z & ~(celloutsig_0_3z);
  assign celloutsig_0_9z = { in_data[52:46], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z } % { 1'h1, in_data[88:83], celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_22z[8:4], celloutsig_0_36z } != { in_data[43:39], celloutsig_0_31z };
  assign celloutsig_1_2z = in_data[105:96] != in_data[125:116];
  assign celloutsig_0_21z = { celloutsig_0_10z[0], celloutsig_0_7z } != { celloutsig_0_9z[5:1], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_0z = - in_data[190:185];
  assign celloutsig_1_1z = - { in_data[154:153], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = - in_data[154:150];
  assign celloutsig_0_23z = - { celloutsig_0_8z[2:0], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_1_18z = celloutsig_1_4z & celloutsig_1_2z;
  assign celloutsig_0_16z = celloutsig_0_9z[4] & celloutsig_0_4z;
  assign celloutsig_0_28z = | celloutsig_0_7z;
  assign celloutsig_0_32z = | { celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_9z[13:2], celloutsig_0_3z };
  assign celloutsig_0_0z = ~^ in_data[19:17];
  assign celloutsig_0_17z = ~^ { celloutsig_0_8z[5:4], celloutsig_0_3z };
  assign celloutsig_0_39z = ^ { celloutsig_0_24z[3], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_4z = ^ celloutsig_0_2z[6:0];
  assign celloutsig_0_49z = ^ { celloutsig_0_10z[26:17], celloutsig_0_42z, celloutsig_0_36z };
  assign celloutsig_0_55z = ^ { celloutsig_0_47z[17:10], celloutsig_0_43z, celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_49z, celloutsig_0_39z, celloutsig_0_43z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_6z = ^ { celloutsig_0_2z[3], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_56z = celloutsig_0_1z[5:0] - celloutsig_0_23z[7:2];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_47z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_47z = { celloutsig_0_8z[7:5], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_27z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_7z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_7z = { in_data[74:72], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_15z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_15z = { in_data[54:45], celloutsig_0_4z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_22z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_22z = { celloutsig_0_10z[19:9], celloutsig_0_4z, celloutsig_0_6z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_24z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_24z = in_data[73:68];
  assign celloutsig_1_9z = ~((celloutsig_1_6z & celloutsig_1_3z[4]) | (celloutsig_1_6z & celloutsig_1_0z[5]));
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
