<profile>

<section name = "Vitis HLS Report for 'fir_filter_Pipeline_VITIS_LOOP_13_1'" level="0">
<item name = "Date">Sat Sep 27 19:03:48 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">filter</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.082 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 0.180 us, 0.180 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_13_1">16, 16, 1, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 27, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 27, -</column>
<column name="Register">-, -, 7, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_fu_102_p2">+, 0, 0, 13, 5, 1</column>
<column name="icmp_ln13_fu_96_p2">icmp, 0, 0, 14, 5, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_1">9, 2, 5, 10</column>
<column name="k_fu_84">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="k_fu_84">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_filter_Pipeline_VITIS_LOOP_13_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir_filter_Pipeline_VITIS_LOOP_13_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir_filter_Pipeline_VITIS_LOOP_13_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir_filter_Pipeline_VITIS_LOOP_13_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir_filter_Pipeline_VITIS_LOOP_13_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir_filter_Pipeline_VITIS_LOOP_13_1, return value</column>
<column name="shift_reg_0">out, 32, ap_vld, shift_reg_0, pointer</column>
<column name="shift_reg_0_ap_vld">out, 1, ap_vld, shift_reg_0, pointer</column>
<column name="shift_reg_1">out, 32, ap_vld, shift_reg_1, pointer</column>
<column name="shift_reg_1_ap_vld">out, 1, ap_vld, shift_reg_1, pointer</column>
<column name="shift_reg_2">out, 32, ap_vld, shift_reg_2, pointer</column>
<column name="shift_reg_2_ap_vld">out, 1, ap_vld, shift_reg_2, pointer</column>
<column name="shift_reg_3">out, 32, ap_vld, shift_reg_3, pointer</column>
<column name="shift_reg_3_ap_vld">out, 1, ap_vld, shift_reg_3, pointer</column>
<column name="shift_reg_4">out, 32, ap_vld, shift_reg_4, pointer</column>
<column name="shift_reg_4_ap_vld">out, 1, ap_vld, shift_reg_4, pointer</column>
<column name="shift_reg_5">out, 32, ap_vld, shift_reg_5, pointer</column>
<column name="shift_reg_5_ap_vld">out, 1, ap_vld, shift_reg_5, pointer</column>
<column name="shift_reg_6">out, 32, ap_vld, shift_reg_6, pointer</column>
<column name="shift_reg_6_ap_vld">out, 1, ap_vld, shift_reg_6, pointer</column>
<column name="shift_reg_7">out, 32, ap_vld, shift_reg_7, pointer</column>
<column name="shift_reg_7_ap_vld">out, 1, ap_vld, shift_reg_7, pointer</column>
<column name="shift_reg_8">out, 32, ap_vld, shift_reg_8, pointer</column>
<column name="shift_reg_8_ap_vld">out, 1, ap_vld, shift_reg_8, pointer</column>
<column name="shift_reg_9">out, 32, ap_vld, shift_reg_9, pointer</column>
<column name="shift_reg_9_ap_vld">out, 1, ap_vld, shift_reg_9, pointer</column>
<column name="shift_reg_10">out, 32, ap_vld, shift_reg_10, pointer</column>
<column name="shift_reg_10_ap_vld">out, 1, ap_vld, shift_reg_10, pointer</column>
<column name="shift_reg_11">out, 32, ap_vld, shift_reg_11, pointer</column>
<column name="shift_reg_11_ap_vld">out, 1, ap_vld, shift_reg_11, pointer</column>
<column name="shift_reg_12">out, 32, ap_vld, shift_reg_12, pointer</column>
<column name="shift_reg_12_ap_vld">out, 1, ap_vld, shift_reg_12, pointer</column>
<column name="shift_reg_13">out, 32, ap_vld, shift_reg_13, pointer</column>
<column name="shift_reg_13_ap_vld">out, 1, ap_vld, shift_reg_13, pointer</column>
<column name="shift_reg_14">out, 32, ap_vld, shift_reg_14, pointer</column>
<column name="shift_reg_14_ap_vld">out, 1, ap_vld, shift_reg_14, pointer</column>
</table>
</item>
</section>
</profile>
