# Week 4 â€“ CMOS Inverter Characteristics & Robustness (Sky130 + Ngspice)

This week focuses on understanding **CMOS inverter behavior** using **theoretical concepts + Ngspice simulations on Sky130 PDK**.  
We explore **static and dynamic characteristics, switching behavior, noise margin, and robustness against supply/device variations.**

## ğŸ” What we Will Learn in Week 4

### âœ… Day1: NMOS Drain Characteristics
- Id vs Vds (linear & saturation)
- First-order equation derivation
- Channel length modulation (Î»)
- Sky130 NMOS SPICE simulation

### âœ… Day2 â€“ Velocity Saturation & CMOS VTC
- Why short-channel devices deviate (VSAT)
- Load-line method (NMOS & PMOS)
- CMOS inverter VTC curve construction
- Vin vs Vout static behavior

### âœ… Day3 â€“ Switching Threshold (Vm) & Delay
- Condition: Id_NMOS = Id_PMOS
- Vm = point where Vin = Vout
- Analytical Vm formula
- Rise/Fall delay comparison
- Balanced inverter design (Wp/Wn ratio)

### âœ… Day4 â€“ Noise Margin
- VOH, VOL, VIH, VIL extraction
- NML & NMH calculation

### âœ… Day5 â€“ Robustness Analysis
**(a) Power Supply Variation**
- VDD sweep
- Gain âˆ VDD
- Lower VDD â†’ poor switching and noise margin

**(b) Device Size Variation**
- Changing Wp/Wn ratio
- Vm shift toward stronger device
- Balanced sizing â†’ Vm â‰ˆ VDD/2

---

## ğŸ¯ Final Outcome

By the end of Week 4, you will be able to:

âœ… Understand MOSFET behavior in-depth  
âœ… Build and analyze a CMOS inverter using Sky130 models  
âœ… Derive and simulate VTC, Vm, gain, noise margins  
âœ… Evaluate design robustness under real-world variations  
âœ… Apply these concepts in digital circuit design and timing optimization

---
