Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Documents and Settings/user/Desktop/test2/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to C:/Documents and Settings/user/Desktop/test2/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Lab5_FPGA/half_adder.v" in library work
Compiling verilog file "../Lab5_FPGA/full_adder.v" in library work
Module <half_adder> compiled
Compiling verilog file "../Lab5_FPGA/FourBitAddrSub.v" in library work
Module <full_adder> compiled
Compiling verilog file "Lab5.v" in library work
Module <FourBitAddrSub> compiled
Module <Lab5> compiled
No errors in compilation
Analysis of file <"Lab5.prj"> succeeded.
 


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> 

Total memory usage is 121808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

