C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd"   -part LCMXO2_4000HC  -package FTG256C  -grade -6    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -update_models_cp -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synlog\report\padiwalcd_padiwalcd_premap.xml"  -top_level_module  panda_dirc_wasa  -oedif  "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.edi"  -conchk_prepass  "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd_cck.rpt"   -autoconstraint  -freq 1.000   "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\padiwalcd_padiwalcd_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\padiwalcd_padiwalcd_prem.srd"  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\syntmp\padiwalcd_padiwalcd.plg"  -osyn  "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\padiwalcd_padiwalcd_prem.srd"  -prjdir  "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\"  -prjname  proj_1  -log  "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synlog\padiwalcd_padiwalcd_premap.srr"  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd" -part LCMXO2_4000HC -package FTG256C -grade -6 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -update_models_cp -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synlog\report\padiwalcd_padiwalcd_premap.xml" -top_level_module panda_dirc_wasa -oedif "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.edi" -conchk_prepass "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd_cck.rpt" -autoconstraint -freq 1.000 "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\padiwalcd_padiwalcd_mult.srs" -flow prepass -gcc_prepass -osrd "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\padiwalcd_padiwalcd_prem.srd" -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\syntmp\padiwalcd_padiwalcd.plg" -osyn "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\padiwalcd_padiwalcd_prem.srd" -prjdir "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\" -prjname proj_1 -log "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synlog\padiwalcd_padiwalcd_premap.srr" -jobname "premap"
rc:1 success:1 runtime:5
file:..\padiwalcd_padiwalcd.edi|io:o|time:1521837135|size:2525435|exec:0|csum:
file:..\padiwalcd_padiwalcd_cck.rpt|io:o|time:1522684499|size:4383|exec:0|csum:
file:..\synwork\padiwalcd_padiwalcd_mult.srs|io:i|time:1522684494|size:19461|exec:0|csum:4FDBF4C747C6DDEF72C0641703E2D8E7
file:..\synwork\padiwalcd_padiwalcd_prem.srd|io:o|time:1522684498|size:105801|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1501914216|size:54295|exec:0|csum:D5667017EB528EBD3C317EFCC9D2C19B
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501914216|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\syntmp\padiwalcd_padiwalcd.plg"|io:o|time:0|size:0|exec:0|csum:
file:..\synwork\padiwalcd_padiwalcd_prem.srd|io:o|time:1522684498|size:105801|exec:0|csum:
file:..\synlog\padiwalcd_padiwalcd_premap.srr|io:o|time:1522684499|size:12014|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501917114|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
