

================================================================
== Vivado HLS Report for 'conv_line_buffer_shi'
================================================================
* Date:           Sun Dec  6 12:52:16 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution4_partition
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.152|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   14|   14|   15|   15| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 15, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 16 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 3), align 4" [conv.cpp:69]   --->   Operation 16 'load' 'conv_line_buffer_loa' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 17 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_1 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 11), align 4" [conv.cpp:69]   --->   Operation 17 'load' 'conv_line_buffer_loa_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 18 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 3), align 4" [conv.cpp:69]   --->   Operation 18 'load' 'conv_line_buffer_loa' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 19 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_1 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 11), align 4" [conv.cpp:69]   --->   Operation 19 'load' 'conv_line_buffer_loa_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 20 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_2 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 1), align 4" [conv.cpp:82]   --->   Operation 20 'load' 'conv_line_buffer_loa_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 21 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_3 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 2), align 8" [conv.cpp:82]   --->   Operation 21 'load' 'conv_line_buffer_loa_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 22 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_2 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 1), align 4" [conv.cpp:82]   --->   Operation 22 'load' 'conv_line_buffer_loa_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 23 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_3 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 2), align 8" [conv.cpp:82]   --->   Operation 23 'load' 'conv_line_buffer_loa_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 24 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_4 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 4), align 16" [conv.cpp:82]   --->   Operation 24 'load' 'conv_line_buffer_loa_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 25 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_5 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 5), align 4" [conv.cpp:82]   --->   Operation 25 'load' 'conv_line_buffer_loa_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 26 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_4 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 4), align 16" [conv.cpp:82]   --->   Operation 26 'load' 'conv_line_buffer_loa_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 27 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_5 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 5), align 4" [conv.cpp:82]   --->   Operation 27 'load' 'conv_line_buffer_loa_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 28 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_6 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 6), align 8" [conv.cpp:82]   --->   Operation 28 'load' 'conv_line_buffer_loa_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 29 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_7 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 7), align 4" [conv.cpp:82]   --->   Operation 29 'load' 'conv_line_buffer_loa_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 30 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_6 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 6), align 8" [conv.cpp:82]   --->   Operation 30 'load' 'conv_line_buffer_loa_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 31 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_7 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 7), align 4" [conv.cpp:82]   --->   Operation 31 'load' 'conv_line_buffer_loa_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 32 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_8 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 9), align 4" [conv.cpp:82]   --->   Operation 32 'load' 'conv_line_buffer_loa_8' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 33 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_9 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 10), align 8" [conv.cpp:82]   --->   Operation 33 'load' 'conv_line_buffer_loa_9' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 34 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_8 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 9), align 4" [conv.cpp:82]   --->   Operation 34 'load' 'conv_line_buffer_loa_8' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 35 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_9 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 10), align 8" [conv.cpp:82]   --->   Operation 35 'load' 'conv_line_buffer_loa_9' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 36 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_10 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 12), align 16" [conv.cpp:82]   --->   Operation 36 'load' 'conv_line_buffer_loa_10' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 37 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_11 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 13), align 4" [conv.cpp:82]   --->   Operation 37 'load' 'conv_line_buffer_loa_11' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 38 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_10 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 12), align 16" [conv.cpp:82]   --->   Operation 38 'load' 'conv_line_buffer_loa_10' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 39 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_11 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 13), align 4" [conv.cpp:82]   --->   Operation 39 'load' 'conv_line_buffer_loa_11' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 40 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_12 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 14), align 8" [conv.cpp:82]   --->   Operation 40 'load' 'conv_line_buffer_loa_12' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 41 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_13 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 15), align 4" [conv.cpp:82]   --->   Operation 41 'load' 'conv_line_buffer_loa_13' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 42 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_2, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 0), align 16" [conv.cpp:82]   --->   Operation 42 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 43 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_3, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 1), align 4" [conv.cpp:82]   --->   Operation 43 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 44 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_12 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 14), align 8" [conv.cpp:82]   --->   Operation 44 'load' 'conv_line_buffer_loa_12' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 45 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_13 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 15), align 4" [conv.cpp:82]   --->   Operation 45 'load' 'conv_line_buffer_loa_13' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%cal_conv_0_1_load = load i32* @cal_conv_0_1, align 4" [conv.cpp:67]   --->   Operation 46 'load' 'cal_conv_0_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "store i32 %cal_conv_0_1_load, i32* @cal_conv_0_0, align 16" [conv.cpp:67]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%cal_conv_0_2_load = load i32* @cal_conv_0_2, align 8" [conv.cpp:67]   --->   Operation 48 'load' 'cal_conv_0_2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "store i32 %cal_conv_0_2_load, i32* @cal_conv_0_1, align 4" [conv.cpp:67]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "store i32 %conv_line_buffer_loa, i32* @cal_conv_0_2, align 8" [conv.cpp:69]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 2), align 8" [conv.cpp:82]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 52 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_4, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 3), align 4" [conv.cpp:82]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 53 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_5, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 4), align 16" [conv.cpp:82]   --->   Operation 53 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 54 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_6, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 5), align 4" [conv.cpp:82]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%cal_conv_1_0_load = load i32* @cal_conv_1_0, align 4" [conv.cpp:58]   --->   Operation 55 'load' 'cal_conv_1_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_7, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 6), align 8" [conv.cpp:82]   --->   Operation 56 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 57 [1/1] (2.15ns)   --->   "store i32 %cal_conv_1_0_load, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 7), align 4" [conv.cpp:80]   --->   Operation 57 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 58 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_8, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 8), align 16" [conv.cpp:82]   --->   Operation 58 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 59 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_9, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 9), align 4" [conv.cpp:82]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%cal_conv_1_1_load = load i32* @cal_conv_1_1, align 4" [conv.cpp:67]   --->   Operation 60 'load' 'cal_conv_1_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "store i32 %cal_conv_1_1_load, i32* @cal_conv_1_0, align 4" [conv.cpp:67]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%cal_conv_1_2_load = load i32* @cal_conv_1_2, align 4" [conv.cpp:67]   --->   Operation 62 'load' 'cal_conv_1_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %cal_conv_1_2_load, i32* @cal_conv_1_1, align 4" [conv.cpp:67]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %conv_line_buffer_loa_1, i32* @cal_conv_1_2, align 4" [conv.cpp:69]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_1, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 10), align 8" [conv.cpp:82]   --->   Operation 65 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 66 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_10, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 11), align 4" [conv.cpp:82]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 67 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_11, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 12), align 16" [conv.cpp:82]   --->   Operation 67 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 68 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_12, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 13), align 4" [conv.cpp:82]   --->   Operation 68 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data) nounwind" [conv.cpp:54]   --->   Operation 69 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%cal_conv_2_0_load = load i32* @cal_conv_2_0, align 8" [conv.cpp:59]   --->   Operation 70 'load' 'cal_conv_2_0_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%cal_conv_2_1_load = load i32* @cal_conv_2_1, align 4" [conv.cpp:67]   --->   Operation 71 'load' 'cal_conv_2_1_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %cal_conv_2_1_load, i32* @cal_conv_2_0, align 8" [conv.cpp:67]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "%cal_conv_2_2_load = load i32* @cal_conv_2_2, align 8" [conv.cpp:67]   --->   Operation 73 'load' 'cal_conv_2_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %cal_conv_2_2_load, i32* @cal_conv_2_1, align 4" [conv.cpp:67]   --->   Operation 74 'store' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %data_read, i32* @cal_conv_2_2, align 8" [conv.cpp:71]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_13, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 14), align 8" [conv.cpp:82]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 77 [1/1] (2.15ns)   --->   "store i32 %cal_conv_2_0_load, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 15), align 4" [conv.cpp:80]   --->   Operation 77 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:86]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	'load' operation ('conv_line_buffer_loa', conv.cpp:69) on array 'conv_line_buffer' [18]  (2.15 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'load' operation ('conv_line_buffer_loa', conv.cpp:69) on array 'conv_line_buffer' [18]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'load' operation ('conv_line_buffer_loa_2', conv.cpp:82) on array 'conv_line_buffer' [31]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'load' operation ('conv_line_buffer_loa_4', conv.cpp:82) on array 'conv_line_buffer' [36]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'load' operation ('conv_line_buffer_loa_6', conv.cpp:82) on array 'conv_line_buffer' [40]  (2.15 ns)

 <State 6>: 2.15ns
The critical path consists of the following:
	'load' operation ('conv_line_buffer_loa_8', conv.cpp:82) on array 'conv_line_buffer' [45]  (2.15 ns)

 <State 7>: 2.15ns
The critical path consists of the following:
	'load' operation ('conv_line_buffer_loa_10', conv.cpp:82) on array 'conv_line_buffer' [50]  (2.15 ns)

 <State 8>: 2.15ns
The critical path consists of the following:
	'store' operation ('store_ln82', conv.cpp:82) of variable 'conv_line_buffer_loa_2', conv.cpp:82 on array 'conv_line_buffer' [32]  (2.15 ns)

 <State 9>: 2.15ns
The critical path consists of the following:
	'store' operation ('store_ln82', conv.cpp:82) of variable 'conv_line_buffer_loa', conv.cpp:69 on array 'conv_line_buffer' [35]  (2.15 ns)

 <State 10>: 2.15ns
The critical path consists of the following:
	'store' operation ('store_ln82', conv.cpp:82) of variable 'conv_line_buffer_loa_5', conv.cpp:82 on array 'conv_line_buffer' [39]  (2.15 ns)

 <State 11>: 2.15ns
The critical path consists of the following:
	'load' operation ('cal_conv_1_0_load', conv.cpp:58) on static variable 'cal_conv_1_0' [12]  (0 ns)
	'store' operation ('store_ln80', conv.cpp:80) of variable 'cal_conv_1_0_load', conv.cpp:58 on array 'conv_line_buffer' [44]  (2.15 ns)

 <State 12>: 2.15ns
The critical path consists of the following:
	'store' operation ('store_ln82', conv.cpp:82) of variable 'conv_line_buffer_loa_8', conv.cpp:82 on array 'conv_line_buffer' [46]  (2.15 ns)

 <State 13>: 2.15ns
The critical path consists of the following:
	'store' operation ('store_ln82', conv.cpp:82) of variable 'conv_line_buffer_loa_1', conv.cpp:69 on array 'conv_line_buffer' [49]  (2.15 ns)

 <State 14>: 2.15ns
The critical path consists of the following:
	'store' operation ('store_ln82', conv.cpp:82) of variable 'conv_line_buffer_loa_11', conv.cpp:82 on array 'conv_line_buffer' [53]  (2.15 ns)

 <State 15>: 2.15ns
The critical path consists of the following:
	'load' operation ('cal_conv_2_0_load', conv.cpp:59) on static variable 'cal_conv_2_0' [13]  (0 ns)
	'store' operation ('store_ln80', conv.cpp:80) of variable 'cal_conv_2_0_load', conv.cpp:59 on array 'conv_line_buffer' [58]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
