// Seed: 2719773049
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1
    , id_6,
    input  uwire id_2,
    input  wor   id_3,
    output uwire id_4
);
  wire id_7, id_8, id_9;
  uwire id_10, id_11 = id_2, id_12;
  module_0(
      id_8, id_6, id_8
  );
endmodule
module module_2 (
    output tri id_0,
    output wire id_1,
    output tri1 id_2,
    inout uwire id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri id_6,
    output uwire id_7,
    output uwire id_8,
    input wor id_9,
    output tri1 id_10,
    input tri id_11,
    output uwire void id_12,
    output supply1 id_13,
    input wor id_14,
    input tri id_15,
    output tri0 id_16,
    inout tri0 id_17,
    output supply1 id_18,
    input tri0 id_19,
    output tri0 id_20,
    output wand id_21,
    output wand id_22,
    input tri0 id_23,
    input wire id_24
);
  supply0 id_26;
  wire id_27;
  module_0(
      id_26, id_27, id_26
  );
  for (id_28 = 0 - 1; id_26; id_17 = (1'h0 | id_17)) uwire id_29;
  id_30(
      1 + id_29, 1, id_6 < id_0, 1
  ); id_31(
      1, 1, 1
  ); id_32 :
  assert property (@(*) 1) if (1) return id_32.id_19;
  wire id_33;
endmodule
