<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: X86InstrInfo.cpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d8/d72/X86InstrInfo_8cpp.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">X86InstrInfo.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../dc/dc8/X86InstrInfo_8h_source.html">X86InstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d1/da1/X86_8h_source.html">X86.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../db/d7c/X86InstrBuilder_8h_source.html">X86InstrBuilder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/dbd/X86MachineFunctionInfo_8h_source.html">X86MachineFunctionInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dc/dd0/X86Subtarget_8h_source.html">X86Subtarget.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../db/dfa/X86TargetMachine_8h_source.html">X86TargetMachine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d98/STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../db/d77/LiveVariables_8h_source.html">llvm/CodeGen/LiveVariables.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d3/d65/MachineConstantPool_8h_source.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d1f/MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/d80/MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/d1f/MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d4/d5a/StackMaps_8h_source.html">llvm/CodeGen/StackMaps.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../db/df5/DerivedTypes_8h_source.html">llvm/IR/DerivedTypes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d1/d6b/LLVMContext_8h_source.html">llvm/IR/LLVMContext.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/d24/MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/d7b/MCExpr_8h_source.html">llvm/MC/MCExpr.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/db7/MCInst_8h_source.html">llvm/MC/MCInst.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d41/CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d3f/ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/d82/raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/d04/TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br/>
<code>#include &lt;limits&gt;</code><br/>
<code>#include &quot;X86GenInstrInfo.inc&quot;</code><br/>
</div>
<p><a href="../../d8/d72/X86InstrInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/dc9/structX86OpTblEntry.html">X86OpTblEntry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;x86-instr-<a class="el" href="../../da/d75/LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">GET_INSTRINFO_CTOR_DTOR</a></td></tr>
<tr class="separator:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a775634eda7917b3f2142895169300799"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br/>
&#160;&#160;<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799ae4e327424e502e7fb04ea9a22d3412a6">TB_INDEX_0</a> = 0, 
<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799ace73c3d1efdf695d37212bd436fa675c">TB_INDEX_1</a> = 1, 
<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a8c9768724e21a02d04d137b4c14e36e3">TB_INDEX_2</a> = 2, 
<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a52b2670cc1730cf0f1f5ae181e0470fa">TB_INDEX_3</a> = 3, 
<br/>
&#160;&#160;<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a50834daab82c1c30f6384a13a4680127">TB_INDEX_MASK</a> = 0xf, 
<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799aecaefff31e16433b60789777747f5dc3">TB_NO_REVERSE</a> = 1 &lt;&lt; 4, 
<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a0fe51bc2620334f4efc6e918939bec7d">TB_NO_FORWARD</a> = 1 &lt;&lt; 5, 
<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a4b1c412cfa1f5ab7b9eb9e041ec5203a">TB_FOLDED_LOAD</a> = 1 &lt;&lt; 6, 
<br/>
&#160;&#160;<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799adc1ef01bc47c19f8f2344f16139c52a2">TB_FOLDED_STORE</a> = 1 &lt;&lt; 7, 
<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a789bd76f56a6ad220f593ce81085a8c5">TB_ALIGN_SHIFT</a> = 8, 
<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799aa5a02028d5ede4404a22cbcb409a08fb">TB_ALIGN_NONE</a> = 0 &lt;&lt; TB_ALIGN_SHIFT, 
<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a9b210f68342794aa164677ce907328cf">TB_ALIGN_16</a> = 16 &lt;&lt; TB_ALIGN_SHIFT, 
<br/>
&#160;&#160;<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799ac0b7162fa4d154ed3dd41c93bd822611">TB_ALIGN_32</a> = 32 &lt;&lt; TB_ALIGN_SHIFT, 
<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a2fa8e83a3a09332e405c3caf1988da24">TB_ALIGN_64</a> = 64 &lt;&lt; TB_ALIGN_SHIFT, 
<a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a09bcb1a07fef11e4b680eb2c90986d3c">TB_ALIGN_MASK</a> = 0xff &lt;&lt; TB_ALIGN_SHIFT
<br/>
 }</td></tr>
<tr class="separator:a775634eda7917b3f2142895169300799"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a159c318e89a3ac46f2020da0309142c3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a159c318e89a3ac46f2020da0309142c3">isFrameLoadOpcode</a> (int Opcode)</td></tr>
<tr class="separator:a159c318e89a3ac46f2020da0309142c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0266e46a4cac213732f593e99518944f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a0266e46a4cac213732f593e99518944f">isFrameStoreOpcode</a> (int Opcode)</td></tr>
<tr class="separator:a0266e46a4cac213732f593e99518944f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5672648caffe7e1c3a2a5037b1ddfc0d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a5672648caffe7e1c3a2a5037b1ddfc0d">regIsPICBase</a> (unsigned BaseReg, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)</td></tr>
<tr class="separator:a5672648caffe7e1c3a2a5037b1ddfc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1703d177022f893845c16d8c1b168c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#aad1703d177022f893845c16d8c1b168c">hasLiveCondCodeDef</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:aad1703d177022f893845c16d8c1b168c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba16994f3ca44d8ca50526c83899463"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#abba16994f3ca44d8ca50526c83899463">getTruncatedShiftCount</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned ShiftAmtOperandIdx)</td></tr>
<tr class="separator:abba16994f3ca44d8ca50526c83899463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349feaf4bcc809481e099a4b5cbed1e2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a349feaf4bcc809481e099a4b5cbed1e2">isTruncatedShiftCountForLEA</a> (unsigned ShAmt)</td></tr>
<tr class="separator:a349feaf4bcc809481e099a4b5cbed1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e6a9e3de7abf101071b295a81e75d2c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a6e6a9e3de7abf101071b295a81e75d2c">getCondFromBranchOpc</a> (unsigned BrOpc)</td></tr>
<tr class="separator:a6e6a9e3de7abf101071b295a81e75d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe006ea905541241f162c9fc129a00b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#acfe006ea905541241f162c9fc129a00b">getCondFromSETOpc</a> (unsigned Opc)</td></tr>
<tr class="memdesc:acfe006ea905541241f162c9fc129a00b"><td class="mdescLeft">&#160;</td><td class="mdescRight">getCondFromSETOpc - return condition code of a SET opcode.  <a href="#acfe006ea905541241f162c9fc129a00b">More...</a><br/></td></tr>
<tr class="separator:acfe006ea905541241f162c9fc129a00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa1eed53016f5d7e12499da95c6bb8de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#aaa1eed53016f5d7e12499da95c6bb8de">getSwappedCondition</a> (<a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> CC)</td></tr>
<tr class="separator:aaa1eed53016f5d7e12499da95c6bb8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa612e3445dd582769ddde75a5c392414"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#aa612e3445dd582769ddde75a5c392414">isHReg</a> (unsigned Reg)</td></tr>
<tr class="memdesc:aa612e3445dd582769ddde75a5c392414"><td class="mdescLeft">&#160;</td><td class="mdescRight">isHReg - Test if the given register is a physical h register.  <a href="#aa612e3445dd582769ddde75a5c392414">More...</a><br/></td></tr>
<tr class="separator:aa612e3445dd582769ddde75a5c392414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c845e0c20ff3050cc964d56125c3f5"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a86c845e0c20ff3050cc964d56125c3f5">CopyToFromAsymmetricReg</a> (unsigned DestReg, unsigned SrcReg, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/daa/classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a86c845e0c20ff3050cc964d56125c3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af340f732fec66b02d7a96207a63a3983"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#af340f732fec66b02d7a96207a63a3983">MaskRegClassContains</a> (unsigned Reg)</td></tr>
<tr class="separator:af340f732fec66b02d7a96207a63a3983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154b95cc09fa78a4d398adb259b0de16"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a154b95cc09fa78a4d398adb259b0de16">copyPhysRegOpcode_AVX512</a> (unsigned &amp;DestReg, unsigned &amp;SrcReg)</td></tr>
<tr class="separator:a154b95cc09fa78a4d398adb259b0de16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d86287e15091756e5c76ad041daaf9"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a99d86287e15091756e5c76ad041daaf9">getLoadStoreRegOpcode</a> (unsigned Reg, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, bool isStackAligned, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/daa/classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI, bool load)</td></tr>
<tr class="separator:a99d86287e15091756e5c76ad041daaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a2420f203d397dc05bb05a7f226218"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a21a2420f203d397dc05bb05a7f226218">getStoreRegOpcode</a> (unsigned SrcReg, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, bool isStackAligned, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/daa/classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI)</td></tr>
<tr class="separator:a21a2420f203d397dc05bb05a7f226218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4904bc6c8c115d60693fba83092530bf"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a4904bc6c8c115d60693fba83092530bf">getLoadRegOpcode</a> (unsigned DestReg, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, bool isStackAligned, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/daa/classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI)</td></tr>
<tr class="separator:a4904bc6c8c115d60693fba83092530bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654643214ca83563f3a22bbcd05fd8b7"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a654643214ca83563f3a22bbcd05fd8b7">isRedundantFlagInstr</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *FlagI, unsigned SrcReg, unsigned SrcReg2, int ImmValue, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *OI)</td></tr>
<tr class="separator:a654643214ca83563f3a22bbcd05fd8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d654e503b7f1e1b04bcaebe6fd337f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a37d654e503b7f1e1b04bcaebe6fd337f">isDefConvertible</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:a37d654e503b7f1e1b04bcaebe6fd337f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44fa54d3e5a2f3a3a0c32b489626d7ba"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a44fa54d3e5a2f3a3a0c32b489626d7ba">isUseDefConvertible</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:a44fa54d3e5a2f3a3a0c32b489626d7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee96ecb8e8588a068aa3c1743b63352"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a> (<a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc)</td></tr>
<tr class="separator:afee96ecb8e8588a068aa3c1743b63352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ecf19c3cf3d24c1cb2373eaa1c190b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a05ecf19c3cf3d24c1cb2373eaa1c190b">FuseTwoAddrInst</a> (<a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, unsigned Opcode, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;MOs, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a05ecf19c3cf3d24c1cb2373eaa1c190b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92635a62ef7041326cfab6622f31fbb3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a92635a62ef7041326cfab6622f31fbb3">FuseInst</a> (<a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, unsigned Opcode, unsigned OpNo, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;MOs, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a92635a62ef7041326cfab6622f31fbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b309d19817a23368c2f80c0ab3bc53"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#ab0b309d19817a23368c2f80c0ab3bc53">MakeM0Inst</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, unsigned Opcode, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;MOs, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:ab0b309d19817a23368c2f80c0ab3bc53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef58f66dc90ab0544e383f6de45b06f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a0ef58f66dc90ab0544e383f6de45b06f">hasPartialRegUpdate</a> (unsigned Opcode)</td></tr>
<tr class="separator:a0ef58f66dc90ab0544e383f6de45b06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b51e6c6e8c50519899c08852de236c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#ad6b51e6c6e8c50519899c08852de236c">hasUndefRegUpdate</a> (unsigned Opcode)</td></tr>
<tr class="separator:ad6b51e6c6e8c50519899c08852de236c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a772a541f137327db635e21a1c8a2b7cd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a772a541f137327db635e21a1c8a2b7cd">lookup</a> (unsigned opcode, unsigned domain)</td></tr>
<tr class="separator:a772a541f137327db635e21a1c8a2b7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70d8135638492f2ecaf133579cde1f4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#aa70d8135638492f2ecaf133579cde1f4">lookupAVX2</a> (unsigned opcode, unsigned domain)</td></tr>
<tr class="separator:aa70d8135638492f2ecaf133579cde1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a0a26f2051d28a56b0132627dcb82c367"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a0a26f2051d28a56b0132627dcb82c367">NoFusing</a> (&quot;disable-spill-fusing&quot;, cl::desc(&quot;Disable fusing of spill code into <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a>&quot;))</td></tr>
<tr class="separator:a0a26f2051d28a56b0132627dcb82c367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a827cf856172b038da27ceb6b38d97f40"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a827cf856172b038da27ceb6b38d97f40">PrintFailedFusing</a> (&quot;print-failed-fuse-candidates&quot;, cl::desc(&quot;Print <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> that the allocator wants to&quot;&quot; fuse, but the X86 backend currently can't&quot;), cl::Hidden)</td></tr>
<tr class="separator:a827cf856172b038da27ceb6b38d97f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0fbc33aeabead735b7c93aec41638f7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#ae0fbc33aeabead735b7c93aec41638f7">ReMatPICStubLoad</a> (&quot;remat-pic-stub-load&quot;, cl::desc(&quot;Re-materialize load from stub in PIC mode&quot;), cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), cl::Hidden)</td></tr>
<tr class="separator:ae0fbc33aeabead735b7c93aec41638f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4908de854833bf9a67c1a28465c76a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a7e4908de854833bf9a67c1a28465c76a">ReplaceableInstrs</a> [][3]</td></tr>
<tr class="separator:a7e4908de854833bf9a67c1a28465c76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc561385866365c30e01079ece8ce04"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html#a7cc561385866365c30e01079ece8ce04">ReplaceableInstrsAVX2</a> [][3]</td></tr>
<tr class="separator:a7cc561385866365c30e01079ece8ce04"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;x86-instr-<a class="el" href="../../da/d75/LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00042">42</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a5d99008fb7e5cdc4774786d0743a2c4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_CTOR_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00044">44</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a775634eda7917b3f2142895169300799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799ae4e327424e502e7fb04ea9a22d3412a6"></a>TB_INDEX_0</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799ace73c3d1efdf695d37212bd436fa675c"></a>TB_INDEX_1</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799a8c9768724e21a02d04d137b4c14e36e3"></a>TB_INDEX_2</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799a52b2670cc1730cf0f1f5ae181e0470fa"></a>TB_INDEX_3</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799a50834daab82c1c30f6384a13a4680127"></a>TB_INDEX_MASK</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799aecaefff31e16433b60789777747f5dc3"></a>TB_NO_REVERSE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799a0fe51bc2620334f4efc6e918939bec7d"></a>TB_NO_FORWARD</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799a4b1c412cfa1f5ab7b9eb9e041ec5203a"></a>TB_FOLDED_LOAD</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799adc1ef01bc47c19f8f2344f16139c52a2"></a>TB_FOLDED_STORE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799a789bd76f56a6ad220f593ce81085a8c5"></a>TB_ALIGN_SHIFT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799aa5a02028d5ede4404a22cbcb409a08fb"></a>TB_ALIGN_NONE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799a9b210f68342794aa164677ce907328cf"></a>TB_ALIGN_16</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799ac0b7162fa4d154ed3dd41c93bd822611"></a>TB_ALIGN_32</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799a2fa8e83a3a09332e405c3caf1988da24"></a>TB_ALIGN_64</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a775634eda7917b3f2142895169300799a09bcb1a07fef11e4b680eb2c90986d3c"></a>TB_ALIGN_MASK</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00060">60</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;     {</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="comment">// Select which memory operand is being unfolded.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="comment">// (stored in bits 0 - 3)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799ae4e327424e502e7fb04ea9a22d3412a6">TB_INDEX_0</a>    = 0,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799ace73c3d1efdf695d37212bd436fa675c">TB_INDEX_1</a>    = 1,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a8c9768724e21a02d04d137b4c14e36e3">TB_INDEX_2</a>    = 2,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a52b2670cc1730cf0f1f5ae181e0470fa">TB_INDEX_3</a>    = 3,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a50834daab82c1c30f6384a13a4680127">TB_INDEX_MASK</a> = 0xf,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="comment">// Do not insert the reverse map (MemOp -&gt; RegOp) into the table.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="comment">// This may be needed because there is a many -&gt; one mapping.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799aecaefff31e16433b60789777747f5dc3">TB_NO_REVERSE</a>   = 1 &lt;&lt; 4,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">// Do not insert the forward map (RegOp -&gt; MemOp) into the table.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// This is needed for Native Client, which prohibits branch</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="comment">// instructions from using a memory operand.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a0fe51bc2620334f4efc6e918939bec7d">TB_NO_FORWARD</a>   = 1 &lt;&lt; 5,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a4b1c412cfa1f5ab7b9eb9e041ec5203a">TB_FOLDED_LOAD</a>  = 1 &lt;&lt; 6,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799adc1ef01bc47c19f8f2344f16139c52a2">TB_FOLDED_STORE</a> = 1 &lt;&lt; 7,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">// Minimum alignment required for load/store.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// Used for RegOp-&gt;MemOp conversion.</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// (stored in bits 8 - 15)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a789bd76f56a6ad220f593ce81085a8c5">TB_ALIGN_SHIFT</a> = 8,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799aa5a02028d5ede4404a22cbcb409a08fb">TB_ALIGN_NONE</a>  =    0 &lt;&lt; <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a789bd76f56a6ad220f593ce81085a8c5">TB_ALIGN_SHIFT</a>,</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a9b210f68342794aa164677ce907328cf">TB_ALIGN_16</a>    =   16 &lt;&lt; <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a789bd76f56a6ad220f593ce81085a8c5">TB_ALIGN_SHIFT</a>,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799ac0b7162fa4d154ed3dd41c93bd822611">TB_ALIGN_32</a>    =   32 &lt;&lt; <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a789bd76f56a6ad220f593ce81085a8c5">TB_ALIGN_SHIFT</a>,</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a2fa8e83a3a09332e405c3caf1988da24">TB_ALIGN_64</a>    =   64 &lt;&lt; <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a789bd76f56a6ad220f593ce81085a8c5">TB_ALIGN_SHIFT</a>,</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a09bcb1a07fef11e4b680eb2c90986d3c">TB_ALIGN_MASK</a>  = 0xff &lt;&lt; <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a789bd76f56a6ad220f593ce81085a8c5">TB_ALIGN_SHIFT</a></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;};</div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799a4b1c412cfa1f5ab7b9eb9e041ec5203a"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a4b1c412cfa1f5ab7b9eb9e041ec5203a">TB_FOLDED_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00078">X86InstrInfo.cpp:78</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799aecaefff31e16433b60789777747f5dc3"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799aecaefff31e16433b60789777747f5dc3">TB_NO_REVERSE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00071">X86InstrInfo.cpp:71</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799ae4e327424e502e7fb04ea9a22d3412a6"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799ae4e327424e502e7fb04ea9a22d3412a6">TB_INDEX_0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00063">X86InstrInfo.cpp:63</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799a0fe51bc2620334f4efc6e918939bec7d"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a0fe51bc2620334f4efc6e918939bec7d">TB_NO_FORWARD</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00076">X86InstrInfo.cpp:76</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799aa5a02028d5ede4404a22cbcb409a08fb"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799aa5a02028d5ede4404a22cbcb409a08fb">TB_ALIGN_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00085">X86InstrInfo.cpp:85</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799a09bcb1a07fef11e4b680eb2c90986d3c"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a09bcb1a07fef11e4b680eb2c90986d3c">TB_ALIGN_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00089">X86InstrInfo.cpp:89</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799a789bd76f56a6ad220f593ce81085a8c5"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a789bd76f56a6ad220f593ce81085a8c5">TB_ALIGN_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00084">X86InstrInfo.cpp:84</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799ac0b7162fa4d154ed3dd41c93bd822611"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799ac0b7162fa4d154ed3dd41c93bd822611">TB_ALIGN_32</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00087">X86InstrInfo.cpp:87</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799a2fa8e83a3a09332e405c3caf1988da24"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a2fa8e83a3a09332e405c3caf1988da24">TB_ALIGN_64</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00088">X86InstrInfo.cpp:88</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799a52b2670cc1730cf0f1f5ae181e0470fa"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a52b2670cc1730cf0f1f5ae181e0470fa">TB_INDEX_3</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00066">X86InstrInfo.cpp:66</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799ace73c3d1efdf695d37212bd436fa675c"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799ace73c3d1efdf695d37212bd436fa675c">TB_INDEX_1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00064">X86InstrInfo.cpp:64</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799adc1ef01bc47c19f8f2344f16139c52a2"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799adc1ef01bc47c19f8f2344f16139c52a2">TB_FOLDED_STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00079">X86InstrInfo.cpp:79</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799a9b210f68342794aa164677ce907328cf"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a9b210f68342794aa164677ce907328cf">TB_ALIGN_16</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00086">X86InstrInfo.cpp:86</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799a8c9768724e21a02d04d137b4c14e36e3"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a8c9768724e21a02d04d137b4c14e36e3">TB_INDEX_2</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00065">X86InstrInfo.cpp:65</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a775634eda7917b3f2142895169300799a50834daab82c1c30f6384a13a4680127"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a775634eda7917b3f2142895169300799a50834daab82c1c30f6384a13a4680127">TB_INDEX_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00067">X86InstrInfo.cpp:67</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a154b95cc09fa78a4d398adb259b0de16"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned copyPhysRegOpcode_AVX512 </td>
          <td>(</td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03073">3073</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;                                                                       {</div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;  <span class="keywordflow">if</span> (X86::VR128XRegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg, SrcReg) ||</div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;      X86::VR256XRegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg, SrcReg) ||</div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;      X86::VR512RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg, SrcReg)) {</div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;     DestReg = <a class="code" href="../../d9/d4a/namespacellvm.html#a64e4894ad3ddeb76ac44a947994690da">get512BitSuperRegister</a>(DestReg);</div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;     SrcReg = <a class="code" href="../../d9/d4a/namespacellvm.html#a64e4894ad3ddeb76ac44a947994690da">get512BitSuperRegister</a>(SrcReg);</div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;     <span class="keywordflow">return</span> X86::VMOVAPSZrr;</div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;  }</div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#af340f732fec66b02d7a96207a63a3983">MaskRegClassContains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;      <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#af340f732fec66b02d7a96207a63a3983">MaskRegClassContains</a>(SrcReg))</div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;    <span class="keywordflow">return</span> X86::KMOVWkk;</div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#af340f732fec66b02d7a96207a63a3983">MaskRegClassContains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;      (X86::GR32RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg) ||</div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;       X86::GR16RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg) ||</div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;       X86::GR8RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg))) {</div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;    SrcReg = <a class="code" href="../../d9/d4a/namespacellvm.html#aeea7fd2e801b71e4b49d6e6aa2efea5c">getX86SubSuperRegister</a>(SrcReg, MVT::i32);</div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;    <span class="keywordflow">return</span> X86::KMOVWkr;</div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;  }</div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;  <span class="keywordflow">if</span> ((X86::GR32RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg) ||</div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;       X86::GR16RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg) ||</div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;       X86::GR8RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) &amp;&amp;</div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;       <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#af340f732fec66b02d7a96207a63a3983">MaskRegClassContains</a>(SrcReg)) {</div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;    DestReg = <a class="code" href="../../d9/d4a/namespacellvm.html#aeea7fd2e801b71e4b49d6e6aa2efea5c">getX86SubSuperRegister</a>(DestReg, MVT::i32);</div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;    <span class="keywordflow">return</span> X86::KMOVWrk;</div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;  }</div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;}</div>
<div class="ttc" id="Value_8cpp_html_a0dc0b399b3dd3e596ac5af5850dbbf8a"><div class="ttname"><a href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a></div><div class="ttdeci">static bool contains(SmallPtrSet&lt; ConstantExpr *, 4 &gt; &amp;Cache, ConstantExpr *Expr, Constant *C)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d74/Value_8cpp_source.html#l00306">Value.cpp:306</a></div></div>
<div class="ttc" id="namespacellvm_html_aeea7fd2e801b71e4b49d6e6aa2efea5c"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#aeea7fd2e801b71e4b49d6e6aa2efea5c">llvm::getX86SubSuperRegister</a></div><div class="ttdeci">unsigned getX86SubSuperRegister(unsigned Reg, MVT::SimpleValueType VT, bool High)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/db7/X86RegisterInfo_8cpp_source.html#l00534">X86RegisterInfo.cpp:534</a></div></div>
<div class="ttc" id="namespacellvm_html_a64e4894ad3ddeb76ac44a947994690da"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a64e4894ad3ddeb76ac44a947994690da">llvm::get512BitSuperRegister</a></div><div class="ttdeci">unsigned get512BitSuperRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/db7/X86RegisterInfo_8cpp_source.html#l00707">X86RegisterInfo.cpp:707</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_af340f732fec66b02d7a96207a63a3983"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#af340f732fec66b02d7a96207a63a3983">MaskRegClassContains</a></div><div class="ttdeci">static bool MaskRegClassContains(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03067">X86InstrInfo.cpp:3067</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a86c845e0c20ff3050cc964d56125c3f5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned CopyToFromAsymmetricReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/daa/classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03026">3026</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;                                                                       {</div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;</div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;  <span class="comment">// SrcReg(VR128) -&gt; DestReg(GR64)</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;  <span class="comment">// SrcReg(VR64)  -&gt; DestReg(GR64)</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;  <span class="comment">// SrcReg(GR64)  -&gt; DestReg(VR128)</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;  <span class="comment">// SrcReg(GR64)  -&gt; DestReg(VR64)</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;</div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;  <span class="keywordtype">bool</span> HasAVX = Subtarget.<a class="code" href="../../d9/daa/classllvm_1_1X86Subtarget.html#ac9cfb5edfc4b0b419f87c36c624d2d84">hasAVX</a>();</div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;  <span class="keywordtype">bool</span> HasAVX512 = Subtarget.<a class="code" href="../../d9/daa/classllvm_1_1X86Subtarget.html#a7b61cdafc8745d283f3721381f2853f2">hasAVX512</a>();</div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;  <span class="keywordflow">if</span> (X86::GR64RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) {</div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;    <span class="keywordflow">if</span> (X86::VR128XRegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg))</div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;      <span class="comment">// Copy from a VR128 register to a GR64 register.</span></div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;      <span class="keywordflow">return</span> HasAVX512 ? X86::VMOVPQIto64Zrr: (HasAVX ? X86::VMOVPQIto64rr :</div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;                                               X86::MOVPQIto64rr);</div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;    <span class="keywordflow">if</span> (X86::VR64RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg))</div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;      <span class="comment">// Copy from a VR64 register to a GR64 register.</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;      <span class="keywordflow">return</span> X86::MOVSDto64rr;</div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::GR64RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg)) {</div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;    <span class="comment">// Copy from a GR64 register to a VR128 register.</span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;    <span class="keywordflow">if</span> (X86::VR128XRegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg))</div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;      <span class="keywordflow">return</span> HasAVX512 ? X86::VMOV64toPQIZrr: (HasAVX ? X86::VMOV64toPQIrr :</div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;                                               X86::MOV64toPQIrr);</div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;    <span class="comment">// Copy from a GR64 register to a VR64 register.</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;    <span class="keywordflow">if</span> (X86::VR64RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg))</div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;      <span class="keywordflow">return</span> X86::MOV64toSDrr;</div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;  }</div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;</div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;  <span class="comment">// SrcReg(FR32) -&gt; DestReg(GR32)</span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;  <span class="comment">// SrcReg(GR32) -&gt; DestReg(FR32)</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;</div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;  <span class="keywordflow">if</span> (X86::GR32RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg) &amp;&amp; X86::FR32XRegClass.contains(SrcReg))</div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;    <span class="comment">// Copy from a FR32 register to a GR32 register.</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;    <span class="keywordflow">return</span> HasAVX512 ? X86::VMOVSS2DIZrr : (HasAVX ? X86::VMOVSS2DIrr : X86::MOVSS2DIrr);</div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;</div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;  <span class="keywordflow">if</span> (X86::FR32XRegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg) &amp;&amp; X86::GR32RegClass.contains(SrcReg))</div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;    <span class="comment">// Copy from a GR32 register to a FR32 register.</span></div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;    <span class="keywordflow">return</span> HasAVX512 ? X86::VMOVDI2SSZrr : (HasAVX ? X86::VMOVDI2SSrr : X86::MOVDI2SSrr);</div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;}</div>
<div class="ttc" id="Value_8cpp_html_a0dc0b399b3dd3e596ac5af5850dbbf8a"><div class="ttname"><a href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a></div><div class="ttdeci">static bool contains(SmallPtrSet&lt; ConstantExpr *, 4 &gt; &amp;Cache, ConstantExpr *Expr, Constant *C)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d74/Value_8cpp_source.html#l00306">Value.cpp:306</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a7b61cdafc8745d283f3721381f2853f2"><div class="ttname"><a href="../../d9/daa/classllvm_1_1X86Subtarget.html#a7b61cdafc8745d283f3721381f2853f2">llvm::X86Subtarget::hasAVX512</a></div><div class="ttdeci">bool hasAVX512() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd0/X86Subtarget_8h_source.html#l00319">X86Subtarget.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_ac9cfb5edfc4b0b419f87c36c624d2d84"><div class="ttname"><a href="../../d9/daa/classllvm_1_1X86Subtarget.html#ac9cfb5edfc4b0b419f87c36c624d2d84">llvm::X86Subtarget::hasAVX</a></div><div class="ttdeci">bool hasAVX() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd0/X86Subtarget_8h_source.html#l00317">X86Subtarget.h:317</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afee96ecb8e8588a068aa3c1743b63352"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool Expand2AddrUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Expand2AddrUndef - Expand a single-def pseudo instruction to a two-addr instruction with two undef reads of the register being defined. This is used for mapping: xmm4 = V_SET0 to: xmm4 = PXORrr xmm4&lt;undef&gt;, xmm4&lt;undef&gt; </p>

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03949">3949</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;                                                      {</div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>() == 3 &amp;&amp; <span class="stringliteral">&quot;Expected two-addr instruction.&quot;</span>);</div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MIB-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;  MIB-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(Desc);</div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;</div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;  <span class="comment">// MachineInstr::addOperand() will insert explicit operands before any</span></div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;  <span class="comment">// implicit operands.</span></div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;  MIB.<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Reg, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964ccab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>).<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Reg, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964ccab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;  <span class="comment">// But we don&#39;t trust that.</span></div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(MIB-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == Reg &amp;&amp;</div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;         MIB-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == Reg &amp;&amp; <span class="stringliteral">&quot;Misplaced operand&quot;</span>);</div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964ccab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964ccab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00035">MachineInstrBuilder.h:35</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l01079">MachineInstr.h:1079</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a55194ec3a1e49d04eab64e993e614246"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. Note that variadic (isVari...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00190">MCInstrDesc.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a92635a62ef7041326cfab6622f31fbb3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* FuseInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MOs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04030">4030</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;                                                                            {</div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;  <span class="comment">// Omit the implicit operands, something BuildMI can&#39;t do.</span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#af3607186e9eb9417ccb6c852aa8b83dd">CreateMachineInstr</a>(TII.<a class="code" href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(Opcode),</div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;                                              MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">true</span>);</div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(MF, NewMI);</div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;</div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); i != e; ++i) {</div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;    <span class="keywordflow">if</span> (i == OpNo) {</div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;      <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Expected to fold into reg operand!&quot;</span>);</div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;      <span class="keywordtype">unsigned</span> NumAddrOps = MOs.<a class="code" href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>();</div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumAddrOps; ++i)</div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;        MIB.addOperand(MOs[i]);</div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;      <span class="keywordflow">if</span> (NumAddrOps &lt; 4)  <span class="comment">// FrameIndex only</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;        <a class="code" href="../../d9/d4a/namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">addOffset</a>(MIB, 0);</div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;      MIB.addOperand(MO);</div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;    }</div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;  }</div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;  <span class="keywordflow">return</span> MIB;</div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a22a311dfe4c28a897de8a9365a4f0a84"><div class="ttname"><a href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">llvm::SmallVectorTemplateCommon&lt; T &gt;::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00128">SmallVector.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_af3607186e9eb9417ccb6c852aa8b83dd"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#af3607186e9eb9417ccb6c852aa8b83dd">llvm::MachineFunction::CreateMachineInstr</a></div><div class="ttdeci">MachineInstr * CreateMachineInstr(const MCInstrDesc &amp;MCID, DebugLoc DL, bool NoImp=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d76/MachineFunction_8cpp_source.html#l00179">MachineFunction.cpp:179</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_ab16f5a81fccfe4b7f645ba5a74ffad02"><div class="ttname"><a href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d74/MCInstrInfo_8h_source.html#l00048">MCInstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_html_ac69ffa25019a9273380556dacb1ba33b"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">llvm::addOffset</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; addOffset(const MachineInstrBuilder &amp;MIB, int Offset)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d7c/X86InstrBuilder_8h_source.html#l00099">X86InstrBuilder.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a05ecf19c3cf3d24c1cb2373eaa1c190b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* FuseTwoAddrInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MOs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04002">4002</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;                                                                 {</div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;  <span class="comment">// Create the base instruction with the memory operand as the first part.</span></div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;  <span class="comment">// Omit the implicit operands, something BuildMI can&#39;t do.</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#af3607186e9eb9417ccb6c852aa8b83dd">CreateMachineInstr</a>(TII.<a class="code" href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(Opcode),</div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;                                              MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">true</span>);</div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(MF, NewMI);</div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;  <span class="keywordtype">unsigned</span> NumAddrOps = MOs.<a class="code" href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>();</div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumAddrOps; ++i)</div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;    MIB.addOperand(MOs[i]);</div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;  <span class="keywordflow">if</span> (NumAddrOps &lt; 4)  <span class="comment">// FrameIndex only</span></div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">addOffset</a>(MIB, 0);</div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;</div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;  <span class="comment">// Loop over the rest of the ri operands, converting them over.</span></div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>()-2;</div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumOps; ++i) {</div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i+2);</div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;    MIB.addOperand(MO);</div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;  }</div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = NumOps+2, e = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); i != e; ++i) {</div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;    MIB.addOperand(MO);</div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;  }</div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;  <span class="keywordflow">return</span> MIB;</div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a22a311dfe4c28a897de8a9365a4f0a84"><div class="ttname"><a href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">llvm::SmallVectorTemplateCommon&lt; T &gt;::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00128">SmallVector.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_af3607186e9eb9417ccb6c852aa8b83dd"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#af3607186e9eb9417ccb6c852aa8b83dd">llvm::MachineFunction::CreateMachineInstr</a></div><div class="ttdeci">MachineInstr * CreateMachineInstr(const MCInstrDesc &amp;MCID, DebugLoc DL, bool NoImp=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d76/MachineFunction_8cpp_source.html#l00179">MachineFunction.cpp:179</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00266">MachineInstr.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_ab16f5a81fccfe4b7f645ba5a74ffad02"><div class="ttname"><a href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d74/MCInstrInfo_8h_source.html#l00048">MCInstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_html_ac69ffa25019a9273380556dacb1ba33b"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">llvm::addOffset</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; addOffset(const MachineInstrBuilder &amp;MIB, int Offset)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d7c/X86InstrBuilder_8h_source.html#l00099">X86InstrBuilder.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a55194ec3a1e49d04eab64e993e614246"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. Note that variadic (isVari...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00190">MCInstrDesc.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6e6a9e3de7abf101071b295a81e75d2c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> getCondFromBranchOpc </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>BrOpc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02506">2506</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;                                                        {</div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;  <span class="keywordflow">switch</span> (BrOpc) {</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a8b5ee3658c4c3079d46149a67fd28d42">X86::COND_INVALID</a>;</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;  <span class="keywordflow">case</span> X86::JE_4:  <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a9ab0abab4103760114641549115f27c7">X86::COND_E</a>;</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;  <span class="keywordflow">case</span> X86::JNE_4: <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78ad1e5320e97965e267a708091630eace9">X86::COND_NE</a>;</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;  <span class="keywordflow">case</span> X86::JL_4:  <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a332aebe24667c7f27b767cf8cba3c7a6">X86::COND_L</a>;</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;  <span class="keywordflow">case</span> X86::JLE_4: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">X86::COND_LE</a>;</div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;  <span class="keywordflow">case</span> X86::JG_4:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">X86::COND_G</a>;</div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;  <span class="keywordflow">case</span> X86::JGE_4: <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78aa8b4478689447a25948aa540cd992e43">X86::COND_GE</a>;</div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  <span class="keywordflow">case</span> X86::JB_4:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>;</div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;  <span class="keywordflow">case</span> X86::JBE_4: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">X86::COND_BE</a>;</div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;  <span class="keywordflow">case</span> X86::JA_4:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">X86::COND_A</a>;</div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;  <span class="keywordflow">case</span> X86::JAE_4: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">X86::COND_AE</a>;</div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;  <span class="keywordflow">case</span> X86::JS_4:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">X86::COND_S</a>;</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;  <span class="keywordflow">case</span> X86::JNS_4: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">X86::COND_NS</a>;</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;  <span class="keywordflow">case</span> X86::JP_4:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">X86::COND_P</a>;</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;  <span class="keywordflow">case</span> X86::JNP_4: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">X86::COND_NP</a>;</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;  <span class="keywordflow">case</span> X86::JO_4:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">X86::COND_O</a>;</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <span class="keywordflow">case</span> X86::JNO_4: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">X86::COND_NO</a>;</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;  }</div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">llvm::X86::COND_NO</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00043">X86InstrInfo.h:43</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78aa8b4478689447a25948aa540cd992e43"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78aa8b4478689447a25948aa540cd992e43">MSP430CC::COND_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00028">MSP430.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">llvm::X86::COND_A</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00033">X86InstrInfo.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">llvm::X86::COND_B</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00035">X86InstrInfo.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">llvm::X86::COND_P</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00047">X86InstrInfo.h:47</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78a9ab0abab4103760114641549115f27c7"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a9ab0abab4103760114641549115f27c7">MSP430CC::COND_E</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00024">MSP430.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">llvm::X86::COND_O</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00046">X86InstrInfo.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">llvm::X86::COND_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00041">X86InstrInfo.h:41</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78ad1e5320e97965e267a708091630eace9"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78ad1e5320e97965e267a708091630eace9">MSP430CC::COND_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00025">MSP430.h:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">llvm::X86::COND_AE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00034">X86InstrInfo.h:34</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78a8b5ee3658c4c3079d46149a67fd28d42"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a8b5ee3658c4c3079d46149a67fd28d42">MSP430CC::COND_INVALID</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00031">MSP430.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">llvm::X86::COND_BE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00036">X86InstrInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">llvm::X86::COND_S</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00048">X86InstrInfo.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">llvm::X86::COND_G</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00038">X86InstrInfo.h:38</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">llvm::X86::COND_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00045">X86InstrInfo.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">llvm::X86::COND_NP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00044">X86InstrInfo.h:44</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78a332aebe24667c7f27b767cf8cba3c7a6"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a332aebe24667c7f27b767cf8cba3c7a6">MSP430CC::COND_L</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00029">MSP430.h:29</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="acfe006ea905541241f162c9fc129a00b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> getCondFromSETOpc </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getCondFromSETOpc - return condition code of a SET opcode. </p>

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02529">2529</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;                                                   {</div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a8b5ee3658c4c3079d46149a67fd28d42">X86::COND_INVALID</a>;</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;  <span class="keywordflow">case</span> X86::SETAr:  <span class="keywordflow">case</span> X86::SETAm:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">X86::COND_A</a>;</div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;  <span class="keywordflow">case</span> X86::SETAEr: <span class="keywordflow">case</span> X86::SETAEm: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">X86::COND_AE</a>;</div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;  <span class="keywordflow">case</span> X86::SETBr:  <span class="keywordflow">case</span> X86::SETBm:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>;</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;  <span class="keywordflow">case</span> X86::SETBEr: <span class="keywordflow">case</span> X86::SETBEm: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">X86::COND_BE</a>;</div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;  <span class="keywordflow">case</span> X86::SETEr:  <span class="keywordflow">case</span> X86::SETEm:  <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a9ab0abab4103760114641549115f27c7">X86::COND_E</a>;</div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;  <span class="keywordflow">case</span> X86::SETGr:  <span class="keywordflow">case</span> X86::SETGm:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">X86::COND_G</a>;</div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;  <span class="keywordflow">case</span> X86::SETGEr: <span class="keywordflow">case</span> X86::SETGEm: <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78aa8b4478689447a25948aa540cd992e43">X86::COND_GE</a>;</div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;  <span class="keywordflow">case</span> X86::SETLr:  <span class="keywordflow">case</span> X86::SETLm:  <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a332aebe24667c7f27b767cf8cba3c7a6">X86::COND_L</a>;</div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  <span class="keywordflow">case</span> X86::SETLEr: <span class="keywordflow">case</span> X86::SETLEm: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">X86::COND_LE</a>;</div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;  <span class="keywordflow">case</span> X86::SETNEr: <span class="keywordflow">case</span> X86::SETNEm: <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78ad1e5320e97965e267a708091630eace9">X86::COND_NE</a>;</div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;  <span class="keywordflow">case</span> X86::SETNOr: <span class="keywordflow">case</span> X86::SETNOm: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">X86::COND_NO</a>;</div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;  <span class="keywordflow">case</span> X86::SETNPr: <span class="keywordflow">case</span> X86::SETNPm: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">X86::COND_NP</a>;</div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;  <span class="keywordflow">case</span> X86::SETNSr: <span class="keywordflow">case</span> X86::SETNSm: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">X86::COND_NS</a>;</div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;  <span class="keywordflow">case</span> X86::SETOr:  <span class="keywordflow">case</span> X86::SETOm:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">X86::COND_O</a>;</div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;  <span class="keywordflow">case</span> X86::SETPr:  <span class="keywordflow">case</span> X86::SETPm:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">X86::COND_P</a>;</div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;  <span class="keywordflow">case</span> X86::SETSr:  <span class="keywordflow">case</span> X86::SETSm:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">X86::COND_S</a>;</div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;  }</div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">llvm::X86::COND_NO</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00043">X86InstrInfo.h:43</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78aa8b4478689447a25948aa540cd992e43"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78aa8b4478689447a25948aa540cd992e43">MSP430CC::COND_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00028">MSP430.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">llvm::X86::COND_A</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00033">X86InstrInfo.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">llvm::X86::COND_B</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00035">X86InstrInfo.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">llvm::X86::COND_P</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00047">X86InstrInfo.h:47</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78a9ab0abab4103760114641549115f27c7"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a9ab0abab4103760114641549115f27c7">MSP430CC::COND_E</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00024">MSP430.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">llvm::X86::COND_O</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00046">X86InstrInfo.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">llvm::X86::COND_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00041">X86InstrInfo.h:41</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78ad1e5320e97965e267a708091630eace9"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78ad1e5320e97965e267a708091630eace9">MSP430CC::COND_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00025">MSP430.h:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">llvm::X86::COND_AE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00034">X86InstrInfo.h:34</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78a8b5ee3658c4c3079d46149a67fd28d42"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a8b5ee3658c4c3079d46149a67fd28d42">MSP430CC::COND_INVALID</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00031">MSP430.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">llvm::X86::COND_BE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00036">X86InstrInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">llvm::X86::COND_S</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00048">X86InstrInfo.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">llvm::X86::COND_G</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00038">X86InstrInfo.h:38</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">llvm::X86::COND_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00045">X86InstrInfo.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">llvm::X86::COND_NP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00044">X86InstrInfo.h:44</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78a332aebe24667c7f27b767cf8cba3c7a6"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a332aebe24667c7f27b767cf8cba3c7a6">MSP430CC::COND_L</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00029">MSP430.h:29</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4904bc6c8c115d60693fba83092530bf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getLoadRegOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isStackAligned</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/daa/classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03274">3274</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;                                                          {</div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a99d86287e15091756e5c76ad041daaf9">getLoadStoreRegOpcode</a>(DestReg, RC, isStackAligned, STI, <span class="keyword">true</span>);</div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;}</div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a99d86287e15091756e5c76ad041daaf9"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a99d86287e15091756e5c76ad041daaf9">getLoadStoreRegOpcode</a></div><div class="ttdeci">static unsigned getLoadStoreRegOpcode(unsigned Reg, const TargetRegisterClass *RC, bool isStackAligned, const X86Subtarget &amp;STI, bool load)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03179">X86InstrInfo.cpp:3179</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a99d86287e15091756e5c76ad041daaf9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getLoadStoreRegOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isStackAligned</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/daa/classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>load</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03179">3179</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;                                                 {</div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="../../d9/daa/classllvm_1_1X86Subtarget.html#a7b61cdafc8745d283f3721381f2853f2">hasAVX512</a>()) {</div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;    <span class="keywordflow">if</span> (X86::VK8RegClass.hasSubClassEq(RC)  ||</div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;      X86::VK16RegClass.hasSubClassEq(RC))</div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;      <span class="keywordflow">return</span> load ? X86::KMOVWkm : X86::KMOVWmk;</div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;    <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() == 4 &amp;&amp; X86::FR32XRegClass.hasSubClassEq(RC))</div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;      <span class="keywordflow">return</span> load ? X86::VMOVSSZrm : X86::VMOVSSZmr;</div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;    <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() == 8 &amp;&amp; X86::FR64XRegClass.hasSubClassEq(RC))</div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;      <span class="keywordflow">return</span> load ? X86::VMOVSDZrm : X86::VMOVSDZmr;</div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;    <span class="keywordflow">if</span> (X86::VR512RegClass.hasSubClassEq(RC))</div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;      <span class="keywordflow">return</span> load ? X86::VMOVUPSZrm : X86::VMOVUPSZmr;</div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;  }</div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;</div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;  <span class="keywordtype">bool</span> HasAVX = STI.<a class="code" href="../../d9/daa/classllvm_1_1X86Subtarget.html#ac9cfb5edfc4b0b419f87c36c624d2d84">hasAVX</a>();</div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;  <span class="keywordflow">switch</span> (RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>()) {</div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown spill size&quot;</span>);</div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;  <span class="keywordflow">case</span> 1:</div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(X86::GR8RegClass.hasSubClassEq(RC) &amp;&amp; <span class="stringliteral">&quot;Unknown 1-byte regclass&quot;</span>);</div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;    <span class="keywordflow">if</span> (STI.<a class="code" href="../../d9/daa/classllvm_1_1X86Subtarget.html#a5314399c907d77b514ec837e8527a9de">is64Bit</a>())</div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;      <span class="comment">// Copying to or from a physical H register on x86-64 requires a NOREX</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;      <span class="comment">// move.  Otherwise use a normal move.</span></div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#aa612e3445dd582769ddde75a5c392414">isHReg</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) || X86::GR8_ABCD_HRegClass.hasSubClassEq(RC))</div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;        <span class="keywordflow">return</span> load ? X86::MOV8rm_NOREX : X86::MOV8mr_NOREX;</div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;    <span class="keywordflow">return</span> load ? X86::MOV8rm : X86::MOV8mr;</div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;  <span class="keywordflow">case</span> 2:</div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(X86::GR16RegClass.hasSubClassEq(RC) &amp;&amp; <span class="stringliteral">&quot;Unknown 2-byte regclass&quot;</span>);</div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;    <span class="keywordflow">return</span> load ? X86::MOV16rm : X86::MOV16mr;</div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;    <span class="keywordflow">if</span> (X86::GR32RegClass.hasSubClassEq(RC))</div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;      <span class="keywordflow">return</span> load ? X86::MOV32rm : X86::MOV32mr;</div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;    <span class="keywordflow">if</span> (X86::FR32RegClass.hasSubClassEq(RC))</div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;      <span class="keywordflow">return</span> load ?</div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;        (HasAVX ? X86::VMOVSSrm : X86::MOVSSrm) :</div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;        (HasAVX ? X86::VMOVSSmr : X86::MOVSSmr);</div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;    <span class="keywordflow">if</span> (X86::RFP32RegClass.hasSubClassEq(RC))</div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;      <span class="keywordflow">return</span> load ? X86::LD_Fp32m : X86::ST_Fp32m;</div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown 4-byte regclass&quot;</span>);</div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;    <span class="keywordflow">if</span> (X86::GR64RegClass.hasSubClassEq(RC))</div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;      <span class="keywordflow">return</span> load ? X86::MOV64rm : X86::MOV64mr;</div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;    <span class="keywordflow">if</span> (X86::FR64RegClass.hasSubClassEq(RC))</div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;      <span class="keywordflow">return</span> load ?</div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;        (HasAVX ? X86::VMOVSDrm : X86::MOVSDrm) :</div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;        (HasAVX ? X86::VMOVSDmr : X86::MOVSDmr);</div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;    <span class="keywordflow">if</span> (X86::VR64RegClass.hasSubClassEq(RC))</div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;      <span class="keywordflow">return</span> load ? X86::MMX_MOVQ64rm : X86::MMX_MOVQ64mr;</div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;    <span class="keywordflow">if</span> (X86::RFP64RegClass.hasSubClassEq(RC))</div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;      <span class="keywordflow">return</span> load ? X86::LD_Fp64m : X86::ST_Fp64m;</div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown 8-byte regclass&quot;</span>);</div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;  <span class="keywordflow">case</span> 10:</div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(X86::RFP80RegClass.hasSubClassEq(RC) &amp;&amp; <span class="stringliteral">&quot;Unknown 10-byte regclass&quot;</span>);</div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;    <span class="keywordflow">return</span> load ? X86::LD_Fp80m : X86::ST_FpP80m;</div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;  <span class="keywordflow">case</span> 16: {</div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>((X86::VR128RegClass.hasSubClassEq(RC) ||</div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;            X86::VR128XRegClass.hasSubClassEq(RC))&amp;&amp; <span class="stringliteral">&quot;Unknown 16-byte regclass&quot;</span>);</div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;    <span class="comment">// If stack is realigned we can use aligned stores.</span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;    <span class="keywordflow">if</span> (isStackAligned)</div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;      <span class="keywordflow">return</span> load ?</div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;        (HasAVX ? X86::VMOVAPSrm : X86::MOVAPSrm) :</div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;        (HasAVX ? X86::VMOVAPSmr : X86::MOVAPSmr);</div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;      <span class="keywordflow">return</span> load ?</div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;        (HasAVX ? X86::VMOVUPSrm : X86::MOVUPSrm) :</div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;        (HasAVX ? X86::VMOVUPSmr : X86::MOVUPSmr);</div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  }</div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>((X86::VR256RegClass.hasSubClassEq(RC) ||</div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;            X86::VR256XRegClass.hasSubClassEq(RC)) &amp;&amp; <span class="stringliteral">&quot;Unknown 32-byte regclass&quot;</span>);</div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;    <span class="comment">// If stack is realigned we can use aligned stores.</span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;    <span class="keywordflow">if</span> (isStackAligned)</div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;      <span class="keywordflow">return</span> load ? X86::VMOVAPSYrm : X86::VMOVAPSYmr;</div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;      <span class="keywordflow">return</span> load ? X86::VMOVUPSYrm : X86::VMOVUPSYmr;</div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(X86::VR512RegClass.hasSubClassEq(RC) &amp;&amp; <span class="stringliteral">&quot;Unknown 64-byte regclass&quot;</span>);</div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;    <span class="keywordflow">if</span> (isStackAligned)</div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;      <span class="keywordflow">return</span> load ? X86::VMOVAPSZrm : X86::VMOVAPSZmr;</div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;      <span class="keywordflow">return</span> load ? X86::VMOVUPSZrm : X86::VMOVUPSZmr;</div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;  }</div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ae220352610e3badb61763dcbae9b7a6f"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">llvm::TargetRegisterClass::getSize</a></div><div class="ttdeci">unsigned getSize() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00087">TargetRegisterInfo.h:87</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a5314399c907d77b514ec837e8527a9de"><div class="ttname"><a href="../../d9/daa/classllvm_1_1X86Subtarget.html#a5314399c907d77b514ec837e8527a9de">llvm::X86Subtarget::is64Bit</a></div><div class="ttdeci">bool is64Bit() const </div><div class="ttdoc">Is this x86_64? (disregarding specific ABI / programming model) </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd0/X86Subtarget_8h_source.html#l00283">X86Subtarget.h:283</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_aa612e3445dd582769ddde75a5c392414"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#aa612e3445dd582769ddde75a5c392414">isHReg</a></div><div class="ttdeci">static bool isHReg(unsigned Reg)</div><div class="ttdoc">isHReg - Test if the given register is a physical h register. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03021">X86InstrInfo.cpp:3021</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a7b61cdafc8745d283f3721381f2853f2"><div class="ttname"><a href="../../d9/daa/classllvm_1_1X86Subtarget.html#a7b61cdafc8745d283f3721381f2853f2">llvm::X86Subtarget::hasAVX512</a></div><div class="ttdeci">bool hasAVX512() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd0/X86Subtarget_8h_source.html#l00319">X86Subtarget.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_ac9cfb5edfc4b0b419f87c36c624d2d84"><div class="ttname"><a href="../../d9/daa/classllvm_1_1X86Subtarget.html#ac9cfb5edfc4b0b419f87c36c624d2d84">llvm::X86Subtarget::hasAVX</a></div><div class="ttdeci">bool hasAVX() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd0/X86Subtarget_8h_source.html#l00317">X86Subtarget.h:317</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a21a2420f203d397dc05bb05a7f226218"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getStoreRegOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isStackAligned</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/daa/classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03266">3266</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;                                                           {</div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a99d86287e15091756e5c76ad041daaf9">getLoadStoreRegOpcode</a>(SrcReg, RC, isStackAligned, STI, <span class="keyword">false</span>);</div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;}</div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a99d86287e15091756e5c76ad041daaf9"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a99d86287e15091756e5c76ad041daaf9">getLoadStoreRegOpcode</a></div><div class="ttdeci">static unsigned getLoadStoreRegOpcode(unsigned Reg, const TargetRegisterClass *RC, bool isStackAligned, const X86Subtarget &amp;STI, bool load)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03179">X86InstrInfo.cpp:3179</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aaa1eed53016f5d7e12499da95c6bb8de"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> getSwappedCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSwappedCondition - assume the flags are set by MI(a,b), return the condition code if we modify the instructions such that flags are set by MI(b,a). </p>

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02655">2655</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;                                                       {</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a8b5ee3658c4c3079d46149a67fd28d42">X86::COND_INVALID</a>;</div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a9ab0abab4103760114641549115f27c7">X86::COND_E</a>:  <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a9ab0abab4103760114641549115f27c7">X86::COND_E</a>;</div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78ad1e5320e97965e267a708091630eace9">X86::COND_NE</a>: <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78ad1e5320e97965e267a708091630eace9">X86::COND_NE</a>;</div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a332aebe24667c7f27b767cf8cba3c7a6">X86::COND_L</a>:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">X86::COND_G</a>;</div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">X86::COND_LE</a>: <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78aa8b4478689447a25948aa540cd992e43">X86::COND_GE</a>;</div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">X86::COND_G</a>:  <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a332aebe24667c7f27b767cf8cba3c7a6">X86::COND_L</a>;</div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78aa8b4478689447a25948aa540cd992e43">X86::COND_GE</a>: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">X86::COND_LE</a>;</div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">X86::COND_A</a>;</div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">X86::COND_BE</a>: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">X86::COND_AE</a>;</div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">X86::COND_A</a>:  <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>;</div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">X86::COND_AE</a>: <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">X86::COND_BE</a>;</div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;  }</div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;}</div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78aa8b4478689447a25948aa540cd992e43"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78aa8b4478689447a25948aa540cd992e43">MSP430CC::COND_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00028">MSP430.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">llvm::X86::COND_A</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00033">X86InstrInfo.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">llvm::X86::COND_B</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00035">X86InstrInfo.h:35</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78a9ab0abab4103760114641549115f27c7"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a9ab0abab4103760114641549115f27c7">MSP430CC::COND_E</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00024">MSP430.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">llvm::X86::COND_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00041">X86InstrInfo.h:41</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78ad1e5320e97965e267a708091630eace9"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78ad1e5320e97965e267a708091630eace9">MSP430CC::COND_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00025">MSP430.h:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">llvm::X86::COND_AE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00034">X86InstrInfo.h:34</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78a8b5ee3658c4c3079d46149a67fd28d42"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a8b5ee3658c4c3079d46149a67fd28d42">MSP430CC::COND_INVALID</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00031">MSP430.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">llvm::X86::COND_BE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00036">X86InstrInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">llvm::X86::COND_G</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00038">X86InstrInfo.h:38</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78a332aebe24667c7f27b767cf8cba3c7a6"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a332aebe24667c7f27b767cf8cba3c7a6">MSP430CC::COND_L</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00029">MSP430.h:29</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abba16994f3ca44d8ca50526c83899463"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getTruncatedShiftCount </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ShiftAmtOperandIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getTruncatedShiftCount - check whether the shift count for a machine operand is non-zero. </p>

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01843">1843</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;                                                                           {</div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="comment">// The shift count is six bits with the REX.W prefix and five bits without.</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  <span class="keywordtype">unsigned</span> ShiftCountMask = (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a12e1b321252ff4c31f9a6b563d8d18b7">X86II::REX_W</a>) ? 63 : 31;</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(ShiftAmtOperandIdx).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;  <span class="keywordflow">return</span> Imm &amp; ShiftCountMask;</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00266">MachineInstr.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00145">MCInstrDesc.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408a12e1b321252ff4c31f9a6b563d8d18b7"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a12e1b321252ff4c31f9a6b563d8d18b7">llvm::X86II::REX_W</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00388">X86BaseInfo.h:388</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aad1703d177022f893845c16d8c1b168c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasLiveCondCodeDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasLiveCondCodeDef - True if MI has a condition code def, e.g. EFLAGS, that is not marked dead. </p>

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01830">1830</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;                                                 {</div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); i != e; ++i) {</div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>() &amp;&amp;</div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;        MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == X86::EFLAGS &amp;&amp; !MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">isDead</a>()) {</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;    }</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  }</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a196420aa839c2b21f42c4bf5c36df437"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00289">MachineOperand.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00279">MachineOperand.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0ef58f66dc90ab0544e383f6de45b06f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasPartialRegUpdate </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasPartialRegUpdate - Return true for all instructions that only update the first 32 or 64-bits of the destination register and leave the rest unmodified. This can be used to avoid folding loads if the instructions only update part of the destination register, and the non-updated part is not needed. e.g. cvtss2sd, sqrtss. Unfolding the load from these instructions breaks the partial register dependency and it can improve performance. e.g.:</p>
<p>movss (rdi), xmm0 cvtss2sd xmm0, xmm0</p>
<p>Instead of cvtss2sd (rdi), xmm0</p>
<p>FIXME: This should be turned into a TSFlags. </p>

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04192">4192</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;                                                 {</div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI2SSrr:</div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI2SS64rr:</div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI2SDrr:</div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI2SD64rr:</div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;  <span class="keywordflow">case</span> X86::CVTSD2SSrr:</div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;  <span class="keywordflow">case</span> X86::Int_CVTSD2SSrr:</div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;  <span class="keywordflow">case</span> X86::CVTSS2SDrr:</div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;  <span class="keywordflow">case</span> X86::Int_CVTSS2SDrr:</div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;  <span class="keywordflow">case</span> X86::RCPSSr:</div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;  <span class="keywordflow">case</span> X86::RCPSSr_Int:</div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;  <span class="keywordflow">case</span> X86::ROUNDSDr:</div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;  <span class="keywordflow">case</span> X86::ROUNDSDr_Int:</div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;  <span class="keywordflow">case</span> X86::ROUNDSSr:</div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;  <span class="keywordflow">case</span> X86::ROUNDSSr_Int:</div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;  <span class="keywordflow">case</span> X86::RSQRTSSr:</div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;  <span class="keywordflow">case</span> X86::RSQRTSSr_Int:</div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSSr:</div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSSr_Int:</div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;  }</div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;</div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad6b51e6c6e8c50519899c08852de236c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasUndefRegUpdate </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04245">4245</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;                                               {</div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SSrr:</div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;  <span class="keywordflow">case</span> X86::Int_VCVTSI2SSrr:</div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SS64rr:</div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;  <span class="keywordflow">case</span> X86::Int_VCVTSI2SS64rr:</div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SDrr:</div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;  <span class="keywordflow">case</span> X86::Int_VCVTSI2SDrr:</div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SD64rr:</div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;  <span class="keywordflow">case</span> X86::Int_VCVTSI2SD64rr:</div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSD2SSrr:</div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;  <span class="keywordflow">case</span> X86::Int_VCVTSD2SSrr:</div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSS2SDrr:</div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;  <span class="keywordflow">case</span> X86::Int_VCVTSS2SDrr:</div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;  <span class="keywordflow">case</span> X86::VRCPSSr:</div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;  <span class="keywordflow">case</span> X86::VROUNDSDr:</div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;  <span class="keywordflow">case</span> X86::VROUNDSDr_Int:</div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;  <span class="keywordflow">case</span> X86::VROUNDSSr:</div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;  <span class="keywordflow">case</span> X86::VROUNDSSr_Int:</div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRTSSr:</div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSr:</div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;</div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;  <span class="comment">// AVX-512</span></div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSD2SSZrr:</div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSS2SDZrr:</div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;  }</div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;</div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a37d654e503b7f1e1b04bcaebe6fd337f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isDefConvertible </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isDefConvertible - check whether the definition can be converted to remove a comparison against zero. </p>

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03470">3470</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;                                                      {</div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;</div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;  <span class="comment">// The shift instructions only modify ZF if their shift count is non-zero.</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;  <span class="comment">// N.B.: The processor truncates the shift count depending on the encoding.</span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;  <span class="keywordflow">case</span> X86::SAR8ri:    <span class="keywordflow">case</span> X86::SAR16ri:  <span class="keywordflow">case</span> X86::SAR32ri:<span class="keywordflow">case</span> X86::SAR64ri:</div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;  <span class="keywordflow">case</span> X86::SHR8ri:    <span class="keywordflow">case</span> X86::SHR16ri:  <span class="keywordflow">case</span> X86::SHR32ri:<span class="keywordflow">case</span> X86::SHR64ri:</div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;     <span class="keywordflow">return</span> <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#abba16994f3ca44d8ca50526c83899463">getTruncatedShiftCount</a>(MI, 2) != 0;</div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;</div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;  <span class="comment">// Some left shift instructions can be turned into LEA instructions but only</span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;  <span class="comment">// if their flags aren&#39;t used. Avoid transforming such instructions.</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;  <span class="keywordflow">case</span> X86::SHL8ri:    <span class="keywordflow">case</span> X86::SHL16ri:  <span class="keywordflow">case</span> X86::SHL32ri:<span class="keywordflow">case</span> X86::SHL64ri:{</div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;    <span class="keywordtype">unsigned</span> ShAmt = <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#abba16994f3ca44d8ca50526c83899463">getTruncatedShiftCount</a>(MI, 2);</div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a349feaf4bcc809481e099a4b5cbed1e2">isTruncatedShiftCountForLEA</a>(ShAmt)) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;    <span class="keywordflow">return</span> ShAmt != 0;</div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;  }</div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;</div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;  <span class="keywordflow">case</span> X86::SHRD16rri8:<span class="keywordflow">case</span> X86::SHRD32rri8:<span class="keywordflow">case</span> X86::SHRD64rri8:</div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;  <span class="keywordflow">case</span> X86::SHLD16rri8:<span class="keywordflow">case</span> X86::SHLD32rri8:<span class="keywordflow">case</span> X86::SHLD64rri8:</div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;     <span class="keywordflow">return</span> <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#abba16994f3ca44d8ca50526c83899463">getTruncatedShiftCount</a>(MI, 3) != 0;</div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;</div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;  <span class="keywordflow">case</span> X86::SUB64ri32: <span class="keywordflow">case</span> X86::SUB64ri8: <span class="keywordflow">case</span> X86::SUB32ri:</div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;  <span class="keywordflow">case</span> X86::SUB32ri8:  <span class="keywordflow">case</span> X86::SUB16ri:  <span class="keywordflow">case</span> X86::SUB16ri8:</div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;  <span class="keywordflow">case</span> X86::SUB8ri:    <span class="keywordflow">case</span> X86::SUB64rr:  <span class="keywordflow">case</span> X86::SUB32rr:</div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;  <span class="keywordflow">case</span> X86::SUB16rr:   <span class="keywordflow">case</span> X86::SUB8rr:   <span class="keywordflow">case</span> X86::SUB64rm:</div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;  <span class="keywordflow">case</span> X86::SUB32rm:   <span class="keywordflow">case</span> X86::SUB16rm:  <span class="keywordflow">case</span> X86::SUB8rm:</div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;  <span class="keywordflow">case</span> X86::DEC64r:    <span class="keywordflow">case</span> X86::DEC32r:   <span class="keywordflow">case</span> X86::DEC16r: <span class="keywordflow">case</span> X86::DEC8r:</div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;  <span class="keywordflow">case</span> X86::DEC64_32r: <span class="keywordflow">case</span> X86::DEC64_16r:</div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;  <span class="keywordflow">case</span> X86::ADD64ri32: <span class="keywordflow">case</span> X86::ADD64ri8: <span class="keywordflow">case</span> X86::ADD32ri:</div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;  <span class="keywordflow">case</span> X86::ADD32ri8:  <span class="keywordflow">case</span> X86::ADD16ri:  <span class="keywordflow">case</span> X86::ADD16ri8:</div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;  <span class="keywordflow">case</span> X86::ADD8ri:    <span class="keywordflow">case</span> X86::ADD64rr:  <span class="keywordflow">case</span> X86::ADD32rr:</div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;  <span class="keywordflow">case</span> X86::ADD16rr:   <span class="keywordflow">case</span> X86::ADD8rr:   <span class="keywordflow">case</span> X86::ADD64rm:</div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;  <span class="keywordflow">case</span> X86::ADD32rm:   <span class="keywordflow">case</span> X86::ADD16rm:  <span class="keywordflow">case</span> X86::ADD8rm:</div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;  <span class="keywordflow">case</span> X86::INC64r:    <span class="keywordflow">case</span> X86::INC32r:   <span class="keywordflow">case</span> X86::INC16r: <span class="keywordflow">case</span> X86::INC8r:</div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;  <span class="keywordflow">case</span> X86::INC64_32r: <span class="keywordflow">case</span> X86::INC64_16r:</div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;  <span class="keywordflow">case</span> X86::AND64ri32: <span class="keywordflow">case</span> X86::AND64ri8: <span class="keywordflow">case</span> X86::AND32ri:</div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;  <span class="keywordflow">case</span> X86::AND32ri8:  <span class="keywordflow">case</span> X86::AND16ri:  <span class="keywordflow">case</span> X86::AND16ri8:</div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;  <span class="keywordflow">case</span> X86::AND8ri:    <span class="keywordflow">case</span> X86::AND64rr:  <span class="keywordflow">case</span> X86::AND32rr:</div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;  <span class="keywordflow">case</span> X86::AND16rr:   <span class="keywordflow">case</span> X86::AND8rr:   <span class="keywordflow">case</span> X86::AND64rm:</div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;  <span class="keywordflow">case</span> X86::AND32rm:   <span class="keywordflow">case</span> X86::AND16rm:  <span class="keywordflow">case</span> X86::AND8rm:</div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;  <span class="keywordflow">case</span> X86::XOR64ri32: <span class="keywordflow">case</span> X86::XOR64ri8: <span class="keywordflow">case</span> X86::XOR32ri:</div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;  <span class="keywordflow">case</span> X86::XOR32ri8:  <span class="keywordflow">case</span> X86::XOR16ri:  <span class="keywordflow">case</span> X86::XOR16ri8:</div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;  <span class="keywordflow">case</span> X86::XOR8ri:    <span class="keywordflow">case</span> X86::XOR64rr:  <span class="keywordflow">case</span> X86::XOR32rr:</div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;  <span class="keywordflow">case</span> X86::XOR16rr:   <span class="keywordflow">case</span> X86::XOR8rr:   <span class="keywordflow">case</span> X86::XOR64rm:</div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;  <span class="keywordflow">case</span> X86::XOR32rm:   <span class="keywordflow">case</span> X86::XOR16rm:  <span class="keywordflow">case</span> X86::XOR8rm:</div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;  <span class="keywordflow">case</span> X86::OR64ri32:  <span class="keywordflow">case</span> X86::OR64ri8:  <span class="keywordflow">case</span> X86::OR32ri:</div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;  <span class="keywordflow">case</span> X86::OR32ri8:   <span class="keywordflow">case</span> X86::OR16ri:   <span class="keywordflow">case</span> X86::OR16ri8:</div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;  <span class="keywordflow">case</span> X86::OR8ri:     <span class="keywordflow">case</span> X86::OR64rr:   <span class="keywordflow">case</span> X86::OR32rr:</div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;  <span class="keywordflow">case</span> X86::OR16rr:    <span class="keywordflow">case</span> X86::OR8rr:    <span class="keywordflow">case</span> X86::OR64rm:</div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;  <span class="keywordflow">case</span> X86::OR32rm:    <span class="keywordflow">case</span> X86::OR16rm:   <span class="keywordflow">case</span> X86::OR8rm:</div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;  <span class="keywordflow">case</span> X86::NEG8r:     <span class="keywordflow">case</span> X86::NEG16r:   <span class="keywordflow">case</span> X86::NEG32r: <span class="keywordflow">case</span> X86::NEG64r:</div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;  <span class="keywordflow">case</span> X86::SAR8r1:    <span class="keywordflow">case</span> X86::SAR16r1:  <span class="keywordflow">case</span> X86::SAR32r1:<span class="keywordflow">case</span> X86::SAR64r1:</div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;  <span class="keywordflow">case</span> X86::SHR8r1:    <span class="keywordflow">case</span> X86::SHR16r1:  <span class="keywordflow">case</span> X86::SHR32r1:<span class="keywordflow">case</span> X86::SHR64r1:</div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;  <span class="keywordflow">case</span> X86::SHL8r1:    <span class="keywordflow">case</span> X86::SHL16r1:  <span class="keywordflow">case</span> X86::SHL32r1:<span class="keywordflow">case</span> X86::SHL64r1:</div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;  <span class="keywordflow">case</span> X86::ADC32ri:   <span class="keywordflow">case</span> X86::ADC32ri8:</div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;  <span class="keywordflow">case</span> X86::ADC32rr:   <span class="keywordflow">case</span> X86::ADC64ri32:</div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;  <span class="keywordflow">case</span> X86::ADC64ri8:  <span class="keywordflow">case</span> X86::ADC64rr:</div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;  <span class="keywordflow">case</span> X86::SBB32ri:   <span class="keywordflow">case</span> X86::SBB32ri8:</div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;  <span class="keywordflow">case</span> X86::SBB32rr:   <span class="keywordflow">case</span> X86::SBB64ri32:</div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;  <span class="keywordflow">case</span> X86::SBB64ri8:  <span class="keywordflow">case</span> X86::SBB64rr:</div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;  <span class="keywordflow">case</span> X86::ANDN32rr:  <span class="keywordflow">case</span> X86::ANDN32rm:</div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;  <span class="keywordflow">case</span> X86::ANDN64rr:  <span class="keywordflow">case</span> X86::ANDN64rm:</div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;  <span class="keywordflow">case</span> X86::BEXTR32rr: <span class="keywordflow">case</span> X86::BEXTR64rr:</div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;  <span class="keywordflow">case</span> X86::BEXTR32rm: <span class="keywordflow">case</span> X86::BEXTR64rm:</div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;  <span class="keywordflow">case</span> X86::BLSI32rr:  <span class="keywordflow">case</span> X86::BLSI32rm:</div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;  <span class="keywordflow">case</span> X86::BLSI64rr:  <span class="keywordflow">case</span> X86::BLSI64rm:</div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;  <span class="keywordflow">case</span> X86::BLSMSK32rr:<span class="keywordflow">case</span> X86::BLSMSK32rm:</div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;  <span class="keywordflow">case</span> X86::BLSMSK64rr:<span class="keywordflow">case</span> X86::BLSMSK64rm:</div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;  <span class="keywordflow">case</span> X86::BLSR32rr:  <span class="keywordflow">case</span> X86::BLSR32rm:</div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;  <span class="keywordflow">case</span> X86::BLSR64rr:  <span class="keywordflow">case</span> X86::BLSR64rm:</div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;  <span class="keywordflow">case</span> X86::BZHI32rr:  <span class="keywordflow">case</span> X86::BZHI32rm:</div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;  <span class="keywordflow">case</span> X86::BZHI64rr:  <span class="keywordflow">case</span> X86::BZHI64rm:</div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT16rr: <span class="keywordflow">case</span> X86::LZCNT16rm:</div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT32rr: <span class="keywordflow">case</span> X86::LZCNT32rm:</div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT64rr: <span class="keywordflow">case</span> X86::LZCNT64rm:</div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT16rr:<span class="keywordflow">case</span> X86::POPCNT16rm:</div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT32rr:<span class="keywordflow">case</span> X86::POPCNT32rm:</div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT64rr:<span class="keywordflow">case</span> X86::POPCNT64rm:</div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT16rr: <span class="keywordflow">case</span> X86::TZCNT16rm:</div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT32rr: <span class="keywordflow">case</span> X86::TZCNT32rm:</div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT64rr: <span class="keywordflow">case</span> X86::TZCNT64rm:</div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;  }</div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a349feaf4bcc809481e099a4b5cbed1e2"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a349feaf4bcc809481e099a4b5cbed1e2">isTruncatedShiftCountForLEA</a></div><div class="ttdeci">static bool isTruncatedShiftCountForLEA(unsigned ShAmt)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01853">X86InstrInfo.cpp:1853</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_abba16994f3ca44d8ca50526c83899463"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#abba16994f3ca44d8ca50526c83899463">getTruncatedShiftCount</a></div><div class="ttdeci">static unsigned getTruncatedShiftCount(MachineInstr *MI, unsigned ShiftAmtOperandIdx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01843">X86InstrInfo.cpp:1843</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a159c318e89a3ac46f2020da0309142c3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isFrameLoadOpcode </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01527">1527</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;                                          {</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <span class="keywordflow">case</span> X86::MOV8rm:</div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <span class="keywordflow">case</span> X86::MOV16rm:</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <span class="keywordflow">case</span> X86::MOV32rm:</div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  <span class="keywordflow">case</span> X86::MOV64rm:</div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  <span class="keywordflow">case</span> X86::LD_Fp64m:</div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <span class="keywordflow">case</span> X86::MOVSSrm:</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <span class="keywordflow">case</span> X86::MOVSDrm:</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPSrm:</div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPDrm:</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <span class="keywordflow">case</span> X86::MOVDQArm:</div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSrm:</div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDrm:</div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSrm:</div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDrm:</div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQArm:</div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSYrm:</div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDYrm:</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQAYrm:</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVD64rm:</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVQ64rm:</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZrm:</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZrm:</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  }</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0266e46a4cac213732f593e99518944f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isFrameStoreOpcode </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01557">1557</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;                                           {</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="keywordflow">case</span> X86::MOV8mr:</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <span class="keywordflow">case</span> X86::MOV16mr:</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <span class="keywordflow">case</span> X86::MOV32mr:</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;  <span class="keywordflow">case</span> X86::MOV64mr:</div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  <span class="keywordflow">case</span> X86::ST_FpP64m:</div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;  <span class="keywordflow">case</span> X86::MOVSSmr:</div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <span class="keywordflow">case</span> X86::MOVSDmr:</div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPSmr:</div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPDmr:</div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="keywordflow">case</span> X86::MOVDQAmr:</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSmr:</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDmr:</div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSmr:</div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDmr:</div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQAmr:</div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSYmr:</div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDYmr:</div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQAYmr:</div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZmr:</div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZmr:</div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVD64mr:</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVQ64mr:</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVNTQmr:</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  }</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa612e3445dd582769ddde75a5c392414"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isHReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isHReg - Test if the given register is a physical h register. </p>

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03021">3021</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;                                 {</div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;  <span class="keywordflow">return</span> X86::GR8_ABCD_HRegClass.contains(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a654643214ca83563f3a22bbcd05fd8b7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isRedundantFlagInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>FlagI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>ImmValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>OI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isRedundantFlagInstr - check whether the first instruction, whose only purpose is to update flags, can be made redundant. CMPrr can be made redundant by SUBrr if the operands are the same. This function can be extended later on. SrcReg, SrcRegs: register operands for FlagI. ImmValue: immediate for FlagI if it takes an immediate. </p>

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03431">3431</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;                                                          {</div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;  <span class="keywordflow">if</span> (((FlagI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::CMP64rr &amp;&amp;</div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::SUB64rr) ||</div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;       (FlagI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::CMP32rr &amp;&amp;</div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::SUB32rr)||</div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;       (FlagI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::CMP16rr &amp;&amp;</div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::SUB16rr)||</div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;       (FlagI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::CMP8rr &amp;&amp;</div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::SUB8rr)) &amp;&amp;</div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;      ((OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == SrcReg &amp;&amp;</div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == SrcReg2) ||</div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;       (OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == SrcReg2 &amp;&amp;</div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == SrcReg)))</div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;</div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;  <span class="keywordflow">if</span> (((FlagI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::CMP64ri32 &amp;&amp;</div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::SUB64ri32) ||</div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;       (FlagI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::CMP64ri8 &amp;&amp;</div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::SUB64ri8) ||</div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;       (FlagI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::CMP32ri &amp;&amp;</div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::SUB32ri) ||</div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;       (FlagI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::CMP32ri8 &amp;&amp;</div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::SUB32ri8) ||</div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;       (FlagI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::CMP16ri &amp;&amp;</div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::SUB16ri) ||</div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;       (FlagI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::CMP16ri8 &amp;&amp;</div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::SUB16ri8) ||</div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;       (FlagI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::CMP8ri &amp;&amp;</div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == X86::SUB8ri)) &amp;&amp;</div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;      OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == SrcReg &amp;&amp;</div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;      OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() == ImmValue)</div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a349feaf4bcc809481e099a4b5cbed1e2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isTruncatedShiftCountForLEA </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ShAmt</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isTruncatedShiftCountForLEA - check whether the given shift count is appropriate can be represented by a LEA instruction. </p>

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01853">1853</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;                                                               {</div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <span class="comment">// Left shift instructions can be transformed into load-effective-address</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="comment">// instructions if we can encode them appropriately.</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  <span class="comment">// A LEA instruction utilizes a SIB byte to encode it&#39;s scale factor.</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <span class="comment">// The SIB.scale field is two bits wide which means that we can encode any</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  <span class="comment">// shift amount less than 4.</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  <span class="keywordflow">return</span> ShAmt &lt; 4 &amp;&amp; ShAmt &gt; 0;</div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a44fa54d3e5a2f3a3a0c32b489626d7ba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> isUseDefConvertible </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isUseDefConvertible - check whether the use can be converted to remove a comparison against zero. </p>

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03558">3558</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;                                                         {</div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a8b5ee3658c4c3079d46149a67fd28d42">X86::COND_INVALID</a>;</div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT16rr: <span class="keywordflow">case</span> X86::LZCNT16rm:</div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT32rr: <span class="keywordflow">case</span> X86::LZCNT32rm:</div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT64rr: <span class="keywordflow">case</span> X86::LZCNT64rm:</div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>;</div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT16rr:<span class="keywordflow">case</span> X86::POPCNT16rm:</div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT32rr:<span class="keywordflow">case</span> X86::POPCNT32rm:</div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT64rr:<span class="keywordflow">case</span> X86::POPCNT64rm:</div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a9ab0abab4103760114641549115f27c7">X86::COND_E</a>;</div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT16rr: <span class="keywordflow">case</span> X86::TZCNT16rm:</div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT32rr: <span class="keywordflow">case</span> X86::TZCNT32rm:</div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT64rr: <span class="keywordflow">case</span> X86::TZCNT64rm:</div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>;</div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;  }</div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">llvm::X86::COND_B</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00035">X86InstrInfo.h:35</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78a9ab0abab4103760114641549115f27c7"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a9ab0abab4103760114641549115f27c7">MSP430CC::COND_E</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00024">MSP430.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="namespaceMSP430CC_html_a6555a8cd40e2bd0785c314612cca2f78a8b5ee3658c4c3079d46149a67fd28d42"><div class="ttname"><a href="../../d1/d0b/namespaceMSP430CC.html#a6555a8cd40e2bd0785c314612cca2f78a8b5ee3658c4c3079d46149a67fd28d42">MSP430CC::COND_INVALID</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/MSP430_8h_source.html#l00031">MSP430.h:31</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a772a541f137327db635e21a1c8a2b7cd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint16_t* lookup </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>domain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05257">5257</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;                                                                {</div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code" href="../../d9/d4a/namespacellvm.html#a87fe4ea0ca8a418247f61eedb7ee89dc">array_lengthof</a>(<a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a7e4908de854833bf9a67c1a28465c76a">ReplaceableInstrs</a>); i != e; ++i)</div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a7e4908de854833bf9a67c1a28465c76a">ReplaceableInstrs</a>[i][domain-1] == opcode)</div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a7e4908de854833bf9a67c1a28465c76a">ReplaceableInstrs</a>[i];</div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;}</div>
<div class="ttc" id="namespacellvm_html_a87fe4ea0ca8a418247f61eedb7ee89dc"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a87fe4ea0ca8a418247f61eedb7ee89dc">llvm::array_lengthof</a></div><div class="ttdeci">LLVM_CONSTEXPR size_t array_lengthof(T(&amp;)[N])</div><div class="ttdoc">Find the length of an array. </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d98/STLExtras_8h_source.html#l00295">STLExtras.h:295</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a7e4908de854833bf9a67c1a28465c76a"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a7e4908de854833bf9a67c1a28465c76a">ReplaceableInstrs</a></div><div class="ttdeci">static const uint16_t ReplaceableInstrs[][3]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05190">X86InstrInfo.cpp:5190</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa70d8135638492f2ecaf133579cde1f4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint16_t* lookupAVX2 </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>domain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05264">5264</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;                                                                    {</div>
<div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code" href="../../d9/d4a/namespacellvm.html#a87fe4ea0ca8a418247f61eedb7ee89dc">array_lengthof</a>(<a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a7cc561385866365c30e01079ece8ce04">ReplaceableInstrsAVX2</a>); i != e; ++i)</div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a7cc561385866365c30e01079ece8ce04">ReplaceableInstrsAVX2</a>[i][domain-1] == opcode)</div>
<div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d8/d72/X86InstrInfo_8cpp.html#a7cc561385866365c30e01079ece8ce04">ReplaceableInstrsAVX2</a>[i];</div>
<div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;}</div>
<div class="ttc" id="namespacellvm_html_a87fe4ea0ca8a418247f61eedb7ee89dc"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a87fe4ea0ca8a418247f61eedb7ee89dc">llvm::array_lengthof</a></div><div class="ttdeci">LLVM_CONSTEXPR size_t array_lengthof(T(&amp;)[N])</div><div class="ttdoc">Find the length of an array. </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d98/STLExtras_8h_source.html#l00295">STLExtras.h:295</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a7cc561385866365c30e01079ece8ce04"><div class="ttname"><a href="../../d8/d72/X86InstrInfo_8cpp.html#a7cc561385866365c30e01079ece8ce04">ReplaceableInstrsAVX2</a></div><div class="ttdeci">static const uint16_t ReplaceableInstrsAVX2[][3]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05230">X86InstrInfo.cpp:5230</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab0b309d19817a23368c2f80c0ab3bc53"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* MakeM0Inst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MOs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04055">4055</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;                                                  {</div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;  <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MF, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), TII.<a class="code" href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(Opcode));</div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;</div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;  <span class="keywordtype">unsigned</span> NumAddrOps = MOs.<a class="code" href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>();</div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumAddrOps; ++i)</div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;    MIB.<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MOs[i]);</div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;  <span class="keywordflow">if</span> (NumAddrOps &lt; 4)  <span class="comment">// FrameIndex only</span></div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">addOffset</a>(MIB, 0);</div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;  <span class="keywordflow">return</span> MIB.<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0);</div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a22a311dfe4c28a897de8a9365a4f0a84"><div class="ttname"><a href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">llvm::SmallVectorTemplateCommon&lt; T &gt;::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00128">SmallVector.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_ab16f5a81fccfe4b7f645ba5a74ffad02"><div class="ttname"><a href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d74/MCInstrInfo_8h_source.html#l00048">MCInstrInfo.h:48</a></div></div>
<div class="ttc" id="namespacellvm_html_ac69ffa25019a9273380556dacb1ba33b"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">llvm::addOffset</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; addOffset(const MachineInstrBuilder &amp;MIB, int Offset)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d7c/X86InstrBuilder_8h_source.html#l00099">X86InstrBuilder.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00166">MachineInstrBuilder.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af340f732fec66b02d7a96207a63a3983"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool MaskRegClassContains </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03067">3067</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;                                                      {</div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;  <span class="keywordflow">return</span> X86::VK8RegClass.contains(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) ||</div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;         X86::VK16RegClass.contains(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) ||</div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;         X86::VK1RegClass.contains(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5672648caffe7e1c3a2a5037b1ddfc0d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool regIsPICBase </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>regIsPICBase - Return true if register is PIC base (i.e.g defined by X86::MOVPC32r. </p>

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01633">1633</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;                                                                           {</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <span class="comment">// Don&#39;t waste compile time scanning use-def chains of physregs.</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <span class="keywordflow">if</span> (!TargetRegisterInfo::isVirtualRegister(BaseReg))</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;  <span class="keywordtype">bool</span> isPICBase = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">MachineRegisterInfo::def_instr_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0621a1959ffa120d8825420a988b6f0c">def_instr_begin</a>(BaseReg),</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;         E = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI = &amp;*<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    <span class="keywordflow">if</span> (DefMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() != X86::MOVPC32r)</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!isPICBase &amp;&amp; <span class="stringliteral">&quot;More than one PIC base?&quot;</span>);</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    isPICBase = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  }</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <span class="keywordflow">return</span> isPICBase;</div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html"><div class="ttname"><a href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">llvm::MachineRegisterInfo::defusechain_instr_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00209">MachineRegisterInfo.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a54dd0a5ebf7dbe5aab5fe51979356645"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">llvm::MachineRegisterInfo::def_instr_end</a></div><div class="ttdeci">static def_instr_iterator def_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00347">MachineRegisterInfo.h:347</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0621a1959ffa120d8825420a988b6f0c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0621a1959ffa120d8825420a988b6f0c">llvm::MachineRegisterInfo::def_instr_begin</a></div><div class="ttdeci">def_instr_iterator def_instr_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00344">MachineRegisterInfo.h:344</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a0a26f2051d28a56b0132627dcb82c367"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; NoFusing(&quot;disable-spill-fusing&quot;, cl::desc(&quot;Disable fusing of spill code into <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a>&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a827cf856172b038da27ceb6b38d97f40"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; PrintFailedFusing(&quot;print-failed-fuse-candidates&quot;, cl::desc(&quot;Print <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> that the allocator wants to&quot;&quot; fuse, but the X86 backend currently can't&quot;), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0fbc33aeabead735b7c93aec41638f7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; ReMatPICStubLoad(&quot;remat-pic-stub-load&quot;, cl::desc(&quot;Re-materialize load from stub in PIC mode&quot;), cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e4908de854833bf9a67c1a28465c76a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint16_t ReplaceableInstrs[][3]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05190">5190</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a7cc561385866365c30e01079ece8ce04"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint16_t ReplaceableInstrsAVX2[][3]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  </div>
<div class="line">  { X86::VANDNPSYrm,   X86::VANDNPDYrm,   X86::VPANDNYrm   },</div>
<div class="line">  { X86::VANDNPSYrr,   X86::VANDNPDYrr,   X86::VPANDNYrr   },</div>
<div class="line">  { X86::VANDPSYrm,    X86::VANDPDYrm,    X86::VPANDYrm    },</div>
<div class="line">  { X86::VANDPSYrr,    X86::VANDPDYrr,    X86::VPANDYrr    },</div>
<div class="line">  { X86::VORPSYrm,     X86::VORPDYrm,     X86::VPORYrm     },</div>
<div class="line">  { X86::VORPSYrr,     X86::VORPDYrr,     X86::VPORYrr     },</div>
<div class="line">  { X86::VXORPSYrm,    X86::VXORPDYrm,    X86::VPXORYrm    },</div>
<div class="line">  { X86::VXORPSYrr,    X86::VXORPDYrr,    X86::VPXORYrr    },</div>
<div class="line">  { X86::VEXTRACTF128mr, X86::VEXTRACTF128mr, X86::VEXTRACTI128mr },</div>
<div class="line">  { X86::VEXTRACTF128rr, X86::VEXTRACTF128rr, X86::VEXTRACTI128rr },</div>
<div class="line">  { X86::VINSERTF128rm,  X86::VINSERTF128rm,  X86::VINSERTI128rm },</div>
<div class="line">  { X86::VINSERTF128rr,  X86::VINSERTF128rr,  X86::VINSERTI128rr },</div>
<div class="line">  { X86::VPERM2F128rm,   X86::VPERM2F128rm,   X86::VPERM2I128rm },</div>
<div class="line">  { X86::VPERM2F128rr,   X86::VPERM2F128rr,   X86::VPERM2I128rr },</div>
<div class="line">  { X86::VBROADCASTSSrm, X86::VBROADCASTSSrm, X86::VPBROADCASTDrm},</div>
<div class="line">  { X86::VBROADCASTSSrr, X86::VBROADCASTSSrr, X86::VPBROADCASTDrr},</div>
<div class="line">  { X86::VBROADCASTSSYrr, X86::VBROADCASTSSYrr, X86::VPBROADCASTDYrr},</div>
<div class="line">  { X86::VBROADCASTSSYrm, X86::VBROADCASTSSYrm, X86::VPBROADCASTDYrm},</div>
<div class="line">  { X86::VBROADCASTSDYrr, X86::VBROADCASTSDYrr, X86::VPBROADCASTQYrr},</div>
<div class="line">  { X86::VBROADCASTSDYrm, X86::VBROADCASTSDYrm, X86::VPBROADCASTQYrm}</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05230">5230</a> of file <a class="el" href="../../d8/d72/X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_ba4b566d55a812089e9c749a99726952.html">Target</a></li><li class="navelem"><a class="el" href="../../dir_bf355c3ebf279712eb91ee41a0c69784.html">X86</a></li><li class="navelem"><a class="el" href="../../d8/d72/X86InstrInfo_8cpp.html">X86InstrInfo.cpp</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:46:17 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
