Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jackpot_tb_behav xil_defaultlib.jackpot_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ClkOut' [D:/TAMU/Spring23/ECEN449/ecen449_lab/Lab1/lab1.srcs/sources_1/new/jackpot.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/TAMU/Spring23/ECEN449/ecen449_lab/Lab1/lab1.srcs/sources_1/new/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TAMU/Spring23/ECEN449/ecen449_lab/Lab1/lab1.srcs/sources_1/new/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.edge_dectector
Compiling module xil_defaultlib.jackpot
Compiling module xil_defaultlib.jackpot_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot jackpot_tb_behav
