
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fecc  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08010058  08010058  00011058  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010110  08010110  000121c4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010110  08010110  00011110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010118  08010118  000121c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010118  08010118  00011118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801011c  0801011c  0001111c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001c4  20000000  08010120  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000121c4  2**0
                  CONTENTS
 10 .bss          00005808  200001c4  200001c4  000121c4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200059cc  200059cc  000121c4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000121c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021212  00000000  00000000  000121f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000050b6  00000000  00000000  00033406  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c18  00000000  00000000  000384c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000015ad  00000000  00000000  0003a0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026f37  00000000  00000000  0003b685  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000279a7  00000000  00000000  000625bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d796a  00000000  00000000  00089f63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001618cd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007ad8  00000000  00000000  00161910  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001693e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001c4 	.word	0x200001c4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0801003c 	.word	0x0801003c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001c8 	.word	0x200001c8
 80001c4:	0801003c 	.word	0x0801003c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_frsub>:
 8000b40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b44:	e002      	b.n	8000b4c <__addsf3>
 8000b46:	bf00      	nop

08000b48 <__aeabi_fsub>:
 8000b48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b4c <__addsf3>:
 8000b4c:	0042      	lsls	r2, r0, #1
 8000b4e:	bf1f      	itttt	ne
 8000b50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b54:	ea92 0f03 	teqne	r2, r3
 8000b58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b60:	d06a      	beq.n	8000c38 <__addsf3+0xec>
 8000b62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b6a:	bfc1      	itttt	gt
 8000b6c:	18d2      	addgt	r2, r2, r3
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	4048      	eorgt	r0, r1
 8000b72:	4041      	eorgt	r1, r0
 8000b74:	bfb8      	it	lt
 8000b76:	425b      	neglt	r3, r3
 8000b78:	2b19      	cmp	r3, #25
 8000b7a:	bf88      	it	hi
 8000b7c:	4770      	bxhi	lr
 8000b7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4249      	negne	r1, r1
 8000b9e:	ea92 0f03 	teq	r2, r3
 8000ba2:	d03f      	beq.n	8000c24 <__addsf3+0xd8>
 8000ba4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bac:	eb10 000c 	adds.w	r0, r0, ip
 8000bb0:	f1c3 0320 	rsb	r3, r3, #32
 8000bb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bbc:	d502      	bpl.n	8000bc4 <__addsf3+0x78>
 8000bbe:	4249      	negs	r1, r1
 8000bc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc8:	d313      	bcc.n	8000bf2 <__addsf3+0xa6>
 8000bca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bce:	d306      	bcc.n	8000bde <__addsf3+0x92>
 8000bd0:	0840      	lsrs	r0, r0, #1
 8000bd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd6:	f102 0201 	add.w	r2, r2, #1
 8000bda:	2afe      	cmp	r2, #254	@ 0xfe
 8000bdc:	d251      	bcs.n	8000c82 <__addsf3+0x136>
 8000bde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000be2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be6:	bf08      	it	eq
 8000be8:	f020 0001 	biceq.w	r0, r0, #1
 8000bec:	ea40 0003 	orr.w	r0, r0, r3
 8000bf0:	4770      	bx	lr
 8000bf2:	0049      	lsls	r1, r1, #1
 8000bf4:	eb40 0000 	adc.w	r0, r0, r0
 8000bf8:	3a01      	subs	r2, #1
 8000bfa:	bf28      	it	cs
 8000bfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c00:	d2ed      	bcs.n	8000bde <__addsf3+0x92>
 8000c02:	fab0 fc80 	clz	ip, r0
 8000c06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c12:	bfaa      	itet	ge
 8000c14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c18:	4252      	neglt	r2, r2
 8000c1a:	4318      	orrge	r0, r3
 8000c1c:	bfbc      	itt	lt
 8000c1e:	40d0      	lsrlt	r0, r2
 8000c20:	4318      	orrlt	r0, r3
 8000c22:	4770      	bx	lr
 8000c24:	f092 0f00 	teq	r2, #0
 8000c28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c2c:	bf06      	itte	eq
 8000c2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c32:	3201      	addeq	r2, #1
 8000c34:	3b01      	subne	r3, #1
 8000c36:	e7b5      	b.n	8000ba4 <__addsf3+0x58>
 8000c38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c40:	bf18      	it	ne
 8000c42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c46:	d021      	beq.n	8000c8c <__addsf3+0x140>
 8000c48:	ea92 0f03 	teq	r2, r3
 8000c4c:	d004      	beq.n	8000c58 <__addsf3+0x10c>
 8000c4e:	f092 0f00 	teq	r2, #0
 8000c52:	bf08      	it	eq
 8000c54:	4608      	moveq	r0, r1
 8000c56:	4770      	bx	lr
 8000c58:	ea90 0f01 	teq	r0, r1
 8000c5c:	bf1c      	itt	ne
 8000c5e:	2000      	movne	r0, #0
 8000c60:	4770      	bxne	lr
 8000c62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c66:	d104      	bne.n	8000c72 <__addsf3+0x126>
 8000c68:	0040      	lsls	r0, r0, #1
 8000c6a:	bf28      	it	cs
 8000c6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c70:	4770      	bx	lr
 8000c72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c76:	bf3c      	itt	cc
 8000c78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c7c:	4770      	bxcc	lr
 8000c7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8a:	4770      	bx	lr
 8000c8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c90:	bf16      	itet	ne
 8000c92:	4608      	movne	r0, r1
 8000c94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c98:	4601      	movne	r1, r0
 8000c9a:	0242      	lsls	r2, r0, #9
 8000c9c:	bf06      	itte	eq
 8000c9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ca2:	ea90 0f01 	teqeq	r0, r1
 8000ca6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000caa:	4770      	bx	lr

08000cac <__aeabi_ui2f>:
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e004      	b.n	8000cbc <__aeabi_i2f+0x8>
 8000cb2:	bf00      	nop

08000cb4 <__aeabi_i2f>:
 8000cb4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb8:	bf48      	it	mi
 8000cba:	4240      	negmi	r0, r0
 8000cbc:	ea5f 0c00 	movs.w	ip, r0
 8000cc0:	bf08      	it	eq
 8000cc2:	4770      	bxeq	lr
 8000cc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc8:	4601      	mov	r1, r0
 8000cca:	f04f 0000 	mov.w	r0, #0
 8000cce:	e01c      	b.n	8000d0a <__aeabi_l2f+0x2a>

08000cd0 <__aeabi_ul2f>:
 8000cd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd4:	bf08      	it	eq
 8000cd6:	4770      	bxeq	lr
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	e00a      	b.n	8000cf4 <__aeabi_l2f+0x14>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_l2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cec:	d502      	bpl.n	8000cf4 <__aeabi_l2f+0x14>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	ea5f 0c01 	movs.w	ip, r1
 8000cf8:	bf02      	ittt	eq
 8000cfa:	4684      	moveq	ip, r0
 8000cfc:	4601      	moveq	r1, r0
 8000cfe:	2000      	moveq	r0, #0
 8000d00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d04:	bf08      	it	eq
 8000d06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0e:	fabc f28c 	clz	r2, ip
 8000d12:	3a08      	subs	r2, #8
 8000d14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d18:	db10      	blt.n	8000d3c <__aeabi_l2f+0x5c>
 8000d1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1e:	4463      	add	r3, ip
 8000d20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	f020 0001 	biceq.w	r0, r0, #1
 8000d3a:	4770      	bx	lr
 8000d3c:	f102 0220 	add.w	r2, r2, #32
 8000d40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_uldivmod>:
 8000d5c:	b953      	cbnz	r3, 8000d74 <__aeabi_uldivmod+0x18>
 8000d5e:	b94a      	cbnz	r2, 8000d74 <__aeabi_uldivmod+0x18>
 8000d60:	2900      	cmp	r1, #0
 8000d62:	bf08      	it	eq
 8000d64:	2800      	cmpeq	r0, #0
 8000d66:	bf1c      	itt	ne
 8000d68:	f04f 31ff 	movne.w	r1, #4294967295
 8000d6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000d70:	f000 b988 	b.w	8001084 <__aeabi_idiv0>
 8000d74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d7c:	f000 f806 	bl	8000d8c <__udivmoddi4>
 8000d80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d88:	b004      	add	sp, #16
 8000d8a:	4770      	bx	lr

08000d8c <__udivmoddi4>:
 8000d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d90:	9d08      	ldr	r5, [sp, #32]
 8000d92:	468e      	mov	lr, r1
 8000d94:	4604      	mov	r4, r0
 8000d96:	4688      	mov	r8, r1
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d14a      	bne.n	8000e32 <__udivmoddi4+0xa6>
 8000d9c:	428a      	cmp	r2, r1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	d962      	bls.n	8000e68 <__udivmoddi4+0xdc>
 8000da2:	fab2 f682 	clz	r6, r2
 8000da6:	b14e      	cbz	r6, 8000dbc <__udivmoddi4+0x30>
 8000da8:	f1c6 0320 	rsb	r3, r6, #32
 8000dac:	fa01 f806 	lsl.w	r8, r1, r6
 8000db0:	fa20 f303 	lsr.w	r3, r0, r3
 8000db4:	40b7      	lsls	r7, r6
 8000db6:	ea43 0808 	orr.w	r8, r3, r8
 8000dba:	40b4      	lsls	r4, r6
 8000dbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc0:	fa1f fc87 	uxth.w	ip, r7
 8000dc4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc8:	0c23      	lsrs	r3, r4, #16
 8000dca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd2:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d909      	bls.n	8000dee <__udivmoddi4+0x62>
 8000dda:	18fb      	adds	r3, r7, r3
 8000ddc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000de0:	f080 80ea 	bcs.w	8000fb8 <__udivmoddi4+0x22c>
 8000de4:	429a      	cmp	r2, r3
 8000de6:	f240 80e7 	bls.w	8000fb8 <__udivmoddi4+0x22c>
 8000dea:	3902      	subs	r1, #2
 8000dec:	443b      	add	r3, r7
 8000dee:	1a9a      	subs	r2, r3, r2
 8000df0:	b2a3      	uxth	r3, r4
 8000df2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e02:	459c      	cmp	ip, r3
 8000e04:	d909      	bls.n	8000e1a <__udivmoddi4+0x8e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e0c:	f080 80d6 	bcs.w	8000fbc <__udivmoddi4+0x230>
 8000e10:	459c      	cmp	ip, r3
 8000e12:	f240 80d3 	bls.w	8000fbc <__udivmoddi4+0x230>
 8000e16:	443b      	add	r3, r7
 8000e18:	3802      	subs	r0, #2
 8000e1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1e:	eba3 030c 	sub.w	r3, r3, ip
 8000e22:	2100      	movs	r1, #0
 8000e24:	b11d      	cbz	r5, 8000e2e <__udivmoddi4+0xa2>
 8000e26:	40f3      	lsrs	r3, r6
 8000e28:	2200      	movs	r2, #0
 8000e2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d905      	bls.n	8000e42 <__udivmoddi4+0xb6>
 8000e36:	b10d      	cbz	r5, 8000e3c <__udivmoddi4+0xb0>
 8000e38:	e9c5 0100 	strd	r0, r1, [r5]
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4608      	mov	r0, r1
 8000e40:	e7f5      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e42:	fab3 f183 	clz	r1, r3
 8000e46:	2900      	cmp	r1, #0
 8000e48:	d146      	bne.n	8000ed8 <__udivmoddi4+0x14c>
 8000e4a:	4573      	cmp	r3, lr
 8000e4c:	d302      	bcc.n	8000e54 <__udivmoddi4+0xc8>
 8000e4e:	4282      	cmp	r2, r0
 8000e50:	f200 8105 	bhi.w	800105e <__udivmoddi4+0x2d2>
 8000e54:	1a84      	subs	r4, r0, r2
 8000e56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	4690      	mov	r8, r2
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	d0e5      	beq.n	8000e2e <__udivmoddi4+0xa2>
 8000e62:	e9c5 4800 	strd	r4, r8, [r5]
 8000e66:	e7e2      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e68:	2a00      	cmp	r2, #0
 8000e6a:	f000 8090 	beq.w	8000f8e <__udivmoddi4+0x202>
 8000e6e:	fab2 f682 	clz	r6, r2
 8000e72:	2e00      	cmp	r6, #0
 8000e74:	f040 80a4 	bne.w	8000fc0 <__udivmoddi4+0x234>
 8000e78:	1a8a      	subs	r2, r1, r2
 8000e7a:	0c03      	lsrs	r3, r0, #16
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	b280      	uxth	r0, r0
 8000e82:	b2bc      	uxth	r4, r7
 8000e84:	2101      	movs	r1, #1
 8000e86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e92:	fb04 f20c 	mul.w	r2, r4, ip
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d907      	bls.n	8000eaa <__udivmoddi4+0x11e>
 8000e9a:	18fb      	adds	r3, r7, r3
 8000e9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x11c>
 8000ea2:	429a      	cmp	r2, r3
 8000ea4:	f200 80e0 	bhi.w	8001068 <__udivmoddi4+0x2dc>
 8000ea8:	46c4      	mov	ip, r8
 8000eaa:	1a9b      	subs	r3, r3, r2
 8000eac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb8:	fb02 f404 	mul.w	r4, r2, r4
 8000ebc:	429c      	cmp	r4, r3
 8000ebe:	d907      	bls.n	8000ed0 <__udivmoddi4+0x144>
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ec6:	d202      	bcs.n	8000ece <__udivmoddi4+0x142>
 8000ec8:	429c      	cmp	r4, r3
 8000eca:	f200 80ca 	bhi.w	8001062 <__udivmoddi4+0x2d6>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	1b1b      	subs	r3, r3, r4
 8000ed2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed6:	e7a5      	b.n	8000e24 <__udivmoddi4+0x98>
 8000ed8:	f1c1 0620 	rsb	r6, r1, #32
 8000edc:	408b      	lsls	r3, r1
 8000ede:	fa22 f706 	lsr.w	r7, r2, r6
 8000ee2:	431f      	orrs	r7, r3
 8000ee4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee8:	fa20 f306 	lsr.w	r3, r0, r6
 8000eec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ef0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef4:	4323      	orrs	r3, r4
 8000ef6:	fa00 f801 	lsl.w	r8, r0, r1
 8000efa:	fa1f fc87 	uxth.w	ip, r7
 8000efe:	fbbe f0f9 	udiv	r0, lr, r9
 8000f02:	0c1c      	lsrs	r4, r3, #16
 8000f04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f10:	45a6      	cmp	lr, r4
 8000f12:	fa02 f201 	lsl.w	r2, r2, r1
 8000f16:	d909      	bls.n	8000f2c <__udivmoddi4+0x1a0>
 8000f18:	193c      	adds	r4, r7, r4
 8000f1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f1e:	f080 809c 	bcs.w	800105a <__udivmoddi4+0x2ce>
 8000f22:	45a6      	cmp	lr, r4
 8000f24:	f240 8099 	bls.w	800105a <__udivmoddi4+0x2ce>
 8000f28:	3802      	subs	r0, #2
 8000f2a:	443c      	add	r4, r7
 8000f2c:	eba4 040e 	sub.w	r4, r4, lr
 8000f30:	fa1f fe83 	uxth.w	lr, r3
 8000f34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f38:	fb09 4413 	mls	r4, r9, r3, r4
 8000f3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f44:	45a4      	cmp	ip, r4
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x1ce>
 8000f48:	193c      	adds	r4, r7, r4
 8000f4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f4e:	f080 8082 	bcs.w	8001056 <__udivmoddi4+0x2ca>
 8000f52:	45a4      	cmp	ip, r4
 8000f54:	d97f      	bls.n	8001056 <__udivmoddi4+0x2ca>
 8000f56:	3b02      	subs	r3, #2
 8000f58:	443c      	add	r4, r7
 8000f5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5e:	eba4 040c 	sub.w	r4, r4, ip
 8000f62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f66:	4564      	cmp	r4, ip
 8000f68:	4673      	mov	r3, lr
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	d362      	bcc.n	8001034 <__udivmoddi4+0x2a8>
 8000f6e:	d05f      	beq.n	8001030 <__udivmoddi4+0x2a4>
 8000f70:	b15d      	cbz	r5, 8000f8a <__udivmoddi4+0x1fe>
 8000f72:	ebb8 0203 	subs.w	r2, r8, r3
 8000f76:	eb64 0409 	sbc.w	r4, r4, r9
 8000f7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000f82:	431e      	orrs	r6, r3
 8000f84:	40cc      	lsrs	r4, r1
 8000f86:	e9c5 6400 	strd	r6, r4, [r5]
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	e74f      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000f8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f92:	0c01      	lsrs	r1, r0, #16
 8000f94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f98:	b280      	uxth	r0, r0
 8000f9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	4638      	mov	r0, r7
 8000fa2:	463c      	mov	r4, r7
 8000fa4:	46b8      	mov	r8, r7
 8000fa6:	46be      	mov	lr, r7
 8000fa8:	2620      	movs	r6, #32
 8000faa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fae:	eba2 0208 	sub.w	r2, r2, r8
 8000fb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb6:	e766      	b.n	8000e86 <__udivmoddi4+0xfa>
 8000fb8:	4601      	mov	r1, r0
 8000fba:	e718      	b.n	8000dee <__udivmoddi4+0x62>
 8000fbc:	4610      	mov	r0, r2
 8000fbe:	e72c      	b.n	8000e1a <__udivmoddi4+0x8e>
 8000fc0:	f1c6 0220 	rsb	r2, r6, #32
 8000fc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc8:	40b7      	lsls	r7, r6
 8000fca:	40b1      	lsls	r1, r6
 8000fcc:	fa20 f202 	lsr.w	r2, r0, r2
 8000fd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fda:	b2bc      	uxth	r4, r7
 8000fdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fe0:	0c11      	lsrs	r1, r2, #16
 8000fe2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe6:	fb08 f904 	mul.w	r9, r8, r4
 8000fea:	40b0      	lsls	r0, r6
 8000fec:	4589      	cmp	r9, r1
 8000fee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ff2:	b280      	uxth	r0, r0
 8000ff4:	d93e      	bls.n	8001074 <__udivmoddi4+0x2e8>
 8000ff6:	1879      	adds	r1, r7, r1
 8000ff8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ffc:	d201      	bcs.n	8001002 <__udivmoddi4+0x276>
 8000ffe:	4589      	cmp	r9, r1
 8001000:	d81f      	bhi.n	8001042 <__udivmoddi4+0x2b6>
 8001002:	eba1 0109 	sub.w	r1, r1, r9
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	fb0e 1119 	mls	r1, lr, r9, r1
 8001012:	b292      	uxth	r2, r2
 8001014:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001018:	4542      	cmp	r2, r8
 800101a:	d229      	bcs.n	8001070 <__udivmoddi4+0x2e4>
 800101c:	18ba      	adds	r2, r7, r2
 800101e:	f109 31ff 	add.w	r1, r9, #4294967295
 8001022:	d2c4      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001024:	4542      	cmp	r2, r8
 8001026:	d2c2      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001028:	f1a9 0102 	sub.w	r1, r9, #2
 800102c:	443a      	add	r2, r7
 800102e:	e7be      	b.n	8000fae <__udivmoddi4+0x222>
 8001030:	45f0      	cmp	r8, lr
 8001032:	d29d      	bcs.n	8000f70 <__udivmoddi4+0x1e4>
 8001034:	ebbe 0302 	subs.w	r3, lr, r2
 8001038:	eb6c 0c07 	sbc.w	ip, ip, r7
 800103c:	3801      	subs	r0, #1
 800103e:	46e1      	mov	r9, ip
 8001040:	e796      	b.n	8000f70 <__udivmoddi4+0x1e4>
 8001042:	eba7 0909 	sub.w	r9, r7, r9
 8001046:	4449      	add	r1, r9
 8001048:	f1a8 0c02 	sub.w	ip, r8, #2
 800104c:	fbb1 f9fe 	udiv	r9, r1, lr
 8001050:	fb09 f804 	mul.w	r8, r9, r4
 8001054:	e7db      	b.n	800100e <__udivmoddi4+0x282>
 8001056:	4673      	mov	r3, lr
 8001058:	e77f      	b.n	8000f5a <__udivmoddi4+0x1ce>
 800105a:	4650      	mov	r0, sl
 800105c:	e766      	b.n	8000f2c <__udivmoddi4+0x1a0>
 800105e:	4608      	mov	r0, r1
 8001060:	e6fd      	b.n	8000e5e <__udivmoddi4+0xd2>
 8001062:	443b      	add	r3, r7
 8001064:	3a02      	subs	r2, #2
 8001066:	e733      	b.n	8000ed0 <__udivmoddi4+0x144>
 8001068:	f1ac 0c02 	sub.w	ip, ip, #2
 800106c:	443b      	add	r3, r7
 800106e:	e71c      	b.n	8000eaa <__udivmoddi4+0x11e>
 8001070:	4649      	mov	r1, r9
 8001072:	e79c      	b.n	8000fae <__udivmoddi4+0x222>
 8001074:	eba1 0109 	sub.w	r1, r1, r9
 8001078:	46c4      	mov	ip, r8
 800107a:	fbb1 f9fe 	udiv	r9, r1, lr
 800107e:	fb09 f804 	mul.w	r8, r9, r4
 8001082:	e7c4      	b.n	800100e <__udivmoddi4+0x282>

08001084 <__aeabi_idiv0>:
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <rgb_led_start>:

#include "Drivers/led.h"

#include <math.h>

void rgb_led_start(rgb_led* led) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
    pwm_start(&led->r_pwm);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f852 	bl	800113c <pwm_start>
    pwm_start(&led->g_pwm);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	330c      	adds	r3, #12
 800109c:	4618      	mov	r0, r3
 800109e:	f000 f84d 	bl	800113c <pwm_start>
    pwm_start(&led->b_pwm);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	3318      	adds	r3, #24
 80010a6:	4618      	mov	r0, r3
 80010a8:	f000 f848 	bl	800113c <pwm_start>

    rgb_led_set_color(led, COLOR_OFF);
 80010ac:	2300      	movs	r3, #0
 80010ae:	4619      	mov	r1, r3
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f000 f805 	bl	80010c0 <rgb_led_set_color>
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <rgb_led_set_color>:
    color.g = (uint8_t)((g1 + m) * 255.0f);
    color.b = (uint8_t)((b1 + m) * 255.0f);
    return color;
}

void rgb_led_set_color(rgb_led* led, rgb_color color) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	uint32_t r_duty = (color.r * led->r_pwm.resolution) / 255;
 80010ca:	78bb      	ldrb	r3, [r7, #2]
 80010cc:	461a      	mov	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	fb02 f303 	mul.w	r3, r2, r3
 80010d6:	4a18      	ldr	r2, [pc, #96]	@ (8001138 <rgb_led_set_color+0x78>)
 80010d8:	fba2 2303 	umull	r2, r3, r2, r3
 80010dc:	09db      	lsrs	r3, r3, #7
 80010de:	617b      	str	r3, [r7, #20]
    uint32_t g_duty = (color.g * led->g_pwm.resolution) / 255;
 80010e0:	787b      	ldrb	r3, [r7, #1]
 80010e2:	461a      	mov	r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	695b      	ldr	r3, [r3, #20]
 80010e8:	fb02 f303 	mul.w	r3, r2, r3
 80010ec:	4a12      	ldr	r2, [pc, #72]	@ (8001138 <rgb_led_set_color+0x78>)
 80010ee:	fba2 2303 	umull	r2, r3, r2, r3
 80010f2:	09db      	lsrs	r3, r3, #7
 80010f4:	613b      	str	r3, [r7, #16]
    uint32_t b_duty = (color.b * led->b_pwm.resolution) / 255;
 80010f6:	783b      	ldrb	r3, [r7, #0]
 80010f8:	461a      	mov	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6a1b      	ldr	r3, [r3, #32]
 80010fe:	fb02 f303 	mul.w	r3, r2, r3
 8001102:	4a0d      	ldr	r2, [pc, #52]	@ (8001138 <rgb_led_set_color+0x78>)
 8001104:	fba2 2303 	umull	r2, r3, r2, r3
 8001108:	09db      	lsrs	r3, r3, #7
 800110a:	60fb      	str	r3, [r7, #12]

    pwm_set_duty(&led->r_pwm, r_duty);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6979      	ldr	r1, [r7, #20]
 8001110:	4618      	mov	r0, r3
 8001112:	f000 f823 	bl	800115c <pwm_set_duty>
    pwm_set_duty(&led->g_pwm, g_duty);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	330c      	adds	r3, #12
 800111a:	6939      	ldr	r1, [r7, #16]
 800111c:	4618      	mov	r0, r3
 800111e:	f000 f81d 	bl	800115c <pwm_set_duty>
    pwm_set_duty(&led->b_pwm, b_duty);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	3318      	adds	r3, #24
 8001126:	68f9      	ldr	r1, [r7, #12]
 8001128:	4618      	mov	r0, r3
 800112a:	f000 f817 	bl	800115c <pwm_set_duty>
}
 800112e:	bf00      	nop
 8001130:	3718      	adds	r7, #24
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	80808081 	.word	0x80808081

0800113c <pwm_start>:
 *      Author: aravs
 */

#include "Drivers/pwm.h"

void pwm_start(pwm_channel* pwm) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(pwm->htim, pwm->channel);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	4619      	mov	r1, r3
 800114e:	4610      	mov	r0, r2
 8001150:	f008 f91e 	bl	8009390 <HAL_TIM_PWM_Start>
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <pwm_set_duty>:

void pwm_stop(pwm_channel* pwm) {
    HAL_TIM_PWM_Stop(pwm->htim, pwm->channel);
}

void pwm_set_duty(pwm_channel* pwm, uint32_t duty) {
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
    if (duty > pwm->resolution) duty = pwm->resolution;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	683a      	ldr	r2, [r7, #0]
 800116c:	429a      	cmp	r2, r3
 800116e:	d902      	bls.n	8001176 <pwm_set_duty+0x1a>
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	603b      	str	r3, [r7, #0]
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d105      	bne.n	800118a <pwm_set_duty+0x2e>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	683a      	ldr	r2, [r7, #0]
 8001186:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001188:	e018      	b.n	80011bc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b04      	cmp	r3, #4
 8001190:	d105      	bne.n	800119e <pwm_set_duty+0x42>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800119c:	e00e      	b.n	80011bc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b08      	cmp	r3, #8
 80011a4:	d105      	bne.n	80011b2 <pwm_set_duty+0x56>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80011b0:	e004      	b.n	80011bc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80011bc:	bf00      	nop
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <pyro_init>:
 *      Author: aravs
 */

#include "Drivers/pyro.h"

void pyro_init(pyro* p) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6818      	ldr	r0, [r3, #0]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	889b      	ldrh	r3, [r3, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	4619      	mov	r1, r3
 80011dc:	f004 fb38 	bl	8005850 <HAL_GPIO_WritePin>
	p->state = PYRO_STANDBY;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2200      	movs	r2, #0
 80011e4:	739a      	strb	r2, [r3, #14]
	p->fire_time = 0;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2200      	movs	r2, #0
 80011ea:	615a      	str	r2, [r3, #20]
}
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <pyro_update>:
	} else if (p->state == PYRO_STANDBY) {
		p->state = PYRO_BROKEN;
	}
}

void pyro_update(pyro* p) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
	GPIO_PinState cont_state = HAL_GPIO_ReadPin(p->cont_port, p->cont_pin);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689a      	ldr	r2, [r3, #8]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	899b      	ldrh	r3, [r3, #12]
 8001204:	4619      	mov	r1, r3
 8001206:	4610      	mov	r0, r2
 8001208:	f004 fb0a 	bl	8005820 <HAL_GPIO_ReadPin>
 800120c:	4603      	mov	r3, r0
 800120e:	75fb      	strb	r3, [r7, #23]

	if (p->state == PYRO_STANDBY) {
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	7b9b      	ldrb	r3, [r3, #14]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d106      	bne.n	8001226 <pyro_update+0x32>
		if (cont_state == GPIO_PIN_RESET) p->state = PYRO_BROKEN;
 8001218:	7dfb      	ldrb	r3, [r7, #23]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d12f      	bne.n	800127e <pyro_update+0x8a>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2205      	movs	r2, #5
 8001222:	739a      	strb	r2, [r3, #14]
		return;
 8001224:	e02b      	b.n	800127e <pyro_update+0x8a>
	}

	if (p->state == PYRO_FIRING) {
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	7b9b      	ldrb	r3, [r3, #14]
 800122a:	2b01      	cmp	r3, #1
 800122c:	d128      	bne.n	8001280 <pyro_update+0x8c>
		uint32_t now = HAL_GetTick();
 800122e:	f003 f94d 	bl	80044cc <HAL_GetTick>
 8001232:	6138      	str	r0, [r7, #16]
		uint32_t elapsed = now - p->fire_time;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	695b      	ldr	r3, [r3, #20]
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	60fb      	str	r3, [r7, #12]

		if (cont_state == GPIO_PIN_RESET) {
 800123e:	7dfb      	ldrb	r3, [r7, #23]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d10b      	bne.n	800125c <pyro_update+0x68>
			p->state = PYRO_CONFIRMED;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2203      	movs	r2, #3
 8001248:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6818      	ldr	r0, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	889b      	ldrh	r3, [r3, #4]
 8001252:	2200      	movs	r2, #0
 8001254:	4619      	mov	r1, r3
 8001256:	f004 fafb 	bl	8005850 <HAL_GPIO_WritePin>
 800125a:	e011      	b.n	8001280 <pyro_update+0x8c>
		} else if (elapsed >= p->fire_duration) {
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	691b      	ldr	r3, [r3, #16]
 8001260:	68fa      	ldr	r2, [r7, #12]
 8001262:	429a      	cmp	r2, r3
 8001264:	d30c      	bcc.n	8001280 <pyro_update+0x8c>
			p->state = PYRO_TIMEOUT;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2204      	movs	r2, #4
 800126a:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6818      	ldr	r0, [r3, #0]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	889b      	ldrh	r3, [r3, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	4619      	mov	r1, r3
 8001278:	f004 faea 	bl	8005850 <HAL_GPIO_WritePin>
 800127c:	e000      	b.n	8001280 <pyro_update+0x8c>
		return;
 800127e:	bf00      	nop
		}
	}
}
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
	...

08001288 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b0ae      	sub	sp, #184	@ 0xb8
 800128c:	af00      	add	r7, sp, #0
 800128e:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8001292:	edc7 0a08 	vstr	s1, [r7, #32]
 8001296:	ed87 1a07 	vstr	s2, [r7, #28]
 800129a:	edc7 1a06 	vstr	s3, [r7, #24]
 800129e:	ed87 2a05 	vstr	s4, [r7, #20]
 80012a2:	edc7 2a04 	vstr	s5, [r7, #16]
 80012a6:	ed87 3a03 	vstr	s6, [r7, #12]
 80012aa:	edc7 3a02 	vstr	s7, [r7, #8]
 80012ae:	ed87 4a01 	vstr	s8, [r7, #4]
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 80012b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80012ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012be:	d11d      	bne.n	80012fc <MadgwickAHRSupdate+0x74>
 80012c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80012c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012cc:	d116      	bne.n	80012fc <MadgwickAHRSupdate+0x74>
 80012ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80012d2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80012d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012da:	d10f      	bne.n	80012fc <MadgwickAHRSupdate+0x74>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 80012dc:	edd7 2a04 	vldr	s5, [r7, #16]
 80012e0:	ed97 2a05 	vldr	s4, [r7, #20]
 80012e4:	edd7 1a06 	vldr	s3, [r7, #24]
 80012e8:	ed97 1a07 	vldr	s2, [r7, #28]
 80012ec:	edd7 0a08 	vldr	s1, [r7, #32]
 80012f0:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80012f4:	f000 fede 	bl	80020b4 <MadgwickAHRSupdateIMU>
		return;
 80012f8:	f000 becc 	b.w	8002094 <MadgwickAHRSupdate+0xe0c>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80012fc:	4be4      	ldr	r3, [pc, #912]	@ (8001690 <MadgwickAHRSupdate+0x408>)
 80012fe:	edd3 7a00 	vldr	s15, [r3]
 8001302:	eeb1 7a67 	vneg.f32	s14, s15
 8001306:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800130a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800130e:	4be1      	ldr	r3, [pc, #900]	@ (8001694 <MadgwickAHRSupdate+0x40c>)
 8001310:	edd3 6a00 	vldr	s13, [r3]
 8001314:	edd7 7a08 	vldr	s15, [r7, #32]
 8001318:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800131c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001320:	4bdd      	ldr	r3, [pc, #884]	@ (8001698 <MadgwickAHRSupdate+0x410>)
 8001322:	edd3 6a00 	vldr	s13, [r3]
 8001326:	edd7 7a07 	vldr	s15, [r7, #28]
 800132a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800132e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001332:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001336:	ee67 7a87 	vmul.f32	s15, s15, s14
 800133a:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800133e:	4bd7      	ldr	r3, [pc, #860]	@ (800169c <MadgwickAHRSupdate+0x414>)
 8001340:	ed93 7a00 	vldr	s14, [r3]
 8001344:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001348:	ee27 7a27 	vmul.f32	s14, s14, s15
 800134c:	4bd1      	ldr	r3, [pc, #836]	@ (8001694 <MadgwickAHRSupdate+0x40c>)
 800134e:	edd3 6a00 	vldr	s13, [r3]
 8001352:	edd7 7a07 	vldr	s15, [r7, #28]
 8001356:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800135a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800135e:	4bce      	ldr	r3, [pc, #824]	@ (8001698 <MadgwickAHRSupdate+0x410>)
 8001360:	edd3 6a00 	vldr	s13, [r3]
 8001364:	edd7 7a08 	vldr	s15, [r7, #32]
 8001368:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800136c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001370:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001374:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001378:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800137c:	4bc7      	ldr	r3, [pc, #796]	@ (800169c <MadgwickAHRSupdate+0x414>)
 800137e:	ed93 7a00 	vldr	s14, [r3]
 8001382:	edd7 7a08 	vldr	s15, [r7, #32]
 8001386:	ee27 7a27 	vmul.f32	s14, s14, s15
 800138a:	4bc1      	ldr	r3, [pc, #772]	@ (8001690 <MadgwickAHRSupdate+0x408>)
 800138c:	edd3 6a00 	vldr	s13, [r3]
 8001390:	edd7 7a07 	vldr	s15, [r7, #28]
 8001394:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001398:	ee37 7a67 	vsub.f32	s14, s14, s15
 800139c:	4bbe      	ldr	r3, [pc, #760]	@ (8001698 <MadgwickAHRSupdate+0x410>)
 800139e:	edd3 6a00 	vldr	s13, [r3]
 80013a2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013b6:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80013ba:	4bb8      	ldr	r3, [pc, #736]	@ (800169c <MadgwickAHRSupdate+0x414>)
 80013bc:	ed93 7a00 	vldr	s14, [r3]
 80013c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80013c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013c8:	4bb1      	ldr	r3, [pc, #708]	@ (8001690 <MadgwickAHRSupdate+0x408>)
 80013ca:	edd3 6a00 	vldr	s13, [r3]
 80013ce:	edd7 7a08 	vldr	s15, [r7, #32]
 80013d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013da:	4bae      	ldr	r3, [pc, #696]	@ (8001694 <MadgwickAHRSupdate+0x40c>)
 80013dc:	edd3 6a00 	vldr	s13, [r3]
 80013e0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013f4:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80013f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80013fc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001404:	d10e      	bne.n	8001424 <MadgwickAHRSupdate+0x19c>
 8001406:	edd7 7a05 	vldr	s15, [r7, #20]
 800140a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800140e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001412:	d107      	bne.n	8001424 <MadgwickAHRSupdate+0x19c>
 8001414:	edd7 7a04 	vldr	s15, [r7, #16]
 8001418:	eef5 7a40 	vcmp.f32	s15, #0.0
 800141c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001420:	f000 85ac 	beq.w	8001f7c <MadgwickAHRSupdate+0xcf4>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8001424:	edd7 7a06 	vldr	s15, [r7, #24]
 8001428:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800142c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001430:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001434:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001438:	edd7 7a04 	vldr	s15, [r7, #16]
 800143c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001440:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001444:	eeb0 0a67 	vmov.f32	s0, s15
 8001448:	f001 f958 	bl	80026fc <invSqrt>
 800144c:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		ax *= recipNorm;
 8001450:	ed97 7a06 	vldr	s14, [r7, #24]
 8001454:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001458:	ee67 7a27 	vmul.f32	s15, s14, s15
 800145c:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 8001460:	ed97 7a05 	vldr	s14, [r7, #20]
 8001464:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001468:	ee67 7a27 	vmul.f32	s15, s14, s15
 800146c:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;   
 8001470:	ed97 7a04 	vldr	s14, [r7, #16]
 8001474:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800147c:	edc7 7a04 	vstr	s15, [r7, #16]

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 8001480:	edd7 7a03 	vldr	s15, [r7, #12]
 8001484:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001488:	edd7 7a02 	vldr	s15, [r7, #8]
 800148c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001490:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001494:	edd7 7a01 	vldr	s15, [r7, #4]
 8001498:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800149c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014a0:	eeb0 0a67 	vmov.f32	s0, s15
 80014a4:	f001 f92a 	bl	80026fc <invSqrt>
 80014a8:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		mx *= recipNorm;
 80014ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80014b0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80014b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b8:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 80014bc:	ed97 7a02 	vldr	s14, [r7, #8]
 80014c0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80014c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c8:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 80014cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80014d0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80014d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d8:	edc7 7a01 	vstr	s15, [r7, #4]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 80014dc:	4b6f      	ldr	r3, [pc, #444]	@ (800169c <MadgwickAHRSupdate+0x414>)
 80014de:	edd3 7a00 	vldr	s15, [r3]
 80014e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80014e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80014ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ee:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
		_2q0my = 2.0f * q0 * my;
 80014f2:	4b6a      	ldr	r3, [pc, #424]	@ (800169c <MadgwickAHRSupdate+0x414>)
 80014f4:	edd3 7a00 	vldr	s15, [r3]
 80014f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80014fc:	ed97 7a02 	vldr	s14, [r7, #8]
 8001500:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001504:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
		_2q0mz = 2.0f * q0 * mz;
 8001508:	4b64      	ldr	r3, [pc, #400]	@ (800169c <MadgwickAHRSupdate+0x414>)
 800150a:	edd3 7a00 	vldr	s15, [r3]
 800150e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001512:	ed97 7a01 	vldr	s14, [r7, #4]
 8001516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800151a:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
		_2q1mx = 2.0f * q1 * mx;
 800151e:	4b5c      	ldr	r3, [pc, #368]	@ (8001690 <MadgwickAHRSupdate+0x408>)
 8001520:	edd3 7a00 	vldr	s15, [r3]
 8001524:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001528:	ed97 7a03 	vldr	s14, [r7, #12]
 800152c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001530:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
		_2q0 = 2.0f * q0;
 8001534:	4b59      	ldr	r3, [pc, #356]	@ (800169c <MadgwickAHRSupdate+0x414>)
 8001536:	edd3 7a00 	vldr	s15, [r3]
 800153a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800153e:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
		_2q1 = 2.0f * q1;
 8001542:	4b53      	ldr	r3, [pc, #332]	@ (8001690 <MadgwickAHRSupdate+0x408>)
 8001544:	edd3 7a00 	vldr	s15, [r3]
 8001548:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800154c:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
		_2q2 = 2.0f * q2;
 8001550:	4b50      	ldr	r3, [pc, #320]	@ (8001694 <MadgwickAHRSupdate+0x40c>)
 8001552:	edd3 7a00 	vldr	s15, [r3]
 8001556:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800155a:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
		_2q3 = 2.0f * q3;
 800155e:	4b4e      	ldr	r3, [pc, #312]	@ (8001698 <MadgwickAHRSupdate+0x410>)
 8001560:	edd3 7a00 	vldr	s15, [r3]
 8001564:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001568:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
		_2q0q2 = 2.0f * q0 * q2;
 800156c:	4b4b      	ldr	r3, [pc, #300]	@ (800169c <MadgwickAHRSupdate+0x414>)
 800156e:	edd3 7a00 	vldr	s15, [r3]
 8001572:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001576:	4b47      	ldr	r3, [pc, #284]	@ (8001694 <MadgwickAHRSupdate+0x40c>)
 8001578:	edd3 7a00 	vldr	s15, [r3]
 800157c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001580:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		_2q2q3 = 2.0f * q2 * q3;
 8001584:	4b43      	ldr	r3, [pc, #268]	@ (8001694 <MadgwickAHRSupdate+0x40c>)
 8001586:	edd3 7a00 	vldr	s15, [r3]
 800158a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800158e:	4b42      	ldr	r3, [pc, #264]	@ (8001698 <MadgwickAHRSupdate+0x410>)
 8001590:	edd3 7a00 	vldr	s15, [r3]
 8001594:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001598:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
		q0q0 = q0 * q0;
 800159c:	4b3f      	ldr	r3, [pc, #252]	@ (800169c <MadgwickAHRSupdate+0x414>)
 800159e:	ed93 7a00 	vldr	s14, [r3]
 80015a2:	4b3e      	ldr	r3, [pc, #248]	@ (800169c <MadgwickAHRSupdate+0x414>)
 80015a4:	edd3 7a00 	vldr	s15, [r3]
 80015a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ac:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
		q0q1 = q0 * q1;
 80015b0:	4b3a      	ldr	r3, [pc, #232]	@ (800169c <MadgwickAHRSupdate+0x414>)
 80015b2:	ed93 7a00 	vldr	s14, [r3]
 80015b6:	4b36      	ldr	r3, [pc, #216]	@ (8001690 <MadgwickAHRSupdate+0x408>)
 80015b8:	edd3 7a00 	vldr	s15, [r3]
 80015bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015c0:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
		q0q2 = q0 * q2;
 80015c4:	4b35      	ldr	r3, [pc, #212]	@ (800169c <MadgwickAHRSupdate+0x414>)
 80015c6:	ed93 7a00 	vldr	s14, [r3]
 80015ca:	4b32      	ldr	r3, [pc, #200]	@ (8001694 <MadgwickAHRSupdate+0x40c>)
 80015cc:	edd3 7a00 	vldr	s15, [r3]
 80015d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d4:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
		q0q3 = q0 * q3;
 80015d8:	4b30      	ldr	r3, [pc, #192]	@ (800169c <MadgwickAHRSupdate+0x414>)
 80015da:	ed93 7a00 	vldr	s14, [r3]
 80015de:	4b2e      	ldr	r3, [pc, #184]	@ (8001698 <MadgwickAHRSupdate+0x410>)
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015e8:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		q1q1 = q1 * q1;
 80015ec:	4b28      	ldr	r3, [pc, #160]	@ (8001690 <MadgwickAHRSupdate+0x408>)
 80015ee:	ed93 7a00 	vldr	s14, [r3]
 80015f2:	4b27      	ldr	r3, [pc, #156]	@ (8001690 <MadgwickAHRSupdate+0x408>)
 80015f4:	edd3 7a00 	vldr	s15, [r3]
 80015f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015fc:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		q1q2 = q1 * q2;
 8001600:	4b23      	ldr	r3, [pc, #140]	@ (8001690 <MadgwickAHRSupdate+0x408>)
 8001602:	ed93 7a00 	vldr	s14, [r3]
 8001606:	4b23      	ldr	r3, [pc, #140]	@ (8001694 <MadgwickAHRSupdate+0x40c>)
 8001608:	edd3 7a00 	vldr	s15, [r3]
 800160c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001610:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		q1q3 = q1 * q3;
 8001614:	4b1e      	ldr	r3, [pc, #120]	@ (8001690 <MadgwickAHRSupdate+0x408>)
 8001616:	ed93 7a00 	vldr	s14, [r3]
 800161a:	4b1f      	ldr	r3, [pc, #124]	@ (8001698 <MadgwickAHRSupdate+0x410>)
 800161c:	edd3 7a00 	vldr	s15, [r3]
 8001620:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001624:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		q2q2 = q2 * q2;
 8001628:	4b1a      	ldr	r3, [pc, #104]	@ (8001694 <MadgwickAHRSupdate+0x40c>)
 800162a:	ed93 7a00 	vldr	s14, [r3]
 800162e:	4b19      	ldr	r3, [pc, #100]	@ (8001694 <MadgwickAHRSupdate+0x40c>)
 8001630:	edd3 7a00 	vldr	s15, [r3]
 8001634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001638:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		q2q3 = q2 * q3;
 800163c:	4b15      	ldr	r3, [pc, #84]	@ (8001694 <MadgwickAHRSupdate+0x40c>)
 800163e:	ed93 7a00 	vldr	s14, [r3]
 8001642:	4b15      	ldr	r3, [pc, #84]	@ (8001698 <MadgwickAHRSupdate+0x410>)
 8001644:	edd3 7a00 	vldr	s15, [r3]
 8001648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800164c:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		q3q3 = q3 * q3;
 8001650:	4b11      	ldr	r3, [pc, #68]	@ (8001698 <MadgwickAHRSupdate+0x410>)
 8001652:	ed93 7a00 	vldr	s14, [r3]
 8001656:	4b10      	ldr	r3, [pc, #64]	@ (8001698 <MadgwickAHRSupdate+0x410>)
 8001658:	edd3 7a00 	vldr	s15, [r3]
 800165c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001660:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8001664:	ed97 7a03 	vldr	s14, [r7, #12]
 8001668:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 800166c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001670:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <MadgwickAHRSupdate+0x410>)
 8001672:	edd3 6a00 	vldr	s13, [r3]
 8001676:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800167a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800167e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001682:	4b04      	ldr	r3, [pc, #16]	@ (8001694 <MadgwickAHRSupdate+0x40c>)
 8001684:	edd3 6a00 	vldr	s13, [r3]
 8001688:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 800168c:	e008      	b.n	80016a0 <MadgwickAHRSupdate+0x418>
 800168e:	bf00      	nop
 8001690:	200001e0 	.word	0x200001e0
 8001694:	200001e4 	.word	0x200001e4
 8001698:	200001e8 	.word	0x200001e8
 800169c:	20000004 	.word	0x20000004
 80016a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016a8:	edd7 6a03 	vldr	s13, [r7, #12]
 80016ac:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80016b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016b8:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 80016bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80016c0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016c4:	4bf5      	ldr	r3, [pc, #980]	@ (8001a9c <MadgwickAHRSupdate+0x814>)
 80016c6:	edd3 7a00 	vldr	s15, [r3]
 80016ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016d2:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 80016d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80016da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016de:	4bf0      	ldr	r3, [pc, #960]	@ (8001aa0 <MadgwickAHRSupdate+0x818>)
 80016e0:	edd3 7a00 	vldr	s15, [r3]
 80016e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016ec:	edd7 6a03 	vldr	s13, [r7, #12]
 80016f0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80016f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016fc:	edd7 6a03 	vldr	s13, [r7, #12]
 8001700:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001704:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001708:	ee77 7a67 	vsub.f32	s15, s14, s15
 800170c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 8001710:	4be3      	ldr	r3, [pc, #908]	@ (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001712:	ed93 7a00 	vldr	s14, [r3]
 8001716:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800171a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800171e:	edd7 6a02 	vldr	s13, [r7, #8]
 8001722:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001726:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800172a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800172e:	4bdd      	ldr	r3, [pc, #884]	@ (8001aa4 <MadgwickAHRSupdate+0x81c>)
 8001730:	edd3 6a00 	vldr	s13, [r3]
 8001734:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8001738:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800173c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001740:	4bd6      	ldr	r3, [pc, #856]	@ (8001a9c <MadgwickAHRSupdate+0x814>)
 8001742:	edd3 6a00 	vldr	s13, [r3]
 8001746:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 800174a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800174e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001752:	edd7 6a02 	vldr	s13, [r7, #8]
 8001756:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800175a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800175e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001762:	edd7 6a02 	vldr	s13, [r7, #8]
 8001766:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800176a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800176e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001772:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 8001776:	edd7 7a01 	vldr	s15, [r7, #4]
 800177a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800177e:	4bc8      	ldr	r3, [pc, #800]	@ (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001780:	edd3 7a00 	vldr	s15, [r3]
 8001784:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001788:	ee37 7a27 	vadd.f32	s14, s14, s15
 800178c:	edd7 6a02 	vldr	s13, [r7, #8]
 8001790:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001794:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001798:	ee77 7a67 	vsub.f32	s15, s14, s15
 800179c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_2bx = sqrt(hx * hx + hy * hy);
 80017a0:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80017a4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80017a8:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80017ac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017b4:	ee17 0a90 	vmov	r0, s15
 80017b8:	f7fe fe6a 	bl	8000490 <__aeabi_f2d>
 80017bc:	4602      	mov	r2, r0
 80017be:	460b      	mov	r3, r1
 80017c0:	ec43 2b10 	vmov	d0, r2, r3
 80017c4:	f00e f8a0 	bl	800f908 <sqrt>
 80017c8:	ec53 2b10 	vmov	r2, r3, d0
 80017cc:	4610      	mov	r0, r2
 80017ce:	4619      	mov	r1, r3
 80017d0:	f7ff f966 	bl	8000aa0 <__aeabi_d2f>
 80017d4:	4603      	mov	r3, r0
 80017d6:	64bb      	str	r3, [r7, #72]	@ 0x48
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 80017d8:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80017dc:	eeb1 7a67 	vneg.f32	s14, s15
 80017e0:	4bae      	ldr	r3, [pc, #696]	@ (8001a9c <MadgwickAHRSupdate+0x814>)
 80017e2:	edd3 7a00 	vldr	s15, [r3]
 80017e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017ea:	4bae      	ldr	r3, [pc, #696]	@ (8001aa4 <MadgwickAHRSupdate+0x81c>)
 80017ec:	edd3 6a00 	vldr	s13, [r3]
 80017f0:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80017f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017fc:	edd7 6a01 	vldr	s13, [r7, #4]
 8001800:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001804:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001808:	ee37 7a27 	vadd.f32	s14, s14, s15
 800180c:	4ba4      	ldr	r3, [pc, #656]	@ (8001aa0 <MadgwickAHRSupdate+0x818>)
 800180e:	edd3 6a00 	vldr	s13, [r3]
 8001812:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8001816:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800181a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800181e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001822:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001826:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800182a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800182e:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 8001832:	edd7 7a02 	vldr	s15, [r7, #8]
 8001836:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800183a:	4b99      	ldr	r3, [pc, #612]	@ (8001aa0 <MadgwickAHRSupdate+0x818>)
 800183c:	edd3 7a00 	vldr	s15, [r3]
 8001840:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001844:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001848:	edd7 6a01 	vldr	s13, [r7, #4]
 800184c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001850:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001854:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001858:	edd7 6a01 	vldr	s13, [r7, #4]
 800185c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001860:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001864:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001868:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4bx = 2.0f * _2bx;
 800186c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001870:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001874:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_4bz = 2.0f * _2bz;
 8001878:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800187c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001880:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001884:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001888:	eeb1 7a67 	vneg.f32	s14, s15
 800188c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001890:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001894:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001898:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800189c:	edd7 7a06 	vldr	s15, [r7, #24]
 80018a0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80018a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018a8:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80018ac:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80018b0:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80018b4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80018b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80018bc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80018c0:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80018c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018cc:	4b73      	ldr	r3, [pc, #460]	@ (8001a9c <MadgwickAHRSupdate+0x814>)
 80018ce:	edd3 6a00 	vldr	s13, [r3]
 80018d2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80018d6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80018da:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80018de:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80018e2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018e6:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80018ea:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018ee:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80018f2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80018f6:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 80018fa:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80018fe:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001902:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001906:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800190a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800190e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001912:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001916:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800191a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800191e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001922:	eef1 6a67 	vneg.f32	s13, s15
 8001926:	4b5e      	ldr	r3, [pc, #376]	@ (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001928:	edd3 7a00 	vldr	s15, [r3]
 800192c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001930:	4b5c      	ldr	r3, [pc, #368]	@ (8001aa4 <MadgwickAHRSupdate+0x81c>)
 8001932:	ed93 6a00 	vldr	s12, [r3]
 8001936:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800193a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800193e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001942:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8001946:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800194a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800194e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001952:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001956:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 800195a:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800195e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001962:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001966:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800196a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800196e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001972:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001976:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800197a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800197e:	4b47      	ldr	r3, [pc, #284]	@ (8001a9c <MadgwickAHRSupdate+0x814>)
 8001980:	edd3 6a00 	vldr	s13, [r3]
 8001984:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001988:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800198c:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8001990:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001994:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001998:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800199c:	ee26 6a27 	vmul.f32	s12, s12, s15
 80019a0:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 80019a4:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80019a8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80019ac:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80019b0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80019b4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80019b8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80019bc:	ee36 6a27 	vadd.f32	s12, s12, s15
 80019c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80019c4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80019c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d0:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80019d4:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80019d8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80019dc:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80019e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019e4:	edd7 7a06 	vldr	s15, [r7, #24]
 80019e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019ec:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80019f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019f4:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80019f8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80019fc:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001a00:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a04:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a08:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001a0c:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8001a10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a18:	4b22      	ldr	r3, [pc, #136]	@ (8001aa4 <MadgwickAHRSupdate+0x81c>)
 8001a1a:	edd3 7a00 	vldr	s15, [r3]
 8001a1e:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001a22:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001a26:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001a2a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a2e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8001a32:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a36:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001a3a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a3e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a42:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a46:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a52:	4b13      	ldr	r3, [pc, #76]	@ (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001a54:	edd3 6a00 	vldr	s13, [r3]
 8001a58:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001a5c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a60:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8001a64:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001a68:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a6c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001a70:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a74:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001a78:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a7c:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8001a80:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001a84:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001a88:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001a8c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a90:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a94:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a98:	e006      	b.n	8001aa8 <MadgwickAHRSupdate+0x820>
 8001a9a:	bf00      	nop
 8001a9c:	200001e4 	.word	0x200001e4
 8001aa0:	200001e8 	.word	0x200001e8
 8001aa4:	200001e0 	.word	0x200001e0
 8001aa8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ab0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ab4:	4bf6      	ldr	r3, [pc, #984]	@ (8001e90 <MadgwickAHRSupdate+0xc08>)
 8001ab6:	edd3 6a00 	vldr	s13, [r3]
 8001aba:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001abe:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ac2:	4bf4      	ldr	r3, [pc, #976]	@ (8001e94 <MadgwickAHRSupdate+0xc0c>)
 8001ac4:	ed93 6a00 	vldr	s12, [r3]
 8001ac8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001acc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ad0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001ad4:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8001ad8:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001adc:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001ae0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001ae4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ae8:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8001aec:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001af0:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001af4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001af8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001afc:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001b00:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b04:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001b08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b10:	4be1      	ldr	r3, [pc, #900]	@ (8001e98 <MadgwickAHRSupdate+0xc10>)
 8001b12:	edd3 6a00 	vldr	s13, [r3]
 8001b16:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001b1a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b1e:	4bdf      	ldr	r3, [pc, #892]	@ (8001e9c <MadgwickAHRSupdate+0xc14>)
 8001b20:	ed93 6a00 	vldr	s12, [r3]
 8001b24:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001b28:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b2c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b30:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8001b34:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001b38:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001b3c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001b40:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001b44:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8001b48:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001b4c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001b50:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001b54:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001b58:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001b5c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001b60:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001b64:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b68:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001b6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b74:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001b78:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8001b7c:	eeb1 7a67 	vneg.f32	s14, s15
 8001b80:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001b84:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001b88:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001b8c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b90:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b94:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001b98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b9c:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001ba0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001ba4:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001ba8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001bac:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bb0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001bb4:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8001bb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bbc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bc0:	4bb3      	ldr	r3, [pc, #716]	@ (8001e90 <MadgwickAHRSupdate+0xc08>)
 8001bc2:	edd3 7a00 	vldr	s15, [r3]
 8001bc6:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001bca:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001bce:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001bd2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bd6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8001bda:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001bde:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001be2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001be6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001bea:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bee:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001bf2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bf6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bfa:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001bfe:	eef1 6a67 	vneg.f32	s13, s15
 8001c02:	4ba3      	ldr	r3, [pc, #652]	@ (8001e90 <MadgwickAHRSupdate+0xc08>)
 8001c04:	edd3 7a00 	vldr	s15, [r3]
 8001c08:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c0c:	4ba1      	ldr	r3, [pc, #644]	@ (8001e94 <MadgwickAHRSupdate+0xc0c>)
 8001c0e:	ed93 6a00 	vldr	s12, [r3]
 8001c12:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001c16:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c1a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001c1e:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8001c22:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001c26:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c2a:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001c2e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c32:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001c36:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c3a:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8001c3e:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001c42:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001c46:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001c4a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001c4e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001c52:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c56:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001c5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c62:	4b8e      	ldr	r3, [pc, #568]	@ (8001e9c <MadgwickAHRSupdate+0xc14>)
 8001c64:	edd3 6a00 	vldr	s13, [r3]
 8001c68:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001c6c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c70:	4b89      	ldr	r3, [pc, #548]	@ (8001e98 <MadgwickAHRSupdate+0xc10>)
 8001c72:	ed93 6a00 	vldr	s12, [r3]
 8001c76:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001c7a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c7e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001c82:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8001c86:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001c8a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c8e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001c92:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c96:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8001c9a:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001c9e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001ca2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001ca6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001caa:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001cae:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cb2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001cb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cbe:	4b75      	ldr	r3, [pc, #468]	@ (8001e94 <MadgwickAHRSupdate+0xc0c>)
 8001cc0:	edd3 6a00 	vldr	s13, [r3]
 8001cc4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001cc8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ccc:	4b70      	ldr	r3, [pc, #448]	@ (8001e90 <MadgwickAHRSupdate+0xc08>)
 8001cce:	ed93 6a00 	vldr	s12, [r3]
 8001cd2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001cd6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cda:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001cde:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8001ce2:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001ce6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001cea:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001cee:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001cf2:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8001cf6:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001cfa:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001cfe:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001d02:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001d06:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001d0a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001d0e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001d12:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d16:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001d1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d22:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001d26:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001d2a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001d2e:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001d32:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d36:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d3a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d3e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8001d42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d46:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001d4a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001d4e:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001d52:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001d56:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d5a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001d5e:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001d62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d6a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001d6e:	eef1 6a67 	vneg.f32	s13, s15
 8001d72:	4b49      	ldr	r3, [pc, #292]	@ (8001e98 <MadgwickAHRSupdate+0xc10>)
 8001d74:	edd3 7a00 	vldr	s15, [r3]
 8001d78:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d7c:	4b47      	ldr	r3, [pc, #284]	@ (8001e9c <MadgwickAHRSupdate+0xc14>)
 8001d7e:	ed93 6a00 	vldr	s12, [r3]
 8001d82:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001d86:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d8a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001d8e:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8001d92:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001d96:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001d9a:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001d9e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001da2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001da6:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001daa:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8001dae:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001db2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001db6:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001dba:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001dbe:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001dc2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dc6:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001dca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dce:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dd2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001dd6:	eef1 6a67 	vneg.f32	s13, s15
 8001dda:	4b2e      	ldr	r3, [pc, #184]	@ (8001e94 <MadgwickAHRSupdate+0xc0c>)
 8001ddc:	edd3 7a00 	vldr	s15, [r3]
 8001de0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001de4:	4b2a      	ldr	r3, [pc, #168]	@ (8001e90 <MadgwickAHRSupdate+0xc08>)
 8001de6:	ed93 6a00 	vldr	s12, [r3]
 8001dea:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001dee:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001df2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001df6:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8001dfa:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001dfe:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001e02:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001e06:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001e0a:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8001e0e:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001e12:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001e16:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001e1a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001e1e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001e22:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e26:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001e2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e32:	4b1a      	ldr	r3, [pc, #104]	@ (8001e9c <MadgwickAHRSupdate+0xc14>)
 8001e34:	edd3 6a00 	vldr	s13, [r3]
 8001e38:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001e3c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e40:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8001e44:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001e48:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001e4c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001e50:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001e54:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8001e58:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001e5c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001e60:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001e64:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001e68:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001e6c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001e70:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001e74:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e78:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001e7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e84:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8001e88:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001e8c:	e008      	b.n	8001ea0 <MadgwickAHRSupdate+0xc18>
 8001e8e:	bf00      	nop
 8001e90:	200001e4 	.word	0x200001e4
 8001e94:	20000004 	.word	0x20000004
 8001e98:	200001e8 	.word	0x200001e8
 8001e9c:	200001e0 	.word	0x200001e0
 8001ea0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001ea4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001ea8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001eac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001eb0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001eb4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001eb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ebc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001ec0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ec4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ecc:	f000 fc16 	bl	80026fc <invSqrt>
 8001ed0:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		s0 *= recipNorm;
 8001ed4:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001ed8:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001edc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ee0:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 *= recipNorm;
 8001ee4:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001ee8:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001eec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ef0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 *= recipNorm;
 8001ef4:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001ef8:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001efc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f00:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 *= recipNorm;
 8001f04:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001f08:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001f0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f10:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Apply feedback step
		qDot1 -= beta * s0;
 8001f14:	4b61      	ldr	r3, [pc, #388]	@ (800209c <MadgwickAHRSupdate+0xe14>)
 8001f16:	ed93 7a00 	vldr	s14, [r3]
 8001f1a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001f1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f22:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8001f26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f2a:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
		qDot2 -= beta * s1;
 8001f2e:	4b5b      	ldr	r3, [pc, #364]	@ (800209c <MadgwickAHRSupdate+0xe14>)
 8001f30:	ed93 7a00 	vldr	s14, [r3]
 8001f34:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001f38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f3c:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8001f40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f44:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
		qDot3 -= beta * s2;
 8001f48:	4b54      	ldr	r3, [pc, #336]	@ (800209c <MadgwickAHRSupdate+0xe14>)
 8001f4a:	ed93 7a00 	vldr	s14, [r3]
 8001f4e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001f52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f56:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8001f5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f5e:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
		qDot4 -= beta * s3;
 8001f62:	4b4e      	ldr	r3, [pc, #312]	@ (800209c <MadgwickAHRSupdate+0xe14>)
 8001f64:	ed93 7a00 	vldr	s14, [r3]
 8001f68:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001f6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f70:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 8001f74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f78:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8001f7c:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8001f80:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80020a0 <MadgwickAHRSupdate+0xe18>
 8001f84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f88:	4b46      	ldr	r3, [pc, #280]	@ (80020a4 <MadgwickAHRSupdate+0xe1c>)
 8001f8a:	edd3 7a00 	vldr	s15, [r3]
 8001f8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f92:	4b44      	ldr	r3, [pc, #272]	@ (80020a4 <MadgwickAHRSupdate+0xe1c>)
 8001f94:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 8001f98:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8001f9c:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80020a0 <MadgwickAHRSupdate+0xe18>
 8001fa0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fa4:	4b40      	ldr	r3, [pc, #256]	@ (80020a8 <MadgwickAHRSupdate+0xe20>)
 8001fa6:	edd3 7a00 	vldr	s15, [r3]
 8001faa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fae:	4b3e      	ldr	r3, [pc, #248]	@ (80020a8 <MadgwickAHRSupdate+0xe20>)
 8001fb0:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8001fb4:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8001fb8:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80020a0 <MadgwickAHRSupdate+0xe18>
 8001fbc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fc0:	4b3a      	ldr	r3, [pc, #232]	@ (80020ac <MadgwickAHRSupdate+0xe24>)
 8001fc2:	edd3 7a00 	vldr	s15, [r3]
 8001fc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fca:	4b38      	ldr	r3, [pc, #224]	@ (80020ac <MadgwickAHRSupdate+0xe24>)
 8001fcc:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8001fd0:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8001fd4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80020a0 <MadgwickAHRSupdate+0xe18>
 8001fd8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fdc:	4b34      	ldr	r3, [pc, #208]	@ (80020b0 <MadgwickAHRSupdate+0xe28>)
 8001fde:	edd3 7a00 	vldr	s15, [r3]
 8001fe2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe6:	4b32      	ldr	r3, [pc, #200]	@ (80020b0 <MadgwickAHRSupdate+0xe28>)
 8001fe8:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8001fec:	4b2d      	ldr	r3, [pc, #180]	@ (80020a4 <MadgwickAHRSupdate+0xe1c>)
 8001fee:	ed93 7a00 	vldr	s14, [r3]
 8001ff2:	4b2c      	ldr	r3, [pc, #176]	@ (80020a4 <MadgwickAHRSupdate+0xe1c>)
 8001ff4:	edd3 7a00 	vldr	s15, [r3]
 8001ff8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ffc:	4b2a      	ldr	r3, [pc, #168]	@ (80020a8 <MadgwickAHRSupdate+0xe20>)
 8001ffe:	edd3 6a00 	vldr	s13, [r3]
 8002002:	4b29      	ldr	r3, [pc, #164]	@ (80020a8 <MadgwickAHRSupdate+0xe20>)
 8002004:	edd3 7a00 	vldr	s15, [r3]
 8002008:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800200c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002010:	4b26      	ldr	r3, [pc, #152]	@ (80020ac <MadgwickAHRSupdate+0xe24>)
 8002012:	edd3 6a00 	vldr	s13, [r3]
 8002016:	4b25      	ldr	r3, [pc, #148]	@ (80020ac <MadgwickAHRSupdate+0xe24>)
 8002018:	edd3 7a00 	vldr	s15, [r3]
 800201c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002020:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002024:	4b22      	ldr	r3, [pc, #136]	@ (80020b0 <MadgwickAHRSupdate+0xe28>)
 8002026:	edd3 6a00 	vldr	s13, [r3]
 800202a:	4b21      	ldr	r3, [pc, #132]	@ (80020b0 <MadgwickAHRSupdate+0xe28>)
 800202c:	edd3 7a00 	vldr	s15, [r3]
 8002030:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002034:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002038:	eeb0 0a67 	vmov.f32	s0, s15
 800203c:	f000 fb5e 	bl	80026fc <invSqrt>
 8002040:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
	q0 *= recipNorm;
 8002044:	4b17      	ldr	r3, [pc, #92]	@ (80020a4 <MadgwickAHRSupdate+0xe1c>)
 8002046:	ed93 7a00 	vldr	s14, [r3]
 800204a:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800204e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002052:	4b14      	ldr	r3, [pc, #80]	@ (80020a4 <MadgwickAHRSupdate+0xe1c>)
 8002054:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8002058:	4b13      	ldr	r3, [pc, #76]	@ (80020a8 <MadgwickAHRSupdate+0xe20>)
 800205a:	ed93 7a00 	vldr	s14, [r3]
 800205e:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002066:	4b10      	ldr	r3, [pc, #64]	@ (80020a8 <MadgwickAHRSupdate+0xe20>)
 8002068:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 800206c:	4b0f      	ldr	r3, [pc, #60]	@ (80020ac <MadgwickAHRSupdate+0xe24>)
 800206e:	ed93 7a00 	vldr	s14, [r3]
 8002072:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002076:	ee67 7a27 	vmul.f32	s15, s14, s15
 800207a:	4b0c      	ldr	r3, [pc, #48]	@ (80020ac <MadgwickAHRSupdate+0xe24>)
 800207c:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8002080:	4b0b      	ldr	r3, [pc, #44]	@ (80020b0 <MadgwickAHRSupdate+0xe28>)
 8002082:	ed93 7a00 	vldr	s14, [r3]
 8002086:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800208a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800208e:	4b08      	ldr	r3, [pc, #32]	@ (80020b0 <MadgwickAHRSupdate+0xe28>)
 8002090:	edc3 7a00 	vstr	s15, [r3]
}
 8002094:	37b8      	adds	r7, #184	@ 0xb8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	20000000 	.word	0x20000000
 80020a0:	3a83126f 	.word	0x3a83126f
 80020a4:	20000004 	.word	0x20000004
 80020a8:	200001e0 	.word	0x200001e0
 80020ac:	200001e4 	.word	0x200001e4
 80020b0:	200001e8 	.word	0x200001e8

080020b4 <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b09c      	sub	sp, #112	@ 0x70
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	ed87 0a05 	vstr	s0, [r7, #20]
 80020be:	edc7 0a04 	vstr	s1, [r7, #16]
 80020c2:	ed87 1a03 	vstr	s2, [r7, #12]
 80020c6:	edc7 1a02 	vstr	s3, [r7, #8]
 80020ca:	ed87 2a01 	vstr	s4, [r7, #4]
 80020ce:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80020d2:	4bec      	ldr	r3, [pc, #944]	@ (8002484 <MadgwickAHRSupdateIMU+0x3d0>)
 80020d4:	edd3 7a00 	vldr	s15, [r3]
 80020d8:	eeb1 7a67 	vneg.f32	s14, s15
 80020dc:	edd7 7a05 	vldr	s15, [r7, #20]
 80020e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020e4:	4be8      	ldr	r3, [pc, #928]	@ (8002488 <MadgwickAHRSupdateIMU+0x3d4>)
 80020e6:	edd3 6a00 	vldr	s13, [r3]
 80020ea:	edd7 7a04 	vldr	s15, [r7, #16]
 80020ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020f6:	4be5      	ldr	r3, [pc, #916]	@ (800248c <MadgwickAHRSupdateIMU+0x3d8>)
 80020f8:	edd3 6a00 	vldr	s13, [r3]
 80020fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002100:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002104:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002108:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800210c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002110:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002114:	4bde      	ldr	r3, [pc, #888]	@ (8002490 <MadgwickAHRSupdateIMU+0x3dc>)
 8002116:	ed93 7a00 	vldr	s14, [r3]
 800211a:	edd7 7a05 	vldr	s15, [r7, #20]
 800211e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002122:	4bd9      	ldr	r3, [pc, #868]	@ (8002488 <MadgwickAHRSupdateIMU+0x3d4>)
 8002124:	edd3 6a00 	vldr	s13, [r3]
 8002128:	edd7 7a03 	vldr	s15, [r7, #12]
 800212c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002130:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002134:	4bd5      	ldr	r3, [pc, #852]	@ (800248c <MadgwickAHRSupdateIMU+0x3d8>)
 8002136:	edd3 6a00 	vldr	s13, [r3]
 800213a:	edd7 7a04 	vldr	s15, [r7, #16]
 800213e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002142:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002146:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800214a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800214e:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8002152:	4bcf      	ldr	r3, [pc, #828]	@ (8002490 <MadgwickAHRSupdateIMU+0x3dc>)
 8002154:	ed93 7a00 	vldr	s14, [r3]
 8002158:	edd7 7a04 	vldr	s15, [r7, #16]
 800215c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002160:	4bc8      	ldr	r3, [pc, #800]	@ (8002484 <MadgwickAHRSupdateIMU+0x3d0>)
 8002162:	edd3 6a00 	vldr	s13, [r3]
 8002166:	edd7 7a03 	vldr	s15, [r7, #12]
 800216a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800216e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002172:	4bc6      	ldr	r3, [pc, #792]	@ (800248c <MadgwickAHRSupdateIMU+0x3d8>)
 8002174:	edd3 6a00 	vldr	s13, [r3]
 8002178:	edd7 7a05 	vldr	s15, [r7, #20]
 800217c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002180:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002184:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002188:	ee67 7a87 	vmul.f32	s15, s15, s14
 800218c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002190:	4bbf      	ldr	r3, [pc, #764]	@ (8002490 <MadgwickAHRSupdateIMU+0x3dc>)
 8002192:	ed93 7a00 	vldr	s14, [r3]
 8002196:	edd7 7a03 	vldr	s15, [r7, #12]
 800219a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800219e:	4bb9      	ldr	r3, [pc, #740]	@ (8002484 <MadgwickAHRSupdateIMU+0x3d0>)
 80021a0:	edd3 6a00 	vldr	s13, [r3]
 80021a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80021a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021b0:	4bb5      	ldr	r3, [pc, #724]	@ (8002488 <MadgwickAHRSupdateIMU+0x3d4>)
 80021b2:	edd3 6a00 	vldr	s13, [r3]
 80021b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80021ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021c2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80021c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021ca:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80021ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80021d2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021da:	d10e      	bne.n	80021fa <MadgwickAHRSupdateIMU+0x146>
 80021dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80021e0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e8:	d107      	bne.n	80021fa <MadgwickAHRSupdateIMU+0x146>
 80021ea:	edd7 7a00 	vldr	s15, [r7]
 80021ee:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f6:	f000 81e5 	beq.w	80025c4 <MadgwickAHRSupdateIMU+0x510>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80021fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80021fe:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002202:	edd7 7a01 	vldr	s15, [r7, #4]
 8002206:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800220a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800220e:	edd7 7a00 	vldr	s15, [r7]
 8002212:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002216:	ee77 7a27 	vadd.f32	s15, s14, s15
 800221a:	eeb0 0a67 	vmov.f32	s0, s15
 800221e:	f000 fa6d 	bl	80026fc <invSqrt>
 8002222:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		ax *= recipNorm;
 8002226:	ed97 7a02 	vldr	s14, [r7, #8]
 800222a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800222e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002232:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 8002236:	ed97 7a01 	vldr	s14, [r7, #4]
 800223a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800223e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002242:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;   
 8002246:	ed97 7a00 	vldr	s14, [r7]
 800224a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800224e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002252:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8002256:	4b8e      	ldr	r3, [pc, #568]	@ (8002490 <MadgwickAHRSupdateIMU+0x3dc>)
 8002258:	edd3 7a00 	vldr	s15, [r3]
 800225c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002260:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q1 = 2.0f * q1;
 8002264:	4b87      	ldr	r3, [pc, #540]	@ (8002484 <MadgwickAHRSupdateIMU+0x3d0>)
 8002266:	edd3 7a00 	vldr	s15, [r3]
 800226a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800226e:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_2q2 = 2.0f * q2;
 8002272:	4b85      	ldr	r3, [pc, #532]	@ (8002488 <MadgwickAHRSupdateIMU+0x3d4>)
 8002274:	edd3 7a00 	vldr	s15, [r3]
 8002278:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800227c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_2q3 = 2.0f * q3;
 8002280:	4b82      	ldr	r3, [pc, #520]	@ (800248c <MadgwickAHRSupdateIMU+0x3d8>)
 8002282:	edd3 7a00 	vldr	s15, [r3]
 8002286:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800228a:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q0 = 4.0f * q0;
 800228e:	4b80      	ldr	r3, [pc, #512]	@ (8002490 <MadgwickAHRSupdateIMU+0x3dc>)
 8002290:	edd3 7a00 	vldr	s15, [r3]
 8002294:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002298:	ee67 7a87 	vmul.f32	s15, s15, s14
 800229c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_4q1 = 4.0f * q1;
 80022a0:	4b78      	ldr	r3, [pc, #480]	@ (8002484 <MadgwickAHRSupdateIMU+0x3d0>)
 80022a2:	edd3 7a00 	vldr	s15, [r3]
 80022a6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80022aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022ae:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4q2 = 4.0f * q2;
 80022b2:	4b75      	ldr	r3, [pc, #468]	@ (8002488 <MadgwickAHRSupdateIMU+0x3d4>)
 80022b4:	edd3 7a00 	vldr	s15, [r3]
 80022b8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80022bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022c0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_8q1 = 8.0f * q1;
 80022c4:	4b6f      	ldr	r3, [pc, #444]	@ (8002484 <MadgwickAHRSupdateIMU+0x3d0>)
 80022c6:	edd3 7a00 	vldr	s15, [r3]
 80022ca:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80022ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022d2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		_8q2 = 8.0f * q2;
 80022d6:	4b6c      	ldr	r3, [pc, #432]	@ (8002488 <MadgwickAHRSupdateIMU+0x3d4>)
 80022d8:	edd3 7a00 	vldr	s15, [r3]
 80022dc:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80022e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022e4:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q0q0 = q0 * q0;
 80022e8:	4b69      	ldr	r3, [pc, #420]	@ (8002490 <MadgwickAHRSupdateIMU+0x3dc>)
 80022ea:	ed93 7a00 	vldr	s14, [r3]
 80022ee:	4b68      	ldr	r3, [pc, #416]	@ (8002490 <MadgwickAHRSupdateIMU+0x3dc>)
 80022f0:	edd3 7a00 	vldr	s15, [r3]
 80022f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022f8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q1q1 = q1 * q1;
 80022fc:	4b61      	ldr	r3, [pc, #388]	@ (8002484 <MadgwickAHRSupdateIMU+0x3d0>)
 80022fe:	ed93 7a00 	vldr	s14, [r3]
 8002302:	4b60      	ldr	r3, [pc, #384]	@ (8002484 <MadgwickAHRSupdateIMU+0x3d0>)
 8002304:	edd3 7a00 	vldr	s15, [r3]
 8002308:	ee67 7a27 	vmul.f32	s15, s14, s15
 800230c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		q2q2 = q2 * q2;
 8002310:	4b5d      	ldr	r3, [pc, #372]	@ (8002488 <MadgwickAHRSupdateIMU+0x3d4>)
 8002312:	ed93 7a00 	vldr	s14, [r3]
 8002316:	4b5c      	ldr	r3, [pc, #368]	@ (8002488 <MadgwickAHRSupdateIMU+0x3d4>)
 8002318:	edd3 7a00 	vldr	s15, [r3]
 800231c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002320:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		q3q3 = q3 * q3;
 8002324:	4b59      	ldr	r3, [pc, #356]	@ (800248c <MadgwickAHRSupdateIMU+0x3d8>)
 8002326:	ed93 7a00 	vldr	s14, [r3]
 800232a:	4b58      	ldr	r3, [pc, #352]	@ (800248c <MadgwickAHRSupdateIMU+0x3d8>)
 800232c:	edd3 7a00 	vldr	s15, [r3]
 8002330:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002334:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8002338:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800233c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002340:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002344:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8002348:	edd7 7a02 	vldr	s15, [r7, #8]
 800234c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002350:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002354:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8002358:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800235c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002360:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002364:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8002368:	edd7 7a01 	vldr	s15, [r7, #4]
 800236c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002370:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002374:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8002378:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800237c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002380:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002384:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8002388:	edd7 7a02 	vldr	s15, [r7, #8]
 800238c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002390:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002394:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002398:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800239c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80023a0:	4b38      	ldr	r3, [pc, #224]	@ (8002484 <MadgwickAHRSupdateIMU+0x3d0>)
 80023a2:	edd3 7a00 	vldr	s15, [r3]
 80023a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023ae:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 80023b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80023b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023be:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80023c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023c6:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80023ca:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80023ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023d6:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80023da:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80023de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023e6:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80023ea:	edd7 7a00 	vldr	s15, [r7]
 80023ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023f6:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80023fa:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80023fe:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002402:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002406:	4b20      	ldr	r3, [pc, #128]	@ (8002488 <MadgwickAHRSupdateIMU+0x3d4>)
 8002408:	edd3 7a00 	vldr	s15, [r3]
 800240c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002410:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8002414:	edd7 7a02 	vldr	s15, [r7, #8]
 8002418:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800241c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002420:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8002424:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002428:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800242c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002430:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8002434:	edd7 7a01 	vldr	s15, [r7, #4]
 8002438:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800243c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002440:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002444:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002448:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 800244c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002450:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002454:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002458:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 800245c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002460:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002464:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002468:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 800246c:	edd7 7a00 	vldr	s15, [r7]
 8002470:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002474:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002478:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 800247c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002480:	e008      	b.n	8002494 <MadgwickAHRSupdateIMU+0x3e0>
 8002482:	bf00      	nop
 8002484:	200001e0 	.word	0x200001e0
 8002488:	200001e4 	.word	0x200001e4
 800248c:	200001e8 	.word	0x200001e8
 8002490:	20000004 	.word	0x20000004
 8002494:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002498:	ee27 7a87 	vmul.f32	s14, s15, s14
 800249c:	4b91      	ldr	r3, [pc, #580]	@ (80026e4 <MadgwickAHRSupdateIMU+0x630>)
 800249e:	edd3 7a00 	vldr	s15, [r3]
 80024a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024a6:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80024aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80024ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024b6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80024ba:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80024be:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80024c2:	4b88      	ldr	r3, [pc, #544]	@ (80026e4 <MadgwickAHRSupdateIMU+0x630>)
 80024c4:	edd3 7a00 	vldr	s15, [r3]
 80024c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024d0:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80024d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80024d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024e0:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80024e4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80024e8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80024ec:	edd7 7a08 	vldr	s15, [r7, #32]
 80024f0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80024f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80024fc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002500:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002504:	edd7 7a06 	vldr	s15, [r7, #24]
 8002508:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800250c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002510:	eeb0 0a67 	vmov.f32	s0, s15
 8002514:	f000 f8f2 	bl	80026fc <invSqrt>
 8002518:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		s0 *= recipNorm;
 800251c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002520:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002524:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002528:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 *= recipNorm;
 800252c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002530:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002534:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002538:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 800253c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002540:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002544:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002548:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 800254c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002550:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002558:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 800255c:	4b62      	ldr	r3, [pc, #392]	@ (80026e8 <MadgwickAHRSupdateIMU+0x634>)
 800255e:	ed93 7a00 	vldr	s14, [r3]
 8002562:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800256a:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 800256e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002572:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		qDot2 -= beta * s1;
 8002576:	4b5c      	ldr	r3, [pc, #368]	@ (80026e8 <MadgwickAHRSupdateIMU+0x634>)
 8002578:	ed93 7a00 	vldr	s14, [r3]
 800257c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002580:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002584:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8002588:	ee77 7a67 	vsub.f32	s15, s14, s15
 800258c:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		qDot3 -= beta * s2;
 8002590:	4b55      	ldr	r3, [pc, #340]	@ (80026e8 <MadgwickAHRSupdateIMU+0x634>)
 8002592:	ed93 7a00 	vldr	s14, [r3]
 8002596:	edd7 7a07 	vldr	s15, [r7, #28]
 800259a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800259e:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 80025a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025a6:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		qDot4 -= beta * s3;
 80025aa:	4b4f      	ldr	r3, [pc, #316]	@ (80026e8 <MadgwickAHRSupdateIMU+0x634>)
 80025ac:	ed93 7a00 	vldr	s14, [r3]
 80025b0:	edd7 7a06 	vldr	s15, [r7, #24]
 80025b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025b8:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80025bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025c0:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 80025c4:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80025c8:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80026ec <MadgwickAHRSupdateIMU+0x638>
 80025cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025d0:	4b47      	ldr	r3, [pc, #284]	@ (80026f0 <MadgwickAHRSupdateIMU+0x63c>)
 80025d2:	edd3 7a00 	vldr	s15, [r3]
 80025d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025da:	4b45      	ldr	r3, [pc, #276]	@ (80026f0 <MadgwickAHRSupdateIMU+0x63c>)
 80025dc:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 80025e0:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80025e4:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80026ec <MadgwickAHRSupdateIMU+0x638>
 80025e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025ec:	4b41      	ldr	r3, [pc, #260]	@ (80026f4 <MadgwickAHRSupdateIMU+0x640>)
 80025ee:	edd3 7a00 	vldr	s15, [r3]
 80025f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025f6:	4b3f      	ldr	r3, [pc, #252]	@ (80026f4 <MadgwickAHRSupdateIMU+0x640>)
 80025f8:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 80025fc:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8002600:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80026ec <MadgwickAHRSupdateIMU+0x638>
 8002604:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002608:	4b3b      	ldr	r3, [pc, #236]	@ (80026f8 <MadgwickAHRSupdateIMU+0x644>)
 800260a:	edd3 7a00 	vldr	s15, [r3]
 800260e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002612:	4b39      	ldr	r3, [pc, #228]	@ (80026f8 <MadgwickAHRSupdateIMU+0x644>)
 8002614:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8002618:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800261c:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80026ec <MadgwickAHRSupdateIMU+0x638>
 8002620:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002624:	4b2f      	ldr	r3, [pc, #188]	@ (80026e4 <MadgwickAHRSupdateIMU+0x630>)
 8002626:	edd3 7a00 	vldr	s15, [r3]
 800262a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800262e:	4b2d      	ldr	r3, [pc, #180]	@ (80026e4 <MadgwickAHRSupdateIMU+0x630>)
 8002630:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8002634:	4b2e      	ldr	r3, [pc, #184]	@ (80026f0 <MadgwickAHRSupdateIMU+0x63c>)
 8002636:	ed93 7a00 	vldr	s14, [r3]
 800263a:	4b2d      	ldr	r3, [pc, #180]	@ (80026f0 <MadgwickAHRSupdateIMU+0x63c>)
 800263c:	edd3 7a00 	vldr	s15, [r3]
 8002640:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002644:	4b2b      	ldr	r3, [pc, #172]	@ (80026f4 <MadgwickAHRSupdateIMU+0x640>)
 8002646:	edd3 6a00 	vldr	s13, [r3]
 800264a:	4b2a      	ldr	r3, [pc, #168]	@ (80026f4 <MadgwickAHRSupdateIMU+0x640>)
 800264c:	edd3 7a00 	vldr	s15, [r3]
 8002650:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002654:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002658:	4b27      	ldr	r3, [pc, #156]	@ (80026f8 <MadgwickAHRSupdateIMU+0x644>)
 800265a:	edd3 6a00 	vldr	s13, [r3]
 800265e:	4b26      	ldr	r3, [pc, #152]	@ (80026f8 <MadgwickAHRSupdateIMU+0x644>)
 8002660:	edd3 7a00 	vldr	s15, [r3]
 8002664:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002668:	ee37 7a27 	vadd.f32	s14, s14, s15
 800266c:	4b1d      	ldr	r3, [pc, #116]	@ (80026e4 <MadgwickAHRSupdateIMU+0x630>)
 800266e:	edd3 6a00 	vldr	s13, [r3]
 8002672:	4b1c      	ldr	r3, [pc, #112]	@ (80026e4 <MadgwickAHRSupdateIMU+0x630>)
 8002674:	edd3 7a00 	vldr	s15, [r3]
 8002678:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800267c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002680:	eeb0 0a67 	vmov.f32	s0, s15
 8002684:	f000 f83a 	bl	80026fc <invSqrt>
 8002688:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
	q0 *= recipNorm;
 800268c:	4b18      	ldr	r3, [pc, #96]	@ (80026f0 <MadgwickAHRSupdateIMU+0x63c>)
 800268e:	ed93 7a00 	vldr	s14, [r3]
 8002692:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002696:	ee67 7a27 	vmul.f32	s15, s14, s15
 800269a:	4b15      	ldr	r3, [pc, #84]	@ (80026f0 <MadgwickAHRSupdateIMU+0x63c>)
 800269c:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 80026a0:	4b14      	ldr	r3, [pc, #80]	@ (80026f4 <MadgwickAHRSupdateIMU+0x640>)
 80026a2:	ed93 7a00 	vldr	s14, [r3]
 80026a6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80026aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ae:	4b11      	ldr	r3, [pc, #68]	@ (80026f4 <MadgwickAHRSupdateIMU+0x640>)
 80026b0:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 80026b4:	4b10      	ldr	r3, [pc, #64]	@ (80026f8 <MadgwickAHRSupdateIMU+0x644>)
 80026b6:	ed93 7a00 	vldr	s14, [r3]
 80026ba:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80026be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026c2:	4b0d      	ldr	r3, [pc, #52]	@ (80026f8 <MadgwickAHRSupdateIMU+0x644>)
 80026c4:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 80026c8:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <MadgwickAHRSupdateIMU+0x630>)
 80026ca:	ed93 7a00 	vldr	s14, [r3]
 80026ce:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80026d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026d6:	4b03      	ldr	r3, [pc, #12]	@ (80026e4 <MadgwickAHRSupdateIMU+0x630>)
 80026d8:	edc3 7a00 	vstr	s15, [r3]
}
 80026dc:	bf00      	nop
 80026de:	3770      	adds	r7, #112	@ 0x70
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	200001e8 	.word	0x200001e8
 80026e8:	20000000 	.word	0x20000000
 80026ec:	3a83126f 	.word	0x3a83126f
 80026f0:	20000004 	.word	0x20000004
 80026f4:	200001e0 	.word	0x200001e0
 80026f8:	200001e4 	.word	0x200001e4

080026fc <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 80026fc:	b480      	push	{r7}
 80026fe:	b087      	sub	sp, #28
 8002700:	af00      	add	r7, sp, #0
 8002702:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8002706:	edd7 7a01 	vldr	s15, [r7, #4]
 800270a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800270e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002712:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 800271a:	f107 0310 	add.w	r3, r7, #16
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	105a      	asrs	r2, r3, #1
 8002726:	4b12      	ldr	r3, [pc, #72]	@ (8002770 <invSqrt+0x74>)
 8002728:	1a9b      	subs	r3, r3, r2
 800272a:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 800272c:	f107 030c 	add.w	r3, r7, #12
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8002734:	ed97 7a04 	vldr	s14, [r7, #16]
 8002738:	edd7 7a05 	vldr	s15, [r7, #20]
 800273c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002740:	edd7 7a04 	vldr	s15, [r7, #16]
 8002744:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002748:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800274c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002750:	edd7 7a04 	vldr	s15, [r7, #16]
 8002754:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002758:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	ee07 3a90 	vmov	s15, r3
}
 8002762:	eeb0 0a67 	vmov.f32	s0, s15
 8002766:	371c      	adds	r7, #28
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	5f3759df 	.word	0x5f3759df

08002774 <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	460b      	mov	r3, r1
 800277e:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a05      	ldr	r2, [pc, #20]	@ (800279c <HAL_UARTEx_RxEventCallback+0x28>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d104      	bne.n	8002794 <HAL_UARTEx_RxEventCallback+0x20>
	uart_dma_rx_event_callback(Size);
 800278a:	887b      	ldrh	r3, [r7, #2]
 800278c:	4618      	mov	r0, r3
 800278e:	f001 f9ef 	bl	8003b70 <uart_dma_rx_event_callback>
 8002792:	e000      	b.n	8002796 <HAL_UARTEx_RxEventCallback+0x22>
	if (huart->Instance != USART1) return;
 8002794:	bf00      	nop
}
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40011000 	.word	0x40011000

080027a0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
	if (huart->Instance != USART1) return;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a04      	ldr	r2, [pc, #16]	@ (80027c0 <HAL_UART_ErrorCallback+0x20>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d102      	bne.n	80027b8 <HAL_UART_ErrorCallback+0x18>
	uart_dma_error_callback();
 80027b2:	f001 fb1b 	bl	8003dec <uart_dma_error_callback>
 80027b6:	e000      	b.n	80027ba <HAL_UART_ErrorCallback+0x1a>
	if (huart->Instance != USART1) return;
 80027b8:	bf00      	nop
}
 80027ba:	3708      	adds	r7, #8
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	40011000 	.word	0x40011000

080027c4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
    	calib_mag = mag_cal;
#endif
    }
#endif
#ifndef CALIBRATE
	if (htim->Instance == TIM6) {
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a06      	ldr	r2, [pc, #24]	@ (80027ec <HAL_TIM_PeriodElapsedCallback+0x28>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d105      	bne.n	80027e2 <HAL_TIM_PeriodElapsedCallback+0x1e>
		calculate_orientation(orientation_quat, &roll, &pitch, &yaw);
 80027d6:	4b06      	ldr	r3, [pc, #24]	@ (80027f0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80027d8:	4a06      	ldr	r2, [pc, #24]	@ (80027f4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80027da:	4907      	ldr	r1, [pc, #28]	@ (80027f8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80027dc:	4807      	ldr	r0, [pc, #28]	@ (80027fc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80027de:	f000 fcd7 	bl	8003190 <calculate_orientation>
	}
#endif
}
 80027e2:	bf00      	nop
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	40001000 	.word	0x40001000
 80027f0:	200005bc 	.word	0x200005bc
 80027f4:	200005b8 	.word	0x200005b8
 80027f8:	200005b4 	.word	0x200005b4
 80027fc:	200005a4 	.word	0x200005a4

08002800 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002800:	b590      	push	{r4, r7, lr}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002806:	f001 fdfb 	bl	8004400 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800280a:	f000 f86f 	bl	80028ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800280e:	f000 fbf1 	bl	8002ff4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002812:	f000 fbcf 	bl	8002fb4 <MX_DMA_Init>
  MX_FATFS_Init();
 8002816:	f00a fa85 	bl	800cd24 <MX_FATFS_Init>
  MX_TIM2_Init();
 800281a:	f000 faab 	bl	8002d74 <MX_TIM2_Init>
  MX_I2C1_Init();
 800281e:	f000 f935 	bl	8002a8c <MX_I2C1_Init>
  MX_SPI2_Init();
 8002822:	f000 f9c5 	bl	8002bb0 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8002826:	f000 fb9b 	bl	8002f60 <MX_USART1_UART_Init>
  MX_CRC_Init();
 800282a:	f000 f91b 	bl	8002a64 <MX_CRC_Init>
  MX_TIM1_Init();
 800282e:	f000 f9f5 	bl	8002c1c <MX_TIM1_Init>
  MX_ADC1_Init();
 8002832:	f000 f8c5 	bl	80029c0 <MX_ADC1_Init>
  MX_I2C2_Init();
 8002836:	f000 f957 	bl	8002ae8 <MX_I2C2_Init>
  MX_SPI1_Init();
 800283a:	f000 f983 	bl	8002b44 <MX_SPI1_Init>
  MX_TIM7_Init();
 800283e:	f000 fb59 	bl	8002ef4 <MX_TIM7_Init>
  MX_USB_DEVICE_Init();
 8002842:	f00c fb07 	bl	800ee54 <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 8002846:	f000 fb1f 	bl	8002e88 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  initialize_uart_dma();
 800284a:	f001 f979 	bl	8003b40 <initialize_uart_dma>

  rgb_led_start(&status_led);
 800284e:	481f      	ldr	r0, [pc, #124]	@ (80028cc <main+0xcc>)
 8002850:	f7fe fc1a 	bl	8001088 <rgb_led_start>

#ifndef CALIBRATE
  HAL_TIM_Base_Start_IT(&htim6);
 8002854:	481e      	ldr	r0, [pc, #120]	@ (80028d0 <main+0xd0>)
 8002856:	f006 fcd1 	bl	80091fc <HAL_TIM_Base_Start_IT>
  initialize_orientation();
 800285a:	f000 fc75 	bl	8003148 <initialize_orientation>

//  servo_start(&tvc_x);
//  servo_start(&tvc_y);

  pyro_init(&motor);
 800285e:	481d      	ldr	r0, [pc, #116]	@ (80028d4 <main+0xd4>)
 8002860:	f7fe fcb2 	bl	80011c8 <pyro_init>
  pyro_init(&parachute);
 8002864:	481c      	ldr	r0, [pc, #112]	@ (80028d8 <main+0xd8>)
 8002866:	f7fe fcaf 	bl	80011c8 <pyro_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
#ifndef CALIBRATE
	  pyro_update(&motor);
 800286a:	481a      	ldr	r0, [pc, #104]	@ (80028d4 <main+0xd4>)
 800286c:	f7fe fcc2 	bl	80011f4 <pyro_update>
	  pyro_update(&parachute);
 8002870:	4819      	ldr	r0, [pc, #100]	@ (80028d8 <main+0xd8>)
 8002872:	f7fe fcbf 	bl	80011f4 <pyro_update>
#endif

	  if (uart_dma_is_data_ready()) {
 8002876:	f001 fad5 	bl	8003e24 <uart_dma_is_data_ready>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d00a      	beq.n	8002896 <main+0x96>
		  uart_dma_reset_data_ready();
 8002880:	f001 fadc 	bl	8003e3c <uart_dma_reset_data_ready>

		  // process packet
		  sensor_packet* latest_packet = uart_dma_get_latest_packet();
 8002884:	f001 fae6 	bl	8003e54 <uart_dma_get_latest_packet>
 8002888:	6078      	str	r0, [r7, #4]
		  process_raw_sensor_data(&latest_packet->data, &data);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	3302      	adds	r3, #2
 800288e:	4913      	ldr	r1, [pc, #76]	@ (80028dc <main+0xdc>)
 8002890:	4618      	mov	r0, r3
 8002892:	f001 fb3d 	bl	8003f10 <process_raw_sensor_data>
		  // log new data

		  // control algorithms
	  }
#ifndef CALIBRATE
	  uint32_t now = HAL_GetTick();
 8002896:	f001 fe19 	bl	80044cc <HAL_GetTick>
 800289a:	6038      	str	r0, [r7, #0]
	  if ((now - last_send_time) >= send_interval) {
 800289c:	4b10      	ldr	r3, [pc, #64]	@ (80028e0 <main+0xe0>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	2232      	movs	r2, #50	@ 0x32
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d3df      	bcc.n	800286a <main+0x6a>
		  memcpy(&quat_buffer,  orientation_quat, 4 * sizeof(float));
 80028aa:	4a0e      	ldr	r2, [pc, #56]	@ (80028e4 <main+0xe4>)
 80028ac:	4b0e      	ldr	r3, [pc, #56]	@ (80028e8 <main+0xe8>)
 80028ae:	4614      	mov	r4, r2
 80028b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 80028b6:	2110      	movs	r1, #16
 80028b8:	480a      	ldr	r0, [pc, #40]	@ (80028e4 <main+0xe4>)
 80028ba:	f00c fb89 	bl	800efd0 <CDC_Transmit_FS>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1d2      	bne.n	800286a <main+0x6a>
			  last_send_time = now;
 80028c4:	4a06      	ldr	r2, [pc, #24]	@ (80028e0 <main+0xe0>)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	6013      	str	r3, [r2, #0]
  {
 80028ca:	e7ce      	b.n	800286a <main+0x6a>
 80028cc:	20000008 	.word	0x20000008
 80028d0:	20000424 	.word	0x20000424
 80028d4:	2000002c 	.word	0x2000002c
 80028d8:	20000044 	.word	0x20000044
 80028dc:	20000570 	.word	0x20000570
 80028e0:	2000056c 	.word	0x2000056c
 80028e4:	2000055c 	.word	0x2000055c
 80028e8:	200005a4 	.word	0x200005a4

080028ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b094      	sub	sp, #80	@ 0x50
 80028f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028f2:	f107 0320 	add.w	r3, r7, #32
 80028f6:	2230      	movs	r2, #48	@ 0x30
 80028f8:	2100      	movs	r1, #0
 80028fa:	4618      	mov	r0, r3
 80028fc:	f00c ffc4 	bl	800f888 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002900:	f107 030c 	add.w	r3, r7, #12
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	605a      	str	r2, [r3, #4]
 800290a:	609a      	str	r2, [r3, #8]
 800290c:	60da      	str	r2, [r3, #12]
 800290e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002910:	2300      	movs	r3, #0
 8002912:	60bb      	str	r3, [r7, #8]
 8002914:	4b28      	ldr	r3, [pc, #160]	@ (80029b8 <SystemClock_Config+0xcc>)
 8002916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002918:	4a27      	ldr	r2, [pc, #156]	@ (80029b8 <SystemClock_Config+0xcc>)
 800291a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800291e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002920:	4b25      	ldr	r3, [pc, #148]	@ (80029b8 <SystemClock_Config+0xcc>)
 8002922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002924:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002928:	60bb      	str	r3, [r7, #8]
 800292a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800292c:	2300      	movs	r3, #0
 800292e:	607b      	str	r3, [r7, #4]
 8002930:	4b22      	ldr	r3, [pc, #136]	@ (80029bc <SystemClock_Config+0xd0>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a21      	ldr	r2, [pc, #132]	@ (80029bc <SystemClock_Config+0xd0>)
 8002936:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800293a:	6013      	str	r3, [r2, #0]
 800293c:	4b1f      	ldr	r3, [pc, #124]	@ (80029bc <SystemClock_Config+0xd0>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002944:	607b      	str	r3, [r7, #4]
 8002946:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002948:	2301      	movs	r3, #1
 800294a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800294c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002950:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002952:	2302      	movs	r3, #2
 8002954:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002956:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800295a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 800295c:	2306      	movs	r3, #6
 800295e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002960:	23a8      	movs	r3, #168	@ 0xa8
 8002962:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002964:	2302      	movs	r3, #2
 8002966:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002968:	2307      	movs	r3, #7
 800296a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800296c:	f107 0320 	add.w	r3, r7, #32
 8002970:	4618      	mov	r0, r3
 8002972:	f005 ff13 	bl	800879c <HAL_RCC_OscConfig>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800297c:	f000 fbde 	bl	800313c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002980:	230f      	movs	r3, #15
 8002982:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002984:	2302      	movs	r3, #2
 8002986:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800298c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002990:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002992:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002996:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002998:	f107 030c 	add.w	r3, r7, #12
 800299c:	2105      	movs	r1, #5
 800299e:	4618      	mov	r0, r3
 80029a0:	f006 f974 	bl	8008c8c <HAL_RCC_ClockConfig>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80029aa:	f000 fbc7 	bl	800313c <Error_Handler>
  }
}
 80029ae:	bf00      	nop
 80029b0:	3750      	adds	r7, #80	@ 0x50
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40023800 	.word	0x40023800
 80029bc:	40007000 	.word	0x40007000

080029c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80029c6:	463b      	mov	r3, r7
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	605a      	str	r2, [r3, #4]
 80029ce:	609a      	str	r2, [r3, #8]
 80029d0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80029d2:	4b21      	ldr	r3, [pc, #132]	@ (8002a58 <MX_ADC1_Init+0x98>)
 80029d4:	4a21      	ldr	r2, [pc, #132]	@ (8002a5c <MX_ADC1_Init+0x9c>)
 80029d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80029d8:	4b1f      	ldr	r3, [pc, #124]	@ (8002a58 <MX_ADC1_Init+0x98>)
 80029da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80029de:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80029e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a58 <MX_ADC1_Init+0x98>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80029e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a58 <MX_ADC1_Init+0x98>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80029ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002a58 <MX_ADC1_Init+0x98>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80029f2:	4b19      	ldr	r3, [pc, #100]	@ (8002a58 <MX_ADC1_Init+0x98>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80029fa:	4b17      	ldr	r3, [pc, #92]	@ (8002a58 <MX_ADC1_Init+0x98>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a00:	4b15      	ldr	r3, [pc, #84]	@ (8002a58 <MX_ADC1_Init+0x98>)
 8002a02:	4a17      	ldr	r2, [pc, #92]	@ (8002a60 <MX_ADC1_Init+0xa0>)
 8002a04:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a06:	4b14      	ldr	r3, [pc, #80]	@ (8002a58 <MX_ADC1_Init+0x98>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002a0c:	4b12      	ldr	r3, [pc, #72]	@ (8002a58 <MX_ADC1_Init+0x98>)
 8002a0e:	2201      	movs	r2, #1
 8002a10:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002a12:	4b11      	ldr	r3, [pc, #68]	@ (8002a58 <MX_ADC1_Init+0x98>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002a1a:	4b0f      	ldr	r3, [pc, #60]	@ (8002a58 <MX_ADC1_Init+0x98>)
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002a20:	480d      	ldr	r0, [pc, #52]	@ (8002a58 <MX_ADC1_Init+0x98>)
 8002a22:	f001 fd83 	bl	800452c <HAL_ADC_Init>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002a2c:	f000 fb86 	bl	800313c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002a30:	2300      	movs	r3, #0
 8002a32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002a34:	2301      	movs	r3, #1
 8002a36:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002a3c:	463b      	mov	r3, r7
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4805      	ldr	r0, [pc, #20]	@ (8002a58 <MX_ADC1_Init+0x98>)
 8002a42:	f001 fdb7 	bl	80045b4 <HAL_ADC_ConfigChannel>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002a4c:	f000 fb76 	bl	800313c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002a50:	bf00      	nop
 8002a52:	3710      	adds	r7, #16
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	200001ec 	.word	0x200001ec
 8002a5c:	40012000 	.word	0x40012000
 8002a60:	0f000001 	.word	0x0f000001

08002a64 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002a68:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <MX_CRC_Init+0x20>)
 8002a6a:	4a07      	ldr	r2, [pc, #28]	@ (8002a88 <MX_CRC_Init+0x24>)
 8002a6c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002a6e:	4805      	ldr	r0, [pc, #20]	@ (8002a84 <MX_CRC_Init+0x20>)
 8002a70:	f002 f8cf 	bl	8004c12 <HAL_CRC_Init>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d001      	beq.n	8002a7e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8002a7a:	f000 fb5f 	bl	800313c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002a7e:	bf00      	nop
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20000234 	.word	0x20000234
 8002a88:	40023000 	.word	0x40023000

08002a8c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a90:	4b12      	ldr	r3, [pc, #72]	@ (8002adc <MX_I2C1_Init+0x50>)
 8002a92:	4a13      	ldr	r2, [pc, #76]	@ (8002ae0 <MX_I2C1_Init+0x54>)
 8002a94:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002a96:	4b11      	ldr	r3, [pc, #68]	@ (8002adc <MX_I2C1_Init+0x50>)
 8002a98:	4a12      	ldr	r2, [pc, #72]	@ (8002ae4 <MX_I2C1_Init+0x58>)
 8002a9a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002adc <MX_I2C1_Init+0x50>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 8002aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8002adc <MX_I2C1_Init+0x50>)
 8002aa4:	2240      	movs	r2, #64	@ 0x40
 8002aa6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8002adc <MX_I2C1_Init+0x50>)
 8002aaa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002aae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8002adc <MX_I2C1_Init+0x50>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002ab6:	4b09      	ldr	r3, [pc, #36]	@ (8002adc <MX_I2C1_Init+0x50>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002abc:	4b07      	ldr	r3, [pc, #28]	@ (8002adc <MX_I2C1_Init+0x50>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ac2:	4b06      	ldr	r3, [pc, #24]	@ (8002adc <MX_I2C1_Init+0x50>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ac8:	4804      	ldr	r0, [pc, #16]	@ (8002adc <MX_I2C1_Init+0x50>)
 8002aca:	f002 fedb 	bl	8005884 <HAL_I2C_Init>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002ad4:	f000 fb32 	bl	800313c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ad8:	bf00      	nop
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	2000023c 	.word	0x2000023c
 8002ae0:	40005400 	.word	0x40005400
 8002ae4:	000186a0 	.word	0x000186a0

08002ae8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002aec:	4b12      	ldr	r3, [pc, #72]	@ (8002b38 <MX_I2C2_Init+0x50>)
 8002aee:	4a13      	ldr	r2, [pc, #76]	@ (8002b3c <MX_I2C2_Init+0x54>)
 8002af0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002af2:	4b11      	ldr	r3, [pc, #68]	@ (8002b38 <MX_I2C2_Init+0x50>)
 8002af4:	4a12      	ldr	r2, [pc, #72]	@ (8002b40 <MX_I2C2_Init+0x58>)
 8002af6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002af8:	4b0f      	ldr	r3, [pc, #60]	@ (8002b38 <MX_I2C2_Init+0x50>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002afe:	4b0e      	ldr	r3, [pc, #56]	@ (8002b38 <MX_I2C2_Init+0x50>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b04:	4b0c      	ldr	r3, [pc, #48]	@ (8002b38 <MX_I2C2_Init+0x50>)
 8002b06:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002b0a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8002b38 <MX_I2C2_Init+0x50>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002b12:	4b09      	ldr	r3, [pc, #36]	@ (8002b38 <MX_I2C2_Init+0x50>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b18:	4b07      	ldr	r3, [pc, #28]	@ (8002b38 <MX_I2C2_Init+0x50>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b1e:	4b06      	ldr	r3, [pc, #24]	@ (8002b38 <MX_I2C2_Init+0x50>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002b24:	4804      	ldr	r0, [pc, #16]	@ (8002b38 <MX_I2C2_Init+0x50>)
 8002b26:	f002 fead 	bl	8005884 <HAL_I2C_Init>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d001      	beq.n	8002b34 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002b30:	f000 fb04 	bl	800313c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002b34:	bf00      	nop
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	20000290 	.word	0x20000290
 8002b3c:	40005800 	.word	0x40005800
 8002b40:	000186a0 	.word	0x000186a0

08002b44 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002b48:	4b17      	ldr	r3, [pc, #92]	@ (8002ba8 <MX_SPI1_Init+0x64>)
 8002b4a:	4a18      	ldr	r2, [pc, #96]	@ (8002bac <MX_SPI1_Init+0x68>)
 8002b4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b4e:	4b16      	ldr	r3, [pc, #88]	@ (8002ba8 <MX_SPI1_Init+0x64>)
 8002b50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002b54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b56:	4b14      	ldr	r3, [pc, #80]	@ (8002ba8 <MX_SPI1_Init+0x64>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b5c:	4b12      	ldr	r3, [pc, #72]	@ (8002ba8 <MX_SPI1_Init+0x64>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b62:	4b11      	ldr	r3, [pc, #68]	@ (8002ba8 <MX_SPI1_Init+0x64>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b68:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba8 <MX_SPI1_Init+0x64>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba8 <MX_SPI1_Init+0x64>)
 8002b70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b74:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b76:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba8 <MX_SPI1_Init+0x64>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba8 <MX_SPI1_Init+0x64>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b82:	4b09      	ldr	r3, [pc, #36]	@ (8002ba8 <MX_SPI1_Init+0x64>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b88:	4b07      	ldr	r3, [pc, #28]	@ (8002ba8 <MX_SPI1_Init+0x64>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002b8e:	4b06      	ldr	r3, [pc, #24]	@ (8002ba8 <MX_SPI1_Init+0x64>)
 8002b90:	220a      	movs	r2, #10
 8002b92:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002b94:	4804      	ldr	r0, [pc, #16]	@ (8002ba8 <MX_SPI1_Init+0x64>)
 8002b96:	f006 fa59 	bl	800904c <HAL_SPI_Init>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d001      	beq.n	8002ba4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002ba0:	f000 facc 	bl	800313c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002ba4:	bf00      	nop
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	200002e4 	.word	0x200002e4
 8002bac:	40013000 	.word	0x40013000

08002bb0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002bb4:	4b17      	ldr	r3, [pc, #92]	@ (8002c14 <MX_SPI2_Init+0x64>)
 8002bb6:	4a18      	ldr	r2, [pc, #96]	@ (8002c18 <MX_SPI2_Init+0x68>)
 8002bb8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002bba:	4b16      	ldr	r3, [pc, #88]	@ (8002c14 <MX_SPI2_Init+0x64>)
 8002bbc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002bc0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002bc2:	4b14      	ldr	r3, [pc, #80]	@ (8002c14 <MX_SPI2_Init+0x64>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002bc8:	4b12      	ldr	r3, [pc, #72]	@ (8002c14 <MX_SPI2_Init+0x64>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bce:	4b11      	ldr	r3, [pc, #68]	@ (8002c14 <MX_SPI2_Init+0x64>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8002c14 <MX_SPI2_Init+0x64>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002bda:	4b0e      	ldr	r3, [pc, #56]	@ (8002c14 <MX_SPI2_Init+0x64>)
 8002bdc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002be0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002be2:	4b0c      	ldr	r3, [pc, #48]	@ (8002c14 <MX_SPI2_Init+0x64>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002be8:	4b0a      	ldr	r3, [pc, #40]	@ (8002c14 <MX_SPI2_Init+0x64>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002bee:	4b09      	ldr	r3, [pc, #36]	@ (8002c14 <MX_SPI2_Init+0x64>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bf4:	4b07      	ldr	r3, [pc, #28]	@ (8002c14 <MX_SPI2_Init+0x64>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002bfa:	4b06      	ldr	r3, [pc, #24]	@ (8002c14 <MX_SPI2_Init+0x64>)
 8002bfc:	220a      	movs	r2, #10
 8002bfe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002c00:	4804      	ldr	r0, [pc, #16]	@ (8002c14 <MX_SPI2_Init+0x64>)
 8002c02:	f006 fa23 	bl	800904c <HAL_SPI_Init>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002c0c:	f000 fa96 	bl	800313c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002c10:	bf00      	nop
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	2000033c 	.word	0x2000033c
 8002c18:	40003800 	.word	0x40003800

08002c1c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b096      	sub	sp, #88	@ 0x58
 8002c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c22:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002c26:	2200      	movs	r2, #0
 8002c28:	601a      	str	r2, [r3, #0]
 8002c2a:	605a      	str	r2, [r3, #4]
 8002c2c:	609a      	str	r2, [r3, #8]
 8002c2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c30:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c3e:	2200      	movs	r2, #0
 8002c40:	601a      	str	r2, [r3, #0]
 8002c42:	605a      	str	r2, [r3, #4]
 8002c44:	609a      	str	r2, [r3, #8]
 8002c46:	60da      	str	r2, [r3, #12]
 8002c48:	611a      	str	r2, [r3, #16]
 8002c4a:	615a      	str	r2, [r3, #20]
 8002c4c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002c4e:	1d3b      	adds	r3, r7, #4
 8002c50:	2220      	movs	r2, #32
 8002c52:	2100      	movs	r1, #0
 8002c54:	4618      	mov	r0, r3
 8002c56:	f00c fe17 	bl	800f888 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002c5a:	4b44      	ldr	r3, [pc, #272]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002c5c:	4a44      	ldr	r2, [pc, #272]	@ (8002d70 <MX_TIM1_Init+0x154>)
 8002c5e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8002c60:	4b42      	ldr	r3, [pc, #264]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002c62:	2253      	movs	r2, #83	@ 0x53
 8002c64:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c66:	4b41      	ldr	r3, [pc, #260]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8002c6c:	4b3f      	ldr	r3, [pc, #252]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002c6e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002c72:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c74:	4b3d      	ldr	r3, [pc, #244]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002c7a:	4b3c      	ldr	r3, [pc, #240]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c80:	4b3a      	ldr	r3, [pc, #232]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002c86:	4839      	ldr	r0, [pc, #228]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002c88:	f006 fa69 	bl	800915e <HAL_TIM_Base_Init>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d001      	beq.n	8002c96 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002c92:	f000 fa53 	bl	800313c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002c9c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	4832      	ldr	r0, [pc, #200]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002ca4:	f006 fdee 	bl	8009884 <HAL_TIM_ConfigClockSource>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002cae:	f000 fa45 	bl	800313c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002cb2:	482e      	ldr	r0, [pc, #184]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002cb4:	f006 fb12 	bl	80092dc <HAL_TIM_PWM_Init>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002cbe:	f000 fa3d 	bl	800313c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002cca:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002cce:	4619      	mov	r1, r3
 8002cd0:	4826      	ldr	r0, [pc, #152]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002cd2:	f007 f9e3 	bl	800a09c <HAL_TIMEx_MasterConfigSynchronization>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002cdc:	f000 fa2e 	bl	800313c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ce0:	2360      	movs	r3, #96	@ 0x60
 8002ce2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002cec:	2300      	movs	r3, #0
 8002cee:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002cfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d00:	2200      	movs	r2, #0
 8002d02:	4619      	mov	r1, r3
 8002d04:	4819      	ldr	r0, [pc, #100]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002d06:	f006 fcfb 	bl	8009700 <HAL_TIM_PWM_ConfigChannel>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002d10:	f000 fa14 	bl	800313c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002d14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d18:	2208      	movs	r2, #8
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	4813      	ldr	r0, [pc, #76]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002d1e:	f006 fcef 	bl	8009700 <HAL_TIM_PWM_ConfigChannel>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d001      	beq.n	8002d2c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002d28:	f000 fa08 	bl	800313c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d30:	2300      	movs	r3, #0
 8002d32:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d34:	2300      	movs	r3, #0
 8002d36:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d44:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002d46:	2300      	movs	r3, #0
 8002d48:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002d4a:	1d3b      	adds	r3, r7, #4
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4807      	ldr	r0, [pc, #28]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002d50:	f007 fa20 	bl	800a194 <HAL_TIMEx_ConfigBreakDeadTime>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002d5a:	f000 f9ef 	bl	800313c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002d5e:	4803      	ldr	r0, [pc, #12]	@ (8002d6c <MX_TIM1_Init+0x150>)
 8002d60:	f000 fd8e 	bl	8003880 <HAL_TIM_MspPostInit>

}
 8002d64:	bf00      	nop
 8002d66:	3758      	adds	r7, #88	@ 0x58
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	20000394 	.word	0x20000394
 8002d70:	40010000 	.word	0x40010000

08002d74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b08e      	sub	sp, #56	@ 0x38
 8002d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002d7e:	2200      	movs	r2, #0
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	605a      	str	r2, [r3, #4]
 8002d84:	609a      	str	r2, [r3, #8]
 8002d86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d88:	f107 0320 	add.w	r3, r7, #32
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	601a      	str	r2, [r3, #0]
 8002d90:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d92:	1d3b      	adds	r3, r7, #4
 8002d94:	2200      	movs	r2, #0
 8002d96:	601a      	str	r2, [r3, #0]
 8002d98:	605a      	str	r2, [r3, #4]
 8002d9a:	609a      	str	r2, [r3, #8]
 8002d9c:	60da      	str	r2, [r3, #12]
 8002d9e:	611a      	str	r2, [r3, #16]
 8002da0:	615a      	str	r2, [r3, #20]
 8002da2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002da4:	4b37      	ldr	r3, [pc, #220]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002da6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002daa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002dac:	4b35      	ldr	r3, [pc, #212]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002dae:	2200      	movs	r2, #0
 8002db0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002db2:	4b34      	ldr	r3, [pc, #208]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8002db8:	4b32      	ldr	r3, [pc, #200]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002dba:	22ff      	movs	r2, #255	@ 0xff
 8002dbc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dbe:	4b31      	ldr	r3, [pc, #196]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002dc4:	4b2f      	ldr	r3, [pc, #188]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002dc6:	2280      	movs	r2, #128	@ 0x80
 8002dc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002dca:	482e      	ldr	r0, [pc, #184]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002dcc:	f006 f9c7 	bl	800915e <HAL_TIM_Base_Init>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8002dd6:	f000 f9b1 	bl	800313c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002dde:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002de0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002de4:	4619      	mov	r1, r3
 8002de6:	4827      	ldr	r0, [pc, #156]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002de8:	f006 fd4c 	bl	8009884 <HAL_TIM_ConfigClockSource>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8002df2:	f000 f9a3 	bl	800313c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002df6:	4823      	ldr	r0, [pc, #140]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002df8:	f006 fa70 	bl	80092dc <HAL_TIM_PWM_Init>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8002e02:	f000 f99b 	bl	800313c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e06:	2300      	movs	r3, #0
 8002e08:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e0e:	f107 0320 	add.w	r3, r7, #32
 8002e12:	4619      	mov	r1, r3
 8002e14:	481b      	ldr	r0, [pc, #108]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002e16:	f007 f941 	bl	800a09c <HAL_TIMEx_MasterConfigSynchronization>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8002e20:	f000 f98c 	bl	800313c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e24:	2360      	movs	r3, #96	@ 0x60
 8002e26:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e30:	2300      	movs	r3, #0
 8002e32:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e34:	1d3b      	adds	r3, r7, #4
 8002e36:	2204      	movs	r2, #4
 8002e38:	4619      	mov	r1, r3
 8002e3a:	4812      	ldr	r0, [pc, #72]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002e3c:	f006 fc60 	bl	8009700 <HAL_TIM_PWM_ConfigChannel>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8002e46:	f000 f979 	bl	800313c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e4a:	1d3b      	adds	r3, r7, #4
 8002e4c:	2208      	movs	r2, #8
 8002e4e:	4619      	mov	r1, r3
 8002e50:	480c      	ldr	r0, [pc, #48]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002e52:	f006 fc55 	bl	8009700 <HAL_TIM_PWM_ConfigChannel>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 8002e5c:	f000 f96e 	bl	800313c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002e60:	1d3b      	adds	r3, r7, #4
 8002e62:	220c      	movs	r2, #12
 8002e64:	4619      	mov	r1, r3
 8002e66:	4807      	ldr	r0, [pc, #28]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002e68:	f006 fc4a 	bl	8009700 <HAL_TIM_PWM_ConfigChannel>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 8002e72:	f000 f963 	bl	800313c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002e76:	4803      	ldr	r0, [pc, #12]	@ (8002e84 <MX_TIM2_Init+0x110>)
 8002e78:	f000 fd02 	bl	8003880 <HAL_TIM_MspPostInit>

}
 8002e7c:	bf00      	nop
 8002e7e:	3738      	adds	r7, #56	@ 0x38
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	200003dc 	.word	0x200003dc

08002e88 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e8e:	463b      	mov	r3, r7
 8002e90:	2200      	movs	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002e96:	4b15      	ldr	r3, [pc, #84]	@ (8002eec <MX_TIM6_Init+0x64>)
 8002e98:	4a15      	ldr	r2, [pc, #84]	@ (8002ef0 <MX_TIM6_Init+0x68>)
 8002e9a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8002e9c:	4b13      	ldr	r3, [pc, #76]	@ (8002eec <MX_TIM6_Init+0x64>)
 8002e9e:	2253      	movs	r2, #83	@ 0x53
 8002ea0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ea2:	4b12      	ldr	r3, [pc, #72]	@ (8002eec <MX_TIM6_Init+0x64>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002ea8:	4b10      	ldr	r3, [pc, #64]	@ (8002eec <MX_TIM6_Init+0x64>)
 8002eaa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002eae:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002eb0:	4b0e      	ldr	r3, [pc, #56]	@ (8002eec <MX_TIM6_Init+0x64>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002eb6:	480d      	ldr	r0, [pc, #52]	@ (8002eec <MX_TIM6_Init+0x64>)
 8002eb8:	f006 f951 	bl	800915e <HAL_TIM_Base_Init>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002ec2:	f000 f93b 	bl	800313c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002ece:	463b      	mov	r3, r7
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	4806      	ldr	r0, [pc, #24]	@ (8002eec <MX_TIM6_Init+0x64>)
 8002ed4:	f007 f8e2 	bl	800a09c <HAL_TIMEx_MasterConfigSynchronization>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002ede:	f000 f92d 	bl	800313c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002ee2:	bf00      	nop
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	20000424 	.word	0x20000424
 8002ef0:	40001000 	.word	0x40001000

08002ef4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002efa:	463b      	mov	r3, r7
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002f02:	4b15      	ldr	r3, [pc, #84]	@ (8002f58 <MX_TIM7_Init+0x64>)
 8002f04:	4a15      	ldr	r2, [pc, #84]	@ (8002f5c <MX_TIM7_Init+0x68>)
 8002f06:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8002f08:	4b13      	ldr	r3, [pc, #76]	@ (8002f58 <MX_TIM7_Init+0x64>)
 8002f0a:	2253      	movs	r2, #83	@ 0x53
 8002f0c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f0e:	4b12      	ldr	r3, [pc, #72]	@ (8002f58 <MX_TIM7_Init+0x64>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000-1;
 8002f14:	4b10      	ldr	r3, [pc, #64]	@ (8002f58 <MX_TIM7_Init+0x64>)
 8002f16:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8002f1a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8002f58 <MX_TIM7_Init+0x64>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002f22:	480d      	ldr	r0, [pc, #52]	@ (8002f58 <MX_TIM7_Init+0x64>)
 8002f24:	f006 f91b 	bl	800915e <HAL_TIM_Base_Init>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002f2e:	f000 f905 	bl	800313c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f32:	2300      	movs	r3, #0
 8002f34:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f36:	2300      	movs	r3, #0
 8002f38:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002f3a:	463b      	mov	r3, r7
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4806      	ldr	r0, [pc, #24]	@ (8002f58 <MX_TIM7_Init+0x64>)
 8002f40:	f007 f8ac 	bl	800a09c <HAL_TIMEx_MasterConfigSynchronization>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002f4a:	f000 f8f7 	bl	800313c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002f4e:	bf00      	nop
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	2000046c 	.word	0x2000046c
 8002f5c:	40001400 	.word	0x40001400

08002f60 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f64:	4b11      	ldr	r3, [pc, #68]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f66:	4a12      	ldr	r2, [pc, #72]	@ (8002fb0 <MX_USART1_UART_Init+0x50>)
 8002f68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f6a:	4b10      	ldr	r3, [pc, #64]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f72:	4b0e      	ldr	r3, [pc, #56]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f78:	4b0c      	ldr	r3, [pc, #48]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f84:	4b09      	ldr	r3, [pc, #36]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f86:	220c      	movs	r2, #12
 8002f88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f8a:	4b08      	ldr	r3, [pc, #32]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f90:	4b06      	ldr	r3, [pc, #24]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f96:	4805      	ldr	r0, [pc, #20]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f98:	f007 f962 	bl	800a260 <HAL_UART_Init>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002fa2:	f000 f8cb 	bl	800313c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	200004b4 	.word	0x200004b4
 8002fb0:	40011000 	.word	0x40011000

08002fb4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002fba:	2300      	movs	r3, #0
 8002fbc:	607b      	str	r3, [r7, #4]
 8002fbe:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff0 <MX_DMA_Init+0x3c>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc2:	4a0b      	ldr	r2, [pc, #44]	@ (8002ff0 <MX_DMA_Init+0x3c>)
 8002fc4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fca:	4b09      	ldr	r3, [pc, #36]	@ (8002ff0 <MX_DMA_Init+0x3c>)
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fd2:	607b      	str	r3, [r7, #4]
 8002fd4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	2100      	movs	r1, #0
 8002fda:	203a      	movs	r0, #58	@ 0x3a
 8002fdc:	f001 fde3 	bl	8004ba6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002fe0:	203a      	movs	r0, #58	@ 0x3a
 8002fe2:	f001 fdfc 	bl	8004bde <HAL_NVIC_EnableIRQ>

}
 8002fe6:	bf00      	nop
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	40023800 	.word	0x40023800

08002ff4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b08a      	sub	sp, #40	@ 0x28
 8002ff8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ffa:	f107 0314 	add.w	r3, r7, #20
 8002ffe:	2200      	movs	r2, #0
 8003000:	601a      	str	r2, [r3, #0]
 8003002:	605a      	str	r2, [r3, #4]
 8003004:	609a      	str	r2, [r3, #8]
 8003006:	60da      	str	r2, [r3, #12]
 8003008:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800300a:	2300      	movs	r3, #0
 800300c:	613b      	str	r3, [r7, #16]
 800300e:	4b47      	ldr	r3, [pc, #284]	@ (800312c <MX_GPIO_Init+0x138>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003012:	4a46      	ldr	r2, [pc, #280]	@ (800312c <MX_GPIO_Init+0x138>)
 8003014:	f043 0304 	orr.w	r3, r3, #4
 8003018:	6313      	str	r3, [r2, #48]	@ 0x30
 800301a:	4b44      	ldr	r3, [pc, #272]	@ (800312c <MX_GPIO_Init+0x138>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301e:	f003 0304 	and.w	r3, r3, #4
 8003022:	613b      	str	r3, [r7, #16]
 8003024:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003026:	2300      	movs	r3, #0
 8003028:	60fb      	str	r3, [r7, #12]
 800302a:	4b40      	ldr	r3, [pc, #256]	@ (800312c <MX_GPIO_Init+0x138>)
 800302c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302e:	4a3f      	ldr	r2, [pc, #252]	@ (800312c <MX_GPIO_Init+0x138>)
 8003030:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003034:	6313      	str	r3, [r2, #48]	@ 0x30
 8003036:	4b3d      	ldr	r3, [pc, #244]	@ (800312c <MX_GPIO_Init+0x138>)
 8003038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800303a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003042:	2300      	movs	r3, #0
 8003044:	60bb      	str	r3, [r7, #8]
 8003046:	4b39      	ldr	r3, [pc, #228]	@ (800312c <MX_GPIO_Init+0x138>)
 8003048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304a:	4a38      	ldr	r2, [pc, #224]	@ (800312c <MX_GPIO_Init+0x138>)
 800304c:	f043 0301 	orr.w	r3, r3, #1
 8003050:	6313      	str	r3, [r2, #48]	@ 0x30
 8003052:	4b36      	ldr	r3, [pc, #216]	@ (800312c <MX_GPIO_Init+0x138>)
 8003054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	60bb      	str	r3, [r7, #8]
 800305c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800305e:	2300      	movs	r3, #0
 8003060:	607b      	str	r3, [r7, #4]
 8003062:	4b32      	ldr	r3, [pc, #200]	@ (800312c <MX_GPIO_Init+0x138>)
 8003064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003066:	4a31      	ldr	r2, [pc, #196]	@ (800312c <MX_GPIO_Init+0x138>)
 8003068:	f043 0302 	orr.w	r3, r3, #2
 800306c:	6313      	str	r3, [r2, #48]	@ 0x30
 800306e:	4b2f      	ldr	r3, [pc, #188]	@ (800312c <MX_GPIO_Init+0x138>)
 8003070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	607b      	str	r3, [r7, #4]
 8003078:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 800307a:	2200      	movs	r2, #0
 800307c:	f242 4125 	movw	r1, #9253	@ 0x2425
 8003080:	482b      	ldr	r0, [pc, #172]	@ (8003130 <MX_GPIO_Init+0x13c>)
 8003082:	f002 fbe5 	bl	8005850 <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 8003086:	2200      	movs	r2, #0
 8003088:	2110      	movs	r1, #16
 800308a:	482a      	ldr	r0, [pc, #168]	@ (8003134 <MX_GPIO_Init+0x140>)
 800308c:	f002 fbe0 	bl	8005850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PYRO_4_Pin|SPI2_CSB_Pin, GPIO_PIN_RESET);
 8003090:	2200      	movs	r2, #0
 8003092:	f241 0102 	movw	r1, #4098	@ 0x1002
 8003096:	4828      	ldr	r0, [pc, #160]	@ (8003138 <MX_GPIO_Init+0x144>)
 8003098:	f002 fbda 	bl	8005850 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin PYRO_1_Pin PYRO_2_Pin PYRO_3_Pin
                           ERROR_LED_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 800309c:	f242 4325 	movw	r3, #9253	@ 0x2425
 80030a0:	617b      	str	r3, [r7, #20]
                          |ERROR_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030a2:	2301      	movs	r3, #1
 80030a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a6:	2300      	movs	r3, #0
 80030a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030aa:	2300      	movs	r3, #0
 80030ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030ae:	f107 0314 	add.w	r3, r7, #20
 80030b2:	4619      	mov	r1, r3
 80030b4:	481e      	ldr	r0, [pc, #120]	@ (8003130 <MX_GPIO_Init+0x13c>)
 80030b6:	f002 fa17 	bl	80054e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_1_SENSE_Pin PYRO_2_SENSE_Pin SD_DETECT_Pin */
  GPIO_InitStruct.Pin = PYRO_1_SENSE_Pin|PYRO_2_SENSE_Pin|SD_DETECT_Pin;
 80030ba:	231a      	movs	r3, #26
 80030bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030be:	2300      	movs	r3, #0
 80030c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c2:	2300      	movs	r3, #0
 80030c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030c6:	f107 0314 	add.w	r3, r7, #20
 80030ca:	4619      	mov	r1, r3
 80030cc:	4818      	ldr	r0, [pc, #96]	@ (8003130 <MX_GPIO_Init+0x13c>)
 80030ce:	f002 fa0b 	bl	80054e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSB_Pin */
  GPIO_InitStruct.Pin = SPI1_CSB_Pin;
 80030d2:	2310      	movs	r3, #16
 80030d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80030d6:	2311      	movs	r3, #17
 80030d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030da:	2300      	movs	r3, #0
 80030dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030de:	2300      	movs	r3, #0
 80030e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CSB_GPIO_Port, &GPIO_InitStruct);
 80030e2:	f107 0314 	add.w	r3, r7, #20
 80030e6:	4619      	mov	r1, r3
 80030e8:	4812      	ldr	r0, [pc, #72]	@ (8003134 <MX_GPIO_Init+0x140>)
 80030ea:	f002 f9fd 	bl	80054e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_3_SENSE_Pin PYRO_4_SENSE_Pin */
  GPIO_InitStruct.Pin = PYRO_3_SENSE_Pin|PYRO_4_SENSE_Pin;
 80030ee:	2305      	movs	r3, #5
 80030f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030f2:	2300      	movs	r3, #0
 80030f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f6:	2300      	movs	r3, #0
 80030f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030fa:	f107 0314 	add.w	r3, r7, #20
 80030fe:	4619      	mov	r1, r3
 8003100:	480d      	ldr	r0, [pc, #52]	@ (8003138 <MX_GPIO_Init+0x144>)
 8003102:	f002 f9f1 	bl	80054e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_4_Pin SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = PYRO_4_Pin|SPI2_CSB_Pin;
 8003106:	f241 0302 	movw	r3, #4098	@ 0x1002
 800310a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800310c:	2301      	movs	r3, #1
 800310e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003110:	2300      	movs	r3, #0
 8003112:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003114:	2300      	movs	r3, #0
 8003116:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003118:	f107 0314 	add.w	r3, r7, #20
 800311c:	4619      	mov	r1, r3
 800311e:	4806      	ldr	r0, [pc, #24]	@ (8003138 <MX_GPIO_Init+0x144>)
 8003120:	f002 f9e2 	bl	80054e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003124:	bf00      	nop
 8003126:	3728      	adds	r7, #40	@ 0x28
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40023800 	.word	0x40023800
 8003130:	40020800 	.word	0x40020800
 8003134:	40020000 	.word	0x40020000
 8003138:	40020400 	.word	0x40020400

0800313c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800313c:	b480      	push	{r7}
 800313e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003140:	b672      	cpsid	i
}
 8003142:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003144:	bf00      	nop
 8003146:	e7fd      	b.n	8003144 <Error_Handler+0x8>

08003148 <initialize_orientation>:
float current_time;
float dt;

float orientation_freq;

void initialize_orientation() {
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
	q0 = 0.0f;
 800314c:	4b0b      	ldr	r3, [pc, #44]	@ (800317c <initialize_orientation+0x34>)
 800314e:	f04f 0200 	mov.w	r2, #0
 8003152:	601a      	str	r2, [r3, #0]
	q1 = -0.5f * sqrt(2.0f);
 8003154:	4b0a      	ldr	r3, [pc, #40]	@ (8003180 <initialize_orientation+0x38>)
 8003156:	4a0b      	ldr	r2, [pc, #44]	@ (8003184 <initialize_orientation+0x3c>)
 8003158:	601a      	str	r2, [r3, #0]
	q2 = -q1;
 800315a:	4b09      	ldr	r3, [pc, #36]	@ (8003180 <initialize_orientation+0x38>)
 800315c:	edd3 7a00 	vldr	s15, [r3]
 8003160:	eef1 7a67 	vneg.f32	s15, s15
 8003164:	4b08      	ldr	r3, [pc, #32]	@ (8003188 <initialize_orientation+0x40>)
 8003166:	edc3 7a00 	vstr	s15, [r3]
	q3 = 0.0f;
 800316a:	4b08      	ldr	r3, [pc, #32]	@ (800318c <initialize_orientation+0x44>)
 800316c:	f04f 0200 	mov.w	r2, #0
 8003170:	601a      	str	r2, [r3, #0]
}
 8003172:	bf00      	nop
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr
 800317c:	20000004 	.word	0x20000004
 8003180:	200001e0 	.word	0x200001e0
 8003184:	bf3504f3 	.word	0xbf3504f3
 8003188:	200001e4 	.word	0x200001e4
 800318c:	200001e8 	.word	0x200001e8

08003190 <calculate_orientation>:

void calculate_orientation(float* quaternion, float* roll, float* pitch, float* yaw) {
 8003190:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003192:	b087      	sub	sp, #28
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
 800319c:	603b      	str	r3, [r7, #0]
	last_time = current_time;
 800319e:	4bac      	ldr	r3, [pc, #688]	@ (8003450 <calculate_orientation+0x2c0>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4aac      	ldr	r2, [pc, #688]	@ (8003454 <calculate_orientation+0x2c4>)
 80031a4:	6013      	str	r3, [r2, #0]
	current_time = HAL_GetTick();
 80031a6:	f001 f991 	bl	80044cc <HAL_GetTick>
 80031aa:	ee07 0a90 	vmov	s15, r0
 80031ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031b2:	4ba7      	ldr	r3, [pc, #668]	@ (8003450 <calculate_orientation+0x2c0>)
 80031b4:	edc3 7a00 	vstr	s15, [r3]
	dt = current_time - last_time;
 80031b8:	4ba5      	ldr	r3, [pc, #660]	@ (8003450 <calculate_orientation+0x2c0>)
 80031ba:	ed93 7a00 	vldr	s14, [r3]
 80031be:	4ba5      	ldr	r3, [pc, #660]	@ (8003454 <calculate_orientation+0x2c4>)
 80031c0:	edd3 7a00 	vldr	s15, [r3]
 80031c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031c8:	4ba3      	ldr	r3, [pc, #652]	@ (8003458 <calculate_orientation+0x2c8>)
 80031ca:	edc3 7a00 	vstr	s15, [r3]
	orientation_freq = 1.0f / dt;
 80031ce:	4ba2      	ldr	r3, [pc, #648]	@ (8003458 <calculate_orientation+0x2c8>)
 80031d0:	ed93 7a00 	vldr	s14, [r3]
 80031d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031dc:	4b9f      	ldr	r3, [pc, #636]	@ (800345c <calculate_orientation+0x2cc>)
 80031de:	edc3 7a00 	vstr	s15, [r3]

	MadgwickAHRSupdate(data.gx, data.gy, data.gz, data.ax, data.ay, data.az, data.mx, data.my, data.mz);
 80031e2:	4b9f      	ldr	r3, [pc, #636]	@ (8003460 <calculate_orientation+0x2d0>)
 80031e4:	695a      	ldr	r2, [r3, #20]
 80031e6:	4613      	mov	r3, r2
 80031e8:	461a      	mov	r2, r3
 80031ea:	4b9d      	ldr	r3, [pc, #628]	@ (8003460 <calculate_orientation+0x2d0>)
 80031ec:	6999      	ldr	r1, [r3, #24]
 80031ee:	460b      	mov	r3, r1
 80031f0:	4619      	mov	r1, r3
 80031f2:	4b9b      	ldr	r3, [pc, #620]	@ (8003460 <calculate_orientation+0x2d0>)
 80031f4:	69d8      	ldr	r0, [r3, #28]
 80031f6:	4603      	mov	r3, r0
 80031f8:	4618      	mov	r0, r3
 80031fa:	4b99      	ldr	r3, [pc, #612]	@ (8003460 <calculate_orientation+0x2d0>)
 80031fc:	689c      	ldr	r4, [r3, #8]
 80031fe:	4623      	mov	r3, r4
 8003200:	461c      	mov	r4, r3
 8003202:	4b97      	ldr	r3, [pc, #604]	@ (8003460 <calculate_orientation+0x2d0>)
 8003204:	68dd      	ldr	r5, [r3, #12]
 8003206:	462b      	mov	r3, r5
 8003208:	461d      	mov	r5, r3
 800320a:	4b95      	ldr	r3, [pc, #596]	@ (8003460 <calculate_orientation+0x2d0>)
 800320c:	691e      	ldr	r6, [r3, #16]
 800320e:	4633      	mov	r3, r6
 8003210:	461e      	mov	r6, r3
 8003212:	4b93      	ldr	r3, [pc, #588]	@ (8003460 <calculate_orientation+0x2d0>)
 8003214:	f8d3 c020 	ldr.w	ip, [r3, #32]
 8003218:	4663      	mov	r3, ip
 800321a:	469c      	mov	ip, r3
 800321c:	4b90      	ldr	r3, [pc, #576]	@ (8003460 <calculate_orientation+0x2d0>)
 800321e:	f8d3 e024 	ldr.w	lr, [r3, #36]	@ 0x24
 8003222:	4673      	mov	r3, lr
 8003224:	469e      	mov	lr, r3
 8003226:	4b8e      	ldr	r3, [pc, #568]	@ (8003460 <calculate_orientation+0x2d0>)
 8003228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800322a:	ee04 3a10 	vmov	s8, r3
 800322e:	ee03 ea90 	vmov	s7, lr
 8003232:	ee03 ca10 	vmov	s6, ip
 8003236:	ee02 6a90 	vmov	s5, r6
 800323a:	ee02 5a10 	vmov	s4, r5
 800323e:	ee01 4a90 	vmov	s3, r4
 8003242:	ee01 0a10 	vmov	s2, r0
 8003246:	ee00 1a90 	vmov	s1, r1
 800324a:	ee00 2a10 	vmov	s0, r2
 800324e:	f7fe f81b 	bl	8001288 <MadgwickAHRSupdate>

	quaternion[0] = q0;
 8003252:	4b84      	ldr	r3, [pc, #528]	@ (8003464 <calculate_orientation+0x2d4>)
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	601a      	str	r2, [r3, #0]
	quaternion[1] = q1;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	3304      	adds	r3, #4
 800325e:	4a82      	ldr	r2, [pc, #520]	@ (8003468 <calculate_orientation+0x2d8>)
 8003260:	6812      	ldr	r2, [r2, #0]
 8003262:	601a      	str	r2, [r3, #0]
	quaternion[2] = q2;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	3308      	adds	r3, #8
 8003268:	4a80      	ldr	r2, [pc, #512]	@ (800346c <calculate_orientation+0x2dc>)
 800326a:	6812      	ldr	r2, [r2, #0]
 800326c:	601a      	str	r2, [r3, #0]
	quaternion[3] = q3;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	330c      	adds	r3, #12
 8003272:	4a7f      	ldr	r2, [pc, #508]	@ (8003470 <calculate_orientation+0x2e0>)
 8003274:	6812      	ldr	r2, [r2, #0]
 8003276:	601a      	str	r2, [r3, #0]

	*roll = RAD_TO_DEG * -atan2f(2.0f * (q0*q3 + q1*q2), 1.0f - 2.0f * (q2*q2 + q3*q3));
 8003278:	4b7a      	ldr	r3, [pc, #488]	@ (8003464 <calculate_orientation+0x2d4>)
 800327a:	ed93 7a00 	vldr	s14, [r3]
 800327e:	4b7c      	ldr	r3, [pc, #496]	@ (8003470 <calculate_orientation+0x2e0>)
 8003280:	edd3 7a00 	vldr	s15, [r3]
 8003284:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003288:	4b77      	ldr	r3, [pc, #476]	@ (8003468 <calculate_orientation+0x2d8>)
 800328a:	edd3 6a00 	vldr	s13, [r3]
 800328e:	4b77      	ldr	r3, [pc, #476]	@ (800346c <calculate_orientation+0x2dc>)
 8003290:	edd3 7a00 	vldr	s15, [r3]
 8003294:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003298:	ee77 7a27 	vadd.f32	s15, s14, s15
 800329c:	ee37 6aa7 	vadd.f32	s12, s15, s15
 80032a0:	4b72      	ldr	r3, [pc, #456]	@ (800346c <calculate_orientation+0x2dc>)
 80032a2:	ed93 7a00 	vldr	s14, [r3]
 80032a6:	4b71      	ldr	r3, [pc, #452]	@ (800346c <calculate_orientation+0x2dc>)
 80032a8:	edd3 7a00 	vldr	s15, [r3]
 80032ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032b0:	4b6f      	ldr	r3, [pc, #444]	@ (8003470 <calculate_orientation+0x2e0>)
 80032b2:	edd3 6a00 	vldr	s13, [r3]
 80032b6:	4b6e      	ldr	r3, [pc, #440]	@ (8003470 <calculate_orientation+0x2e0>)
 80032b8:	edd3 7a00 	vldr	s15, [r3]
 80032bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032c4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80032c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80032cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032d0:	eef0 0a67 	vmov.f32	s1, s15
 80032d4:	eeb0 0a46 	vmov.f32	s0, s12
 80032d8:	f00c fb6e 	bl	800f9b8 <atan2f>
 80032dc:	eef0 7a40 	vmov.f32	s15, s0
 80032e0:	eef1 7a67 	vneg.f32	s15, s15
 80032e4:	ee17 3a90 	vmov	r3, s15
 80032e8:	4618      	mov	r0, r3
 80032ea:	f7fd f8d1 	bl	8000490 <__aeabi_f2d>
 80032ee:	a356      	add	r3, pc, #344	@ (adr r3, 8003448 <calculate_orientation+0x2b8>)
 80032f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032f4:	f7fd f924 	bl	8000540 <__aeabi_dmul>
 80032f8:	4602      	mov	r2, r0
 80032fa:	460b      	mov	r3, r1
 80032fc:	4610      	mov	r0, r2
 80032fe:	4619      	mov	r1, r3
 8003300:	f7fd fbce 	bl	8000aa0 <__aeabi_d2f>
 8003304:	4602      	mov	r2, r0
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	601a      	str	r2, [r3, #0]
	*yaw = RAD_TO_DEG * -asinf(2.0f * (q0*q2 - q3*q1));
 800330a:	4b56      	ldr	r3, [pc, #344]	@ (8003464 <calculate_orientation+0x2d4>)
 800330c:	ed93 7a00 	vldr	s14, [r3]
 8003310:	4b56      	ldr	r3, [pc, #344]	@ (800346c <calculate_orientation+0x2dc>)
 8003312:	edd3 7a00 	vldr	s15, [r3]
 8003316:	ee27 7a27 	vmul.f32	s14, s14, s15
 800331a:	4b55      	ldr	r3, [pc, #340]	@ (8003470 <calculate_orientation+0x2e0>)
 800331c:	edd3 6a00 	vldr	s13, [r3]
 8003320:	4b51      	ldr	r3, [pc, #324]	@ (8003468 <calculate_orientation+0x2d8>)
 8003322:	edd3 7a00 	vldr	s15, [r3]
 8003326:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800332a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800332e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003332:	eeb0 0a67 	vmov.f32	s0, s15
 8003336:	f00c fb13 	bl	800f960 <asinf>
 800333a:	eef0 7a40 	vmov.f32	s15, s0
 800333e:	eef1 7a67 	vneg.f32	s15, s15
 8003342:	ee17 3a90 	vmov	r3, s15
 8003346:	4618      	mov	r0, r3
 8003348:	f7fd f8a2 	bl	8000490 <__aeabi_f2d>
 800334c:	a33e      	add	r3, pc, #248	@ (adr r3, 8003448 <calculate_orientation+0x2b8>)
 800334e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003352:	f7fd f8f5 	bl	8000540 <__aeabi_dmul>
 8003356:	4602      	mov	r2, r0
 8003358:	460b      	mov	r3, r1
 800335a:	4610      	mov	r0, r2
 800335c:	4619      	mov	r1, r3
 800335e:	f7fd fb9f 	bl	8000aa0 <__aeabi_d2f>
 8003362:	4602      	mov	r2, r0
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	601a      	str	r2, [r3, #0]

	float c_pitch = RAD_TO_DEG * atan2f(2.0f * (q0*q1 + q2*q3), 1.0f - 2.0f * (q1*q1 + q2*q2));
 8003368:	4b3e      	ldr	r3, [pc, #248]	@ (8003464 <calculate_orientation+0x2d4>)
 800336a:	ed93 7a00 	vldr	s14, [r3]
 800336e:	4b3e      	ldr	r3, [pc, #248]	@ (8003468 <calculate_orientation+0x2d8>)
 8003370:	edd3 7a00 	vldr	s15, [r3]
 8003374:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003378:	4b3c      	ldr	r3, [pc, #240]	@ (800346c <calculate_orientation+0x2dc>)
 800337a:	edd3 6a00 	vldr	s13, [r3]
 800337e:	4b3c      	ldr	r3, [pc, #240]	@ (8003470 <calculate_orientation+0x2e0>)
 8003380:	edd3 7a00 	vldr	s15, [r3]
 8003384:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003388:	ee77 7a27 	vadd.f32	s15, s14, s15
 800338c:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8003390:	4b35      	ldr	r3, [pc, #212]	@ (8003468 <calculate_orientation+0x2d8>)
 8003392:	ed93 7a00 	vldr	s14, [r3]
 8003396:	4b34      	ldr	r3, [pc, #208]	@ (8003468 <calculate_orientation+0x2d8>)
 8003398:	edd3 7a00 	vldr	s15, [r3]
 800339c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033a0:	4b32      	ldr	r3, [pc, #200]	@ (800346c <calculate_orientation+0x2dc>)
 80033a2:	edd3 6a00 	vldr	s13, [r3]
 80033a6:	4b31      	ldr	r3, [pc, #196]	@ (800346c <calculate_orientation+0x2dc>)
 80033a8:	edd3 7a00 	vldr	s15, [r3]
 80033ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033b4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80033b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80033bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033c0:	eef0 0a67 	vmov.f32	s1, s15
 80033c4:	eeb0 0a46 	vmov.f32	s0, s12
 80033c8:	f00c faf6 	bl	800f9b8 <atan2f>
 80033cc:	ee10 3a10 	vmov	r3, s0
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7fd f85d 	bl	8000490 <__aeabi_f2d>
 80033d6:	a31c      	add	r3, pc, #112	@ (adr r3, 8003448 <calculate_orientation+0x2b8>)
 80033d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033dc:	f7fd f8b0 	bl	8000540 <__aeabi_dmul>
 80033e0:	4602      	mov	r2, r0
 80033e2:	460b      	mov	r3, r1
 80033e4:	4610      	mov	r0, r2
 80033e6:	4619      	mov	r1, r3
 80033e8:	f7fd fb5a 	bl	8000aa0 <__aeabi_d2f>
 80033ec:	4603      	mov	r3, r0
 80033ee:	617b      	str	r3, [r7, #20]

	if (c_pitch > 0.0f) {
 80033f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80033f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033fc:	dd09      	ble.n	8003412 <calculate_orientation+0x282>
		*pitch = 180.0f - c_pitch;
 80033fe:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003474 <calculate_orientation+0x2e4>
 8003402:	edd7 7a05 	vldr	s15, [r7, #20]
 8003406:	ee77 7a67 	vsub.f32	s15, s14, s15
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	edc3 7a00 	vstr	s15, [r3]
	} else if (c_pitch < 0.0f) {
		*pitch = -180.0f - c_pitch;
	} else {
		*pitch = 0.0f;
	}
}
 8003410:	e014      	b.n	800343c <calculate_orientation+0x2ac>
	} else if (c_pitch < 0.0f) {
 8003412:	edd7 7a05 	vldr	s15, [r7, #20]
 8003416:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800341a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800341e:	d509      	bpl.n	8003434 <calculate_orientation+0x2a4>
		*pitch = -180.0f - c_pitch;
 8003420:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8003478 <calculate_orientation+0x2e8>
 8003424:	edd7 7a05 	vldr	s15, [r7, #20]
 8003428:	ee77 7a67 	vsub.f32	s15, s14, s15
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	edc3 7a00 	vstr	s15, [r3]
}
 8003432:	e003      	b.n	800343c <calculate_orientation+0x2ac>
		*pitch = 0.0f;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f04f 0200 	mov.w	r2, #0
 800343a:	601a      	str	r2, [r3, #0]
}
 800343c:	bf00      	nop
 800343e:	371c      	adds	r7, #28
 8003440:	46bd      	mov	sp, r7
 8003442:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003444:	f3af 8000 	nop.w
 8003448:	1a63c1f8 	.word	0x1a63c1f8
 800344c:	404ca5dc 	.word	0x404ca5dc
 8003450:	200005c4 	.word	0x200005c4
 8003454:	200005c0 	.word	0x200005c0
 8003458:	200005c8 	.word	0x200005c8
 800345c:	200005cc 	.word	0x200005cc
 8003460:	20000570 	.word	0x20000570
 8003464:	20000004 	.word	0x20000004
 8003468:	200001e0 	.word	0x200001e0
 800346c:	200001e4 	.word	0x200001e4
 8003470:	200001e8 	.word	0x200001e8
 8003474:	43340000 	.word	0x43340000
 8003478:	c3340000 	.word	0xc3340000

0800347c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003482:	2300      	movs	r3, #0
 8003484:	607b      	str	r3, [r7, #4]
 8003486:	4b10      	ldr	r3, [pc, #64]	@ (80034c8 <HAL_MspInit+0x4c>)
 8003488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800348a:	4a0f      	ldr	r2, [pc, #60]	@ (80034c8 <HAL_MspInit+0x4c>)
 800348c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003490:	6453      	str	r3, [r2, #68]	@ 0x44
 8003492:	4b0d      	ldr	r3, [pc, #52]	@ (80034c8 <HAL_MspInit+0x4c>)
 8003494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003496:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800349a:	607b      	str	r3, [r7, #4]
 800349c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800349e:	2300      	movs	r3, #0
 80034a0:	603b      	str	r3, [r7, #0]
 80034a2:	4b09      	ldr	r3, [pc, #36]	@ (80034c8 <HAL_MspInit+0x4c>)
 80034a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a6:	4a08      	ldr	r2, [pc, #32]	@ (80034c8 <HAL_MspInit+0x4c>)
 80034a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80034ae:	4b06      	ldr	r3, [pc, #24]	@ (80034c8 <HAL_MspInit+0x4c>)
 80034b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034b6:	603b      	str	r3, [r7, #0]
 80034b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034ba:	bf00      	nop
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	40023800 	.word	0x40023800

080034cc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b08a      	sub	sp, #40	@ 0x28
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034d4:	f107 0314 	add.w	r3, r7, #20
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]
 80034dc:	605a      	str	r2, [r3, #4]
 80034de:	609a      	str	r2, [r3, #8]
 80034e0:	60da      	str	r2, [r3, #12]
 80034e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a17      	ldr	r2, [pc, #92]	@ (8003548 <HAL_ADC_MspInit+0x7c>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d127      	bne.n	800353e <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80034ee:	2300      	movs	r3, #0
 80034f0:	613b      	str	r3, [r7, #16]
 80034f2:	4b16      	ldr	r3, [pc, #88]	@ (800354c <HAL_ADC_MspInit+0x80>)
 80034f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f6:	4a15      	ldr	r2, [pc, #84]	@ (800354c <HAL_ADC_MspInit+0x80>)
 80034f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80034fe:	4b13      	ldr	r3, [pc, #76]	@ (800354c <HAL_ADC_MspInit+0x80>)
 8003500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003506:	613b      	str	r3, [r7, #16]
 8003508:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800350a:	2300      	movs	r3, #0
 800350c:	60fb      	str	r3, [r7, #12]
 800350e:	4b0f      	ldr	r3, [pc, #60]	@ (800354c <HAL_ADC_MspInit+0x80>)
 8003510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003512:	4a0e      	ldr	r2, [pc, #56]	@ (800354c <HAL_ADC_MspInit+0x80>)
 8003514:	f043 0301 	orr.w	r3, r3, #1
 8003518:	6313      	str	r3, [r2, #48]	@ 0x30
 800351a:	4b0c      	ldr	r3, [pc, #48]	@ (800354c <HAL_ADC_MspInit+0x80>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	60fb      	str	r3, [r7, #12]
 8003524:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = VBAT_SENSING_Pin;
 8003526:	2301      	movs	r3, #1
 8003528:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800352a:	2303      	movs	r3, #3
 800352c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800352e:	2300      	movs	r3, #0
 8003530:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT_SENSING_GPIO_Port, &GPIO_InitStruct);
 8003532:	f107 0314 	add.w	r3, r7, #20
 8003536:	4619      	mov	r1, r3
 8003538:	4805      	ldr	r0, [pc, #20]	@ (8003550 <HAL_ADC_MspInit+0x84>)
 800353a:	f001 ffd5 	bl	80054e8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800353e:	bf00      	nop
 8003540:	3728      	adds	r7, #40	@ 0x28
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	40012000 	.word	0x40012000
 800354c:	40023800 	.word	0x40023800
 8003550:	40020000 	.word	0x40020000

08003554 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003554:	b480      	push	{r7}
 8003556:	b085      	sub	sp, #20
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a0b      	ldr	r2, [pc, #44]	@ (8003590 <HAL_CRC_MspInit+0x3c>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d10d      	bne.n	8003582 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003566:	2300      	movs	r3, #0
 8003568:	60fb      	str	r3, [r7, #12]
 800356a:	4b0a      	ldr	r3, [pc, #40]	@ (8003594 <HAL_CRC_MspInit+0x40>)
 800356c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800356e:	4a09      	ldr	r2, [pc, #36]	@ (8003594 <HAL_CRC_MspInit+0x40>)
 8003570:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003574:	6313      	str	r3, [r2, #48]	@ 0x30
 8003576:	4b07      	ldr	r3, [pc, #28]	@ (8003594 <HAL_CRC_MspInit+0x40>)
 8003578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800357a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800357e:	60fb      	str	r3, [r7, #12]
 8003580:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8003582:	bf00      	nop
 8003584:	3714      	adds	r7, #20
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	40023000 	.word	0x40023000
 8003594:	40023800 	.word	0x40023800

08003598 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b08c      	sub	sp, #48	@ 0x30
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035a0:	f107 031c 	add.w	r3, r7, #28
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]
 80035a8:	605a      	str	r2, [r3, #4]
 80035aa:	609a      	str	r2, [r3, #8]
 80035ac:	60da      	str	r2, [r3, #12]
 80035ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a37      	ldr	r2, [pc, #220]	@ (8003694 <HAL_I2C_MspInit+0xfc>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d135      	bne.n	8003626 <HAL_I2C_MspInit+0x8e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ba:	2300      	movs	r3, #0
 80035bc:	61bb      	str	r3, [r7, #24]
 80035be:	4b36      	ldr	r3, [pc, #216]	@ (8003698 <HAL_I2C_MspInit+0x100>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c2:	4a35      	ldr	r2, [pc, #212]	@ (8003698 <HAL_I2C_MspInit+0x100>)
 80035c4:	f043 0302 	orr.w	r3, r3, #2
 80035c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80035ca:	4b33      	ldr	r3, [pc, #204]	@ (8003698 <HAL_I2C_MspInit+0x100>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	61bb      	str	r3, [r7, #24]
 80035d4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80035d6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80035da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035dc:	2312      	movs	r3, #18
 80035de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e0:	2300      	movs	r3, #0
 80035e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035e4:	2303      	movs	r3, #3
 80035e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80035e8:	2304      	movs	r3, #4
 80035ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ec:	f107 031c 	add.w	r3, r7, #28
 80035f0:	4619      	mov	r1, r3
 80035f2:	482a      	ldr	r0, [pc, #168]	@ (800369c <HAL_I2C_MspInit+0x104>)
 80035f4:	f001 ff78 	bl	80054e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80035f8:	2300      	movs	r3, #0
 80035fa:	617b      	str	r3, [r7, #20]
 80035fc:	4b26      	ldr	r3, [pc, #152]	@ (8003698 <HAL_I2C_MspInit+0x100>)
 80035fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003600:	4a25      	ldr	r2, [pc, #148]	@ (8003698 <HAL_I2C_MspInit+0x100>)
 8003602:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003606:	6413      	str	r3, [r2, #64]	@ 0x40
 8003608:	4b23      	ldr	r3, [pc, #140]	@ (8003698 <HAL_I2C_MspInit+0x100>)
 800360a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003610:	617b      	str	r3, [r7, #20]
 8003612:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003614:	2200      	movs	r2, #0
 8003616:	2100      	movs	r1, #0
 8003618:	201f      	movs	r0, #31
 800361a:	f001 fac4 	bl	8004ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800361e:	201f      	movs	r0, #31
 8003620:	f001 fadd 	bl	8004bde <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003624:	e031      	b.n	800368a <HAL_I2C_MspInit+0xf2>
  else if(hi2c->Instance==I2C2)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a1d      	ldr	r2, [pc, #116]	@ (80036a0 <HAL_I2C_MspInit+0x108>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d12c      	bne.n	800368a <HAL_I2C_MspInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003630:	2300      	movs	r3, #0
 8003632:	613b      	str	r3, [r7, #16]
 8003634:	4b18      	ldr	r3, [pc, #96]	@ (8003698 <HAL_I2C_MspInit+0x100>)
 8003636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003638:	4a17      	ldr	r2, [pc, #92]	@ (8003698 <HAL_I2C_MspInit+0x100>)
 800363a:	f043 0302 	orr.w	r3, r3, #2
 800363e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003640:	4b15      	ldr	r3, [pc, #84]	@ (8003698 <HAL_I2C_MspInit+0x100>)
 8003642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003644:	f003 0302 	and.w	r3, r3, #2
 8003648:	613b      	str	r3, [r7, #16]
 800364a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800364c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003650:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003652:	2312      	movs	r3, #18
 8003654:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003656:	2300      	movs	r3, #0
 8003658:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800365a:	2303      	movs	r3, #3
 800365c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800365e:	2304      	movs	r3, #4
 8003660:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003662:	f107 031c 	add.w	r3, r7, #28
 8003666:	4619      	mov	r1, r3
 8003668:	480c      	ldr	r0, [pc, #48]	@ (800369c <HAL_I2C_MspInit+0x104>)
 800366a:	f001 ff3d 	bl	80054e8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800366e:	2300      	movs	r3, #0
 8003670:	60fb      	str	r3, [r7, #12]
 8003672:	4b09      	ldr	r3, [pc, #36]	@ (8003698 <HAL_I2C_MspInit+0x100>)
 8003674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003676:	4a08      	ldr	r2, [pc, #32]	@ (8003698 <HAL_I2C_MspInit+0x100>)
 8003678:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800367c:	6413      	str	r3, [r2, #64]	@ 0x40
 800367e:	4b06      	ldr	r3, [pc, #24]	@ (8003698 <HAL_I2C_MspInit+0x100>)
 8003680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003682:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003686:	60fb      	str	r3, [r7, #12]
 8003688:	68fb      	ldr	r3, [r7, #12]
}
 800368a:	bf00      	nop
 800368c:	3730      	adds	r7, #48	@ 0x30
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	40005400 	.word	0x40005400
 8003698:	40023800 	.word	0x40023800
 800369c:	40020400 	.word	0x40020400
 80036a0:	40005800 	.word	0x40005800

080036a4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b08c      	sub	sp, #48	@ 0x30
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036ac:	f107 031c 	add.w	r3, r7, #28
 80036b0:	2200      	movs	r2, #0
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	605a      	str	r2, [r3, #4]
 80036b6:	609a      	str	r2, [r3, #8]
 80036b8:	60da      	str	r2, [r3, #12]
 80036ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a32      	ldr	r2, [pc, #200]	@ (800378c <HAL_SPI_MspInit+0xe8>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d12c      	bne.n	8003720 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80036c6:	2300      	movs	r3, #0
 80036c8:	61bb      	str	r3, [r7, #24]
 80036ca:	4b31      	ldr	r3, [pc, #196]	@ (8003790 <HAL_SPI_MspInit+0xec>)
 80036cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ce:	4a30      	ldr	r2, [pc, #192]	@ (8003790 <HAL_SPI_MspInit+0xec>)
 80036d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80036d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80036d6:	4b2e      	ldr	r3, [pc, #184]	@ (8003790 <HAL_SPI_MspInit+0xec>)
 80036d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036de:	61bb      	str	r3, [r7, #24]
 80036e0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036e2:	2300      	movs	r3, #0
 80036e4:	617b      	str	r3, [r7, #20]
 80036e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003790 <HAL_SPI_MspInit+0xec>)
 80036e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ea:	4a29      	ldr	r2, [pc, #164]	@ (8003790 <HAL_SPI_MspInit+0xec>)
 80036ec:	f043 0301 	orr.w	r3, r3, #1
 80036f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80036f2:	4b27      	ldr	r3, [pc, #156]	@ (8003790 <HAL_SPI_MspInit+0xec>)
 80036f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	617b      	str	r3, [r7, #20]
 80036fc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80036fe:	23e0      	movs	r3, #224	@ 0xe0
 8003700:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003702:	2302      	movs	r3, #2
 8003704:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003706:	2300      	movs	r3, #0
 8003708:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800370a:	2303      	movs	r3, #3
 800370c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800370e:	2305      	movs	r3, #5
 8003710:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003712:	f107 031c 	add.w	r3, r7, #28
 8003716:	4619      	mov	r1, r3
 8003718:	481e      	ldr	r0, [pc, #120]	@ (8003794 <HAL_SPI_MspInit+0xf0>)
 800371a:	f001 fee5 	bl	80054e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 800371e:	e031      	b.n	8003784 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a1c      	ldr	r2, [pc, #112]	@ (8003798 <HAL_SPI_MspInit+0xf4>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d12c      	bne.n	8003784 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800372a:	2300      	movs	r3, #0
 800372c:	613b      	str	r3, [r7, #16]
 800372e:	4b18      	ldr	r3, [pc, #96]	@ (8003790 <HAL_SPI_MspInit+0xec>)
 8003730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003732:	4a17      	ldr	r2, [pc, #92]	@ (8003790 <HAL_SPI_MspInit+0xec>)
 8003734:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003738:	6413      	str	r3, [r2, #64]	@ 0x40
 800373a:	4b15      	ldr	r3, [pc, #84]	@ (8003790 <HAL_SPI_MspInit+0xec>)
 800373c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003742:	613b      	str	r3, [r7, #16]
 8003744:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003746:	2300      	movs	r3, #0
 8003748:	60fb      	str	r3, [r7, #12]
 800374a:	4b11      	ldr	r3, [pc, #68]	@ (8003790 <HAL_SPI_MspInit+0xec>)
 800374c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800374e:	4a10      	ldr	r2, [pc, #64]	@ (8003790 <HAL_SPI_MspInit+0xec>)
 8003750:	f043 0302 	orr.w	r3, r3, #2
 8003754:	6313      	str	r3, [r2, #48]	@ 0x30
 8003756:	4b0e      	ldr	r3, [pc, #56]	@ (8003790 <HAL_SPI_MspInit+0xec>)
 8003758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003762:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003766:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003768:	2302      	movs	r3, #2
 800376a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800376c:	2300      	movs	r3, #0
 800376e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003770:	2303      	movs	r3, #3
 8003772:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003774:	2305      	movs	r3, #5
 8003776:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003778:	f107 031c 	add.w	r3, r7, #28
 800377c:	4619      	mov	r1, r3
 800377e:	4807      	ldr	r0, [pc, #28]	@ (800379c <HAL_SPI_MspInit+0xf8>)
 8003780:	f001 feb2 	bl	80054e8 <HAL_GPIO_Init>
}
 8003784:	bf00      	nop
 8003786:	3730      	adds	r7, #48	@ 0x30
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	40013000 	.word	0x40013000
 8003790:	40023800 	.word	0x40023800
 8003794:	40020000 	.word	0x40020000
 8003798:	40003800 	.word	0x40003800
 800379c:	40020400 	.word	0x40020400

080037a0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a30      	ldr	r2, [pc, #192]	@ (8003870 <HAL_TIM_Base_MspInit+0xd0>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d10e      	bne.n	80037d0 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80037b2:	2300      	movs	r3, #0
 80037b4:	617b      	str	r3, [r7, #20]
 80037b6:	4b2f      	ldr	r3, [pc, #188]	@ (8003874 <HAL_TIM_Base_MspInit+0xd4>)
 80037b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ba:	4a2e      	ldr	r2, [pc, #184]	@ (8003874 <HAL_TIM_Base_MspInit+0xd4>)
 80037bc:	f043 0301 	orr.w	r3, r3, #1
 80037c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80037c2:	4b2c      	ldr	r3, [pc, #176]	@ (8003874 <HAL_TIM_Base_MspInit+0xd4>)
 80037c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	617b      	str	r3, [r7, #20]
 80037cc:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 80037ce:	e04a      	b.n	8003866 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037d8:	d10e      	bne.n	80037f8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80037da:	2300      	movs	r3, #0
 80037dc:	613b      	str	r3, [r7, #16]
 80037de:	4b25      	ldr	r3, [pc, #148]	@ (8003874 <HAL_TIM_Base_MspInit+0xd4>)
 80037e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e2:	4a24      	ldr	r2, [pc, #144]	@ (8003874 <HAL_TIM_Base_MspInit+0xd4>)
 80037e4:	f043 0301 	orr.w	r3, r3, #1
 80037e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80037ea:	4b22      	ldr	r3, [pc, #136]	@ (8003874 <HAL_TIM_Base_MspInit+0xd4>)
 80037ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	613b      	str	r3, [r7, #16]
 80037f4:	693b      	ldr	r3, [r7, #16]
}
 80037f6:	e036      	b.n	8003866 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003878 <HAL_TIM_Base_MspInit+0xd8>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d116      	bne.n	8003830 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003802:	2300      	movs	r3, #0
 8003804:	60fb      	str	r3, [r7, #12]
 8003806:	4b1b      	ldr	r3, [pc, #108]	@ (8003874 <HAL_TIM_Base_MspInit+0xd4>)
 8003808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380a:	4a1a      	ldr	r2, [pc, #104]	@ (8003874 <HAL_TIM_Base_MspInit+0xd4>)
 800380c:	f043 0310 	orr.w	r3, r3, #16
 8003810:	6413      	str	r3, [r2, #64]	@ 0x40
 8003812:	4b18      	ldr	r3, [pc, #96]	@ (8003874 <HAL_TIM_Base_MspInit+0xd4>)
 8003814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003816:	f003 0310 	and.w	r3, r3, #16
 800381a:	60fb      	str	r3, [r7, #12]
 800381c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800381e:	2200      	movs	r2, #0
 8003820:	2100      	movs	r1, #0
 8003822:	2036      	movs	r0, #54	@ 0x36
 8003824:	f001 f9bf 	bl	8004ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003828:	2036      	movs	r0, #54	@ 0x36
 800382a:	f001 f9d8 	bl	8004bde <HAL_NVIC_EnableIRQ>
}
 800382e:	e01a      	b.n	8003866 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM7)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a11      	ldr	r2, [pc, #68]	@ (800387c <HAL_TIM_Base_MspInit+0xdc>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d115      	bne.n	8003866 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800383a:	2300      	movs	r3, #0
 800383c:	60bb      	str	r3, [r7, #8]
 800383e:	4b0d      	ldr	r3, [pc, #52]	@ (8003874 <HAL_TIM_Base_MspInit+0xd4>)
 8003840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003842:	4a0c      	ldr	r2, [pc, #48]	@ (8003874 <HAL_TIM_Base_MspInit+0xd4>)
 8003844:	f043 0320 	orr.w	r3, r3, #32
 8003848:	6413      	str	r3, [r2, #64]	@ 0x40
 800384a:	4b0a      	ldr	r3, [pc, #40]	@ (8003874 <HAL_TIM_Base_MspInit+0xd4>)
 800384c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384e:	f003 0320 	and.w	r3, r3, #32
 8003852:	60bb      	str	r3, [r7, #8]
 8003854:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003856:	2200      	movs	r2, #0
 8003858:	2100      	movs	r1, #0
 800385a:	2037      	movs	r0, #55	@ 0x37
 800385c:	f001 f9a3 	bl	8004ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003860:	2037      	movs	r0, #55	@ 0x37
 8003862:	f001 f9bc 	bl	8004bde <HAL_NVIC_EnableIRQ>
}
 8003866:	bf00      	nop
 8003868:	3718      	adds	r7, #24
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	40010000 	.word	0x40010000
 8003874:	40023800 	.word	0x40023800
 8003878:	40001000 	.word	0x40001000
 800387c:	40001400 	.word	0x40001400

08003880 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b08a      	sub	sp, #40	@ 0x28
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003888:	f107 0314 	add.w	r3, r7, #20
 800388c:	2200      	movs	r2, #0
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	605a      	str	r2, [r3, #4]
 8003892:	609a      	str	r2, [r3, #8]
 8003894:	60da      	str	r2, [r3, #12]
 8003896:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a24      	ldr	r2, [pc, #144]	@ (8003930 <HAL_TIM_MspPostInit+0xb0>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d11f      	bne.n	80038e2 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038a2:	2300      	movs	r3, #0
 80038a4:	613b      	str	r3, [r7, #16]
 80038a6:	4b23      	ldr	r3, [pc, #140]	@ (8003934 <HAL_TIM_MspPostInit+0xb4>)
 80038a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038aa:	4a22      	ldr	r2, [pc, #136]	@ (8003934 <HAL_TIM_MspPostInit+0xb4>)
 80038ac:	f043 0301 	orr.w	r3, r3, #1
 80038b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80038b2:	4b20      	ldr	r3, [pc, #128]	@ (8003934 <HAL_TIM_MspPostInit+0xb4>)
 80038b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	613b      	str	r3, [r7, #16]
 80038bc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TVC_SERVO_X_Pin|TVC_SERVO_Y_Pin;
 80038be:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80038c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c4:	2302      	movs	r3, #2
 80038c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c8:	2300      	movs	r3, #0
 80038ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038cc:	2300      	movs	r3, #0
 80038ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80038d0:	2301      	movs	r3, #1
 80038d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038d4:	f107 0314 	add.w	r3, r7, #20
 80038d8:	4619      	mov	r1, r3
 80038da:	4817      	ldr	r0, [pc, #92]	@ (8003938 <HAL_TIM_MspPostInit+0xb8>)
 80038dc:	f001 fe04 	bl	80054e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80038e0:	e022      	b.n	8003928 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038ea:	d11d      	bne.n	8003928 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038ec:	2300      	movs	r3, #0
 80038ee:	60fb      	str	r3, [r7, #12]
 80038f0:	4b10      	ldr	r3, [pc, #64]	@ (8003934 <HAL_TIM_MspPostInit+0xb4>)
 80038f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f4:	4a0f      	ldr	r2, [pc, #60]	@ (8003934 <HAL_TIM_MspPostInit+0xb4>)
 80038f6:	f043 0301 	orr.w	r3, r3, #1
 80038fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80038fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003934 <HAL_TIM_MspPostInit+0xb4>)
 80038fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	60fb      	str	r3, [r7, #12]
 8003906:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin;
 8003908:	230e      	movs	r3, #14
 800390a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800390c:	2302      	movs	r3, #2
 800390e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003910:	2300      	movs	r3, #0
 8003912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003914:	2300      	movs	r3, #0
 8003916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003918:	2301      	movs	r3, #1
 800391a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800391c:	f107 0314 	add.w	r3, r7, #20
 8003920:	4619      	mov	r1, r3
 8003922:	4805      	ldr	r0, [pc, #20]	@ (8003938 <HAL_TIM_MspPostInit+0xb8>)
 8003924:	f001 fde0 	bl	80054e8 <HAL_GPIO_Init>
}
 8003928:	bf00      	nop
 800392a:	3728      	adds	r7, #40	@ 0x28
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40010000 	.word	0x40010000
 8003934:	40023800 	.word	0x40023800
 8003938:	40020000 	.word	0x40020000

0800393c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b08a      	sub	sp, #40	@ 0x28
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003944:	f107 0314 	add.w	r3, r7, #20
 8003948:	2200      	movs	r2, #0
 800394a:	601a      	str	r2, [r3, #0]
 800394c:	605a      	str	r2, [r3, #4]
 800394e:	609a      	str	r2, [r3, #8]
 8003950:	60da      	str	r2, [r3, #12]
 8003952:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a35      	ldr	r2, [pc, #212]	@ (8003a30 <HAL_UART_MspInit+0xf4>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d163      	bne.n	8003a26 <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800395e:	2300      	movs	r3, #0
 8003960:	613b      	str	r3, [r7, #16]
 8003962:	4b34      	ldr	r3, [pc, #208]	@ (8003a34 <HAL_UART_MspInit+0xf8>)
 8003964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003966:	4a33      	ldr	r2, [pc, #204]	@ (8003a34 <HAL_UART_MspInit+0xf8>)
 8003968:	f043 0310 	orr.w	r3, r3, #16
 800396c:	6453      	str	r3, [r2, #68]	@ 0x44
 800396e:	4b31      	ldr	r3, [pc, #196]	@ (8003a34 <HAL_UART_MspInit+0xf8>)
 8003970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003972:	f003 0310 	and.w	r3, r3, #16
 8003976:	613b      	str	r3, [r7, #16]
 8003978:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800397a:	2300      	movs	r3, #0
 800397c:	60fb      	str	r3, [r7, #12]
 800397e:	4b2d      	ldr	r3, [pc, #180]	@ (8003a34 <HAL_UART_MspInit+0xf8>)
 8003980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003982:	4a2c      	ldr	r2, [pc, #176]	@ (8003a34 <HAL_UART_MspInit+0xf8>)
 8003984:	f043 0302 	orr.w	r3, r3, #2
 8003988:	6313      	str	r3, [r2, #48]	@ 0x30
 800398a:	4b2a      	ldr	r3, [pc, #168]	@ (8003a34 <HAL_UART_MspInit+0xf8>)
 800398c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	60fb      	str	r3, [r7, #12]
 8003994:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003996:	23c0      	movs	r3, #192	@ 0xc0
 8003998:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800399a:	2302      	movs	r3, #2
 800399c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800399e:	2300      	movs	r3, #0
 80039a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039a2:	2303      	movs	r3, #3
 80039a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80039a6:	2307      	movs	r3, #7
 80039a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039aa:	f107 0314 	add.w	r3, r7, #20
 80039ae:	4619      	mov	r1, r3
 80039b0:	4821      	ldr	r0, [pc, #132]	@ (8003a38 <HAL_UART_MspInit+0xfc>)
 80039b2:	f001 fd99 	bl	80054e8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80039b6:	4b21      	ldr	r3, [pc, #132]	@ (8003a3c <HAL_UART_MspInit+0x100>)
 80039b8:	4a21      	ldr	r2, [pc, #132]	@ (8003a40 <HAL_UART_MspInit+0x104>)
 80039ba:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80039bc:	4b1f      	ldr	r3, [pc, #124]	@ (8003a3c <HAL_UART_MspInit+0x100>)
 80039be:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80039c2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039c4:	4b1d      	ldr	r3, [pc, #116]	@ (8003a3c <HAL_UART_MspInit+0x100>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039ca:	4b1c      	ldr	r3, [pc, #112]	@ (8003a3c <HAL_UART_MspInit+0x100>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039d0:	4b1a      	ldr	r3, [pc, #104]	@ (8003a3c <HAL_UART_MspInit+0x100>)
 80039d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80039d6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039d8:	4b18      	ldr	r3, [pc, #96]	@ (8003a3c <HAL_UART_MspInit+0x100>)
 80039da:	2200      	movs	r2, #0
 80039dc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039de:	4b17      	ldr	r3, [pc, #92]	@ (8003a3c <HAL_UART_MspInit+0x100>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80039e4:	4b15      	ldr	r3, [pc, #84]	@ (8003a3c <HAL_UART_MspInit+0x100>)
 80039e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80039ea:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80039ec:	4b13      	ldr	r3, [pc, #76]	@ (8003a3c <HAL_UART_MspInit+0x100>)
 80039ee:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80039f2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039f4:	4b11      	ldr	r3, [pc, #68]	@ (8003a3c <HAL_UART_MspInit+0x100>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80039fa:	4810      	ldr	r0, [pc, #64]	@ (8003a3c <HAL_UART_MspInit+0x100>)
 80039fc:	f001 f958 	bl	8004cb0 <HAL_DMA_Init>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d001      	beq.n	8003a0a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8003a06:	f7ff fb99 	bl	800313c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a0b      	ldr	r2, [pc, #44]	@ (8003a3c <HAL_UART_MspInit+0x100>)
 8003a0e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003a10:	4a0a      	ldr	r2, [pc, #40]	@ (8003a3c <HAL_UART_MspInit+0x100>)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003a16:	2200      	movs	r2, #0
 8003a18:	2100      	movs	r1, #0
 8003a1a:	2025      	movs	r0, #37	@ 0x25
 8003a1c:	f001 f8c3 	bl	8004ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003a20:	2025      	movs	r0, #37	@ 0x25
 8003a22:	f001 f8dc 	bl	8004bde <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003a26:	bf00      	nop
 8003a28:	3728      	adds	r7, #40	@ 0x28
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	40011000 	.word	0x40011000
 8003a34:	40023800 	.word	0x40023800
 8003a38:	40020400 	.word	0x40020400
 8003a3c:	200004fc 	.word	0x200004fc
 8003a40:	40026440 	.word	0x40026440

08003a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003a48:	bf00      	nop
 8003a4a:	e7fd      	b.n	8003a48 <NMI_Handler+0x4>

08003a4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a50:	bf00      	nop
 8003a52:	e7fd      	b.n	8003a50 <HardFault_Handler+0x4>

08003a54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a54:	b480      	push	{r7}
 8003a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a58:	bf00      	nop
 8003a5a:	e7fd      	b.n	8003a58 <MemManage_Handler+0x4>

08003a5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a60:	bf00      	nop
 8003a62:	e7fd      	b.n	8003a60 <BusFault_Handler+0x4>

08003a64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a68:	bf00      	nop
 8003a6a:	e7fd      	b.n	8003a68 <UsageFault_Handler+0x4>

08003a6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a70:	bf00      	nop
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr

08003a7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a7e:	bf00      	nop
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a8c:	bf00      	nop
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr

08003a96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a96:	b580      	push	{r7, lr}
 8003a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a9a:	f000 fd03 	bl	80044a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a9e:	bf00      	nop
 8003aa0:	bd80      	pop	{r7, pc}
	...

08003aa4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003aa8:	4802      	ldr	r0, [pc, #8]	@ (8003ab4 <I2C1_EV_IRQHandler+0x10>)
 8003aaa:	f002 f844 	bl	8005b36 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003aae:	bf00      	nop
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	2000023c 	.word	0x2000023c

08003ab8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003abc:	4802      	ldr	r0, [pc, #8]	@ (8003ac8 <USART1_IRQHandler+0x10>)
 8003abe:	f006 fd67 	bl	800a590 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003ac2:	bf00      	nop
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	200004b4 	.word	0x200004b4

08003acc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003ad0:	4802      	ldr	r0, [pc, #8]	@ (8003adc <TIM6_DAC_IRQHandler+0x10>)
 8003ad2:	f005 fd25 	bl	8009520 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003ad6:	bf00      	nop
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	20000424 	.word	0x20000424

08003ae0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003ae4:	4802      	ldr	r0, [pc, #8]	@ (8003af0 <TIM7_IRQHandler+0x10>)
 8003ae6:	f005 fd1b 	bl	8009520 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003aea:	bf00      	nop
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	2000046c 	.word	0x2000046c

08003af4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003af8:	4802      	ldr	r0, [pc, #8]	@ (8003b04 <DMA2_Stream2_IRQHandler+0x10>)
 8003afa:	f001 fa71 	bl	8004fe0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003afe:	bf00      	nop
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	200004fc 	.word	0x200004fc

08003b08 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003b0c:	4802      	ldr	r0, [pc, #8]	@ (8003b18 <OTG_FS_IRQHandler+0x10>)
 8003b0e:	f003 fd36 	bl	800757e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003b12:	bf00      	nop
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	20005190 	.word	0x20005190

08003b1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b20:	4b06      	ldr	r3, [pc, #24]	@ (8003b3c <SystemInit+0x20>)
 8003b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b26:	4a05      	ldr	r2, [pc, #20]	@ (8003b3c <SystemInit+0x20>)
 8003b28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003b2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b30:	bf00      	nop
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	e000ed00 	.word	0xe000ed00

08003b40 <initialize_uart_dma>:
uint32_t valid_packets = 0;
uint32_t invalid_packets = 0;
uint32_t corrupted_packets = 0;
uint32_t missed_packets = 0;

void initialize_uart_dma() {
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8003b44:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8003b48:	4906      	ldr	r1, [pc, #24]	@ (8003b64 <initialize_uart_dma+0x24>)
 8003b4a:	4807      	ldr	r0, [pc, #28]	@ (8003b68 <initialize_uart_dma+0x28>)
 8003b4c:	f006 fbd8 	bl	800a300 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8003b50:	4b06      	ldr	r3, [pc, #24]	@ (8003b6c <initialize_uart_dma+0x2c>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	4b05      	ldr	r3, [pc, #20]	@ (8003b6c <initialize_uart_dma+0x2c>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0208 	bic.w	r2, r2, #8
 8003b5e:	601a      	str	r2, [r3, #0]
}
 8003b60:	bf00      	nop
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	20000678 	.word	0x20000678
 8003b68:	200004b4 	.word	0x200004b4
 8003b6c:	200004fc 	.word	0x200004fc

08003b70 <uart_dma_rx_event_callback>:

void uart_dma_rx_event_callback(uint16_t Size) {
 8003b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b72:	b085      	sub	sp, #20
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	4603      	mov	r3, r0
 8003b78:	80fb      	strh	r3, [r7, #6]
	rx_callback_counter++;
 8003b7a:	4b8c      	ldr	r3, [pc, #560]	@ (8003dac <uart_dma_rx_event_callback+0x23c>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	3301      	adds	r3, #1
 8003b80:	4a8a      	ldr	r2, [pc, #552]	@ (8003dac <uart_dma_rx_event_callback+0x23c>)
 8003b82:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 8003b84:	4b8a      	ldr	r3, [pc, #552]	@ (8003db0 <uart_dma_rx_event_callback+0x240>)
 8003b86:	881a      	ldrh	r2, [r3, #0]
 8003b88:	4b8a      	ldr	r3, [pc, #552]	@ (8003db4 <uart_dma_rx_event_callback+0x244>)
 8003b8a:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 8003b8c:	88fb      	ldrh	r3, [r7, #6]
 8003b8e:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 8003b92:	d103      	bne.n	8003b9c <uart_dma_rx_event_callback+0x2c>
		rx_head = 0;
 8003b94:	4b86      	ldr	r3, [pc, #536]	@ (8003db0 <uart_dma_rx_event_callback+0x240>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	801a      	strh	r2, [r3, #0]
 8003b9a:	e002      	b.n	8003ba2 <uart_dma_rx_event_callback+0x32>
	} else {
		rx_head = Size;
 8003b9c:	4a84      	ldr	r2, [pc, #528]	@ (8003db0 <uart_dma_rx_event_callback+0x240>)
 8003b9e:	88fb      	ldrh	r3, [r7, #6]
 8003ba0:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 8003ba2:	4b85      	ldr	r3, [pc, #532]	@ (8003db8 <uart_dma_rx_event_callback+0x248>)
 8003ba4:	881b      	ldrh	r3, [r3, #0]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d033      	beq.n	8003c12 <uart_dma_rx_event_callback+0xa2>
		rx_bytes = Size + wrap_size;
 8003baa:	4b83      	ldr	r3, [pc, #524]	@ (8003db8 <uart_dma_rx_event_callback+0x248>)
 8003bac:	881a      	ldrh	r2, [r3, #0]
 8003bae:	88fb      	ldrh	r3, [r7, #6]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	b29a      	uxth	r2, r3
 8003bb4:	4b81      	ldr	r3, [pc, #516]	@ (8003dbc <uart_dma_rx_event_callback+0x24c>)
 8003bb6:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 8003bb8:	4b80      	ldr	r3, [pc, #512]	@ (8003dbc <uart_dma_rx_event_callback+0x24c>)
 8003bba:	881b      	ldrh	r3, [r3, #0]
 8003bbc:	2b36      	cmp	r3, #54	@ 0x36
 8003bbe:	d00e      	beq.n	8003bde <uart_dma_rx_event_callback+0x6e>
			invalid_packets++;
 8003bc0:	4b7f      	ldr	r3, [pc, #508]	@ (8003dc0 <uart_dma_rx_event_callback+0x250>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	4a7e      	ldr	r2, [pc, #504]	@ (8003dc0 <uart_dma_rx_event_callback+0x250>)
 8003bc8:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 8003bca:	4b7b      	ldr	r3, [pc, #492]	@ (8003db8 <uart_dma_rx_event_callback+0x248>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003bd6:	487b      	ldr	r0, [pc, #492]	@ (8003dc4 <uart_dma_rx_event_callback+0x254>)
 8003bd8:	f001 fe3a 	bl	8005850 <HAL_GPIO_WritePin>
			return;
 8003bdc:	e0e3      	b.n	8003da6 <uart_dma_rx_event_callback+0x236>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 8003bde:	4b76      	ldr	r3, [pc, #472]	@ (8003db8 <uart_dma_rx_event_callback+0x248>)
 8003be0:	881b      	ldrh	r3, [r3, #0]
 8003be2:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8003be6:	4a78      	ldr	r2, [pc, #480]	@ (8003dc8 <uart_dma_rx_event_callback+0x258>)
 8003be8:	4413      	add	r3, r2
 8003bea:	4a73      	ldr	r2, [pc, #460]	@ (8003db8 <uart_dma_rx_event_callback+0x248>)
 8003bec:	8812      	ldrh	r2, [r2, #0]
 8003bee:	4619      	mov	r1, r3
 8003bf0:	4876      	ldr	r0, [pc, #472]	@ (8003dcc <uart_dma_rx_event_callback+0x25c>)
 8003bf2:	f00b fe7b 	bl	800f8ec <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 8003bf6:	4b70      	ldr	r3, [pc, #448]	@ (8003db8 <uart_dma_rx_event_callback+0x248>)
 8003bf8:	881b      	ldrh	r3, [r3, #0]
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	4b73      	ldr	r3, [pc, #460]	@ (8003dcc <uart_dma_rx_event_callback+0x25c>)
 8003bfe:	4413      	add	r3, r2
 8003c00:	88fa      	ldrh	r2, [r7, #6]
 8003c02:	4971      	ldr	r1, [pc, #452]	@ (8003dc8 <uart_dma_rx_event_callback+0x258>)
 8003c04:	4618      	mov	r0, r3
 8003c06:	f00b fe71 	bl	800f8ec <memcpy>

		wrap_size = 0;
 8003c0a:	4b6b      	ldr	r3, [pc, #428]	@ (8003db8 <uart_dma_rx_event_callback+0x248>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	801a      	strh	r2, [r3, #0]
 8003c10:	e083      	b.n	8003d1a <uart_dma_rx_event_callback+0x1aa>
	} else {
		if (rx_tail > rx_head) {
 8003c12:	4b68      	ldr	r3, [pc, #416]	@ (8003db4 <uart_dma_rx_event_callback+0x244>)
 8003c14:	881a      	ldrh	r2, [r3, #0]
 8003c16:	4b66      	ldr	r3, [pc, #408]	@ (8003db0 <uart_dma_rx_event_callback+0x240>)
 8003c18:	881b      	ldrh	r3, [r3, #0]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d942      	bls.n	8003ca4 <uart_dma_rx_event_callback+0x134>
			if (rx_head == 0) {
 8003c1e:	4b64      	ldr	r3, [pc, #400]	@ (8003db0 <uart_dma_rx_event_callback+0x240>)
 8003c20:	881b      	ldrh	r3, [r3, #0]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d12f      	bne.n	8003c86 <uart_dma_rx_event_callback+0x116>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 8003c26:	4b63      	ldr	r3, [pc, #396]	@ (8003db4 <uart_dma_rx_event_callback+0x244>)
 8003c28:	881b      	ldrh	r3, [r3, #0]
 8003c2a:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	4b61      	ldr	r3, [pc, #388]	@ (8003db8 <uart_dma_rx_event_callback+0x248>)
 8003c32:	801a      	strh	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 8003c34:	4b60      	ldr	r3, [pc, #384]	@ (8003db8 <uart_dma_rx_event_callback+0x248>)
 8003c36:	881b      	ldrh	r3, [r3, #0]
 8003c38:	2b36      	cmp	r3, #54	@ 0x36
 8003c3a:	d11e      	bne.n	8003c7a <uart_dma_rx_event_callback+0x10a>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8003c3c:	4b5d      	ldr	r3, [pc, #372]	@ (8003db4 <uart_dma_rx_event_callback+0x244>)
 8003c3e:	881b      	ldrh	r3, [r3, #0]
 8003c40:	461a      	mov	r2, r3
 8003c42:	4b61      	ldr	r3, [pc, #388]	@ (8003dc8 <uart_dma_rx_event_callback+0x258>)
 8003c44:	4413      	add	r3, r2
 8003c46:	4a61      	ldr	r2, [pc, #388]	@ (8003dcc <uart_dma_rx_event_callback+0x25c>)
 8003c48:	461c      	mov	r4, r3
 8003c4a:	4616      	mov	r6, r2
 8003c4c:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8003c50:	4635      	mov	r5, r6
 8003c52:	4623      	mov	r3, r4
 8003c54:	6818      	ldr	r0, [r3, #0]
 8003c56:	6859      	ldr	r1, [r3, #4]
 8003c58:	689a      	ldr	r2, [r3, #8]
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c5e:	3410      	adds	r4, #16
 8003c60:	3610      	adds	r6, #16
 8003c62:	4564      	cmp	r4, ip
 8003c64:	d1f4      	bne.n	8003c50 <uart_dma_rx_event_callback+0xe0>
 8003c66:	4633      	mov	r3, r6
 8003c68:	4622      	mov	r2, r4
 8003c6a:	6810      	ldr	r0, [r2, #0]
 8003c6c:	6018      	str	r0, [r3, #0]
 8003c6e:	8892      	ldrh	r2, [r2, #4]
 8003c70:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 8003c72:	4b51      	ldr	r3, [pc, #324]	@ (8003db8 <uart_dma_rx_event_callback+0x248>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	801a      	strh	r2, [r3, #0]
 8003c78:	e04f      	b.n	8003d1a <uart_dma_rx_event_callback+0x1aa>
				} else {
					rx_wrap_counter++;
 8003c7a:	4b55      	ldr	r3, [pc, #340]	@ (8003dd0 <uart_dma_rx_event_callback+0x260>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	3301      	adds	r3, #1
 8003c80:	4a53      	ldr	r2, [pc, #332]	@ (8003dd0 <uart_dma_rx_event_callback+0x260>)
 8003c82:	6013      	str	r3, [r2, #0]
					return;
 8003c84:	e08f      	b.n	8003da6 <uart_dma_rx_event_callback+0x236>
				}
			} else {
				invalid_packets++;
 8003c86:	4b4e      	ldr	r3, [pc, #312]	@ (8003dc0 <uart_dma_rx_event_callback+0x250>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	4a4c      	ldr	r2, [pc, #304]	@ (8003dc0 <uart_dma_rx_event_callback+0x250>)
 8003c8e:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8003c90:	4b49      	ldr	r3, [pc, #292]	@ (8003db8 <uart_dma_rx_event_callback+0x248>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8003c96:	2201      	movs	r2, #1
 8003c98:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003c9c:	4849      	ldr	r0, [pc, #292]	@ (8003dc4 <uart_dma_rx_event_callback+0x254>)
 8003c9e:	f001 fdd7 	bl	8005850 <HAL_GPIO_WritePin>
				return;
 8003ca2:	e080      	b.n	8003da6 <uart_dma_rx_event_callback+0x236>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 8003ca4:	4b42      	ldr	r3, [pc, #264]	@ (8003db0 <uart_dma_rx_event_callback+0x240>)
 8003ca6:	881a      	ldrh	r2, [r3, #0]
 8003ca8:	4b42      	ldr	r3, [pc, #264]	@ (8003db4 <uart_dma_rx_event_callback+0x244>)
 8003caa:	881b      	ldrh	r3, [r3, #0]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	b29a      	uxth	r2, r3
 8003cb0:	4b42      	ldr	r3, [pc, #264]	@ (8003dbc <uart_dma_rx_event_callback+0x24c>)
 8003cb2:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 8003cb4:	4b41      	ldr	r3, [pc, #260]	@ (8003dbc <uart_dma_rx_event_callback+0x24c>)
 8003cb6:	881b      	ldrh	r3, [r3, #0]
 8003cb8:	2b36      	cmp	r3, #54	@ 0x36
 8003cba:	d11b      	bne.n	8003cf4 <uart_dma_rx_event_callback+0x184>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8003cbc:	4b3d      	ldr	r3, [pc, #244]	@ (8003db4 <uart_dma_rx_event_callback+0x244>)
 8003cbe:	881b      	ldrh	r3, [r3, #0]
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	4b41      	ldr	r3, [pc, #260]	@ (8003dc8 <uart_dma_rx_event_callback+0x258>)
 8003cc4:	4413      	add	r3, r2
 8003cc6:	4a41      	ldr	r2, [pc, #260]	@ (8003dcc <uart_dma_rx_event_callback+0x25c>)
 8003cc8:	461c      	mov	r4, r3
 8003cca:	4616      	mov	r6, r2
 8003ccc:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8003cd0:	4635      	mov	r5, r6
 8003cd2:	4623      	mov	r3, r4
 8003cd4:	6818      	ldr	r0, [r3, #0]
 8003cd6:	6859      	ldr	r1, [r3, #4]
 8003cd8:	689a      	ldr	r2, [r3, #8]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cde:	3410      	adds	r4, #16
 8003ce0:	3610      	adds	r6, #16
 8003ce2:	4564      	cmp	r4, ip
 8003ce4:	d1f4      	bne.n	8003cd0 <uart_dma_rx_event_callback+0x160>
 8003ce6:	4633      	mov	r3, r6
 8003ce8:	4622      	mov	r2, r4
 8003cea:	6810      	ldr	r0, [r2, #0]
 8003cec:	6018      	str	r0, [r3, #0]
 8003cee:	8892      	ldrh	r2, [r2, #4]
 8003cf0:	809a      	strh	r2, [r3, #4]
 8003cf2:	e012      	b.n	8003d1a <uart_dma_rx_event_callback+0x1aa>
			} else if (rx_bytes == 0) {
 8003cf4:	4b31      	ldr	r3, [pc, #196]	@ (8003dbc <uart_dma_rx_event_callback+0x24c>)
 8003cf6:	881b      	ldrh	r3, [r3, #0]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d053      	beq.n	8003da4 <uart_dma_rx_event_callback+0x234>
				return;
			} else {
				invalid_packets++;
 8003cfc:	4b30      	ldr	r3, [pc, #192]	@ (8003dc0 <uart_dma_rx_event_callback+0x250>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	3301      	adds	r3, #1
 8003d02:	4a2f      	ldr	r2, [pc, #188]	@ (8003dc0 <uart_dma_rx_event_callback+0x250>)
 8003d04:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8003d06:	4b2c      	ldr	r3, [pc, #176]	@ (8003db8 <uart_dma_rx_event_callback+0x248>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003d12:	482c      	ldr	r0, [pc, #176]	@ (8003dc4 <uart_dma_rx_event_callback+0x254>)
 8003d14:	f001 fd9c 	bl	8005850 <HAL_GPIO_WritePin>
				return;
 8003d18:	e045      	b.n	8003da6 <uart_dma_rx_event_callback+0x236>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 8003d1a:	4b2e      	ldr	r3, [pc, #184]	@ (8003dd4 <uart_dma_rx_event_callback+0x264>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4619      	mov	r1, r3
 8003d20:	482a      	ldr	r0, [pc, #168]	@ (8003dcc <uart_dma_rx_event_callback+0x25c>)
 8003d22:	f000 fb35 	bl	8004390 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 8003d26:	4b2b      	ldr	r3, [pc, #172]	@ (8003dd4 <uart_dma_rx_event_callback+0x264>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 f8ce 	bl	8003ecc <validate_packet>
 8003d30:	4603      	mov	r3, r0
 8003d32:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 8003d34:	7bfb      	ldrb	r3, [r7, #15]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d018      	beq.n	8003d6c <uart_dma_rx_event_callback+0x1fc>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 8003d3a:	4b26      	ldr	r3, [pc, #152]	@ (8003dd4 <uart_dma_rx_event_callback+0x264>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 8003d40:	4b25      	ldr	r3, [pc, #148]	@ (8003dd8 <uart_dma_rx_event_callback+0x268>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a23      	ldr	r2, [pc, #140]	@ (8003dd4 <uart_dma_rx_event_callback+0x264>)
 8003d46:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 8003d48:	4a23      	ldr	r2, [pc, #140]	@ (8003dd8 <uart_dma_rx_event_callback+0x268>)
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 8003d4e:	4b23      	ldr	r3, [pc, #140]	@ (8003ddc <uart_dma_rx_event_callback+0x26c>)
 8003d50:	2201      	movs	r2, #1
 8003d52:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 8003d54:	4b22      	ldr	r3, [pc, #136]	@ (8003de0 <uart_dma_rx_event_callback+0x270>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	3301      	adds	r3, #1
 8003d5a:	4a21      	ldr	r2, [pc, #132]	@ (8003de0 <uart_dma_rx_event_callback+0x270>)
 8003d5c:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003d64:	4817      	ldr	r0, [pc, #92]	@ (8003dc4 <uart_dma_rx_event_callback+0x254>)
 8003d66:	f001 fd73 	bl	8005850 <HAL_GPIO_WritePin>
 8003d6a:	e00a      	b.n	8003d82 <uart_dma_rx_event_callback+0x212>
	} else {
		corrupted_packets++;
 8003d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8003de4 <uart_dma_rx_event_callback+0x274>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	3301      	adds	r3, #1
 8003d72:	4a1c      	ldr	r2, [pc, #112]	@ (8003de4 <uart_dma_rx_event_callback+0x274>)
 8003d74:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8003d76:	2201      	movs	r2, #1
 8003d78:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003d7c:	4811      	ldr	r0, [pc, #68]	@ (8003dc4 <uart_dma_rx_event_callback+0x254>)
 8003d7e:	f001 fd67 	bl	8005850 <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 8003d82:	4b0a      	ldr	r3, [pc, #40]	@ (8003dac <uart_dma_rx_event_callback+0x23c>)
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	4b12      	ldr	r3, [pc, #72]	@ (8003dd0 <uart_dma_rx_event_callback+0x260>)
 8003d88:	6819      	ldr	r1, [r3, #0]
 8003d8a:	4b15      	ldr	r3, [pc, #84]	@ (8003de0 <uart_dma_rx_event_callback+0x270>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4419      	add	r1, r3
 8003d90:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc0 <uart_dma_rx_event_callback+0x250>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4419      	add	r1, r3
 8003d96:	4b13      	ldr	r3, [pc, #76]	@ (8003de4 <uart_dma_rx_event_callback+0x274>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	440b      	add	r3, r1
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	4a12      	ldr	r2, [pc, #72]	@ (8003de8 <uart_dma_rx_event_callback+0x278>)
 8003da0:	6013      	str	r3, [r2, #0]
 8003da2:	e000      	b.n	8003da6 <uart_dma_rx_event_callback+0x236>
				return;
 8003da4:	bf00      	nop
}
 8003da6:	3714      	adds	r7, #20
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dac:	20003c80 	.word	0x20003c80
 8003db0:	20003c7a 	.word	0x20003c7a
 8003db4:	20003c78 	.word	0x20003c78
 8003db8:	20003c7e 	.word	0x20003c7e
 8003dbc:	20003c7c 	.word	0x20003c7c
 8003dc0:	20003c8c 	.word	0x20003c8c
 8003dc4:	40020800 	.word	0x40020800
 8003dc8:	20000678 	.word	0x20000678
 8003dcc:	20000640 	.word	0x20000640
 8003dd0:	20003c84 	.word	0x20003c84
 8003dd4:	20000060 	.word	0x20000060
 8003dd8:	20000064 	.word	0x20000064
 8003ddc:	2000063e 	.word	0x2000063e
 8003de0:	20003c88 	.word	0x20003c88
 8003de4:	20003c90 	.word	0x20003c90
 8003de8:	20003c94 	.word	0x20003c94

08003dec <uart_dma_error_callback>:

void uart_dma_error_callback() {
 8003dec:	b580      	push	{r7, lr}
 8003dee:	af00      	add	r7, sp, #0
	HAL_UART_Abort(&huart1);
 8003df0:	4809      	ldr	r0, [pc, #36]	@ (8003e18 <uart_dma_error_callback+0x2c>)
 8003df2:	f006 fae2 	bl	800a3ba <HAL_UART_Abort>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8003df6:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8003dfa:	4908      	ldr	r1, [pc, #32]	@ (8003e1c <uart_dma_error_callback+0x30>)
 8003dfc:	4806      	ldr	r0, [pc, #24]	@ (8003e18 <uart_dma_error_callback+0x2c>)
 8003dfe:	f006 fa7f 	bl	800a300 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8003e02:	4b07      	ldr	r3, [pc, #28]	@ (8003e20 <uart_dma_error_callback+0x34>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	4b05      	ldr	r3, [pc, #20]	@ (8003e20 <uart_dma_error_callback+0x34>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f022 0208 	bic.w	r2, r2, #8
 8003e10:	601a      	str	r2, [r3, #0]
}
 8003e12:	bf00      	nop
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	200004b4 	.word	0x200004b4
 8003e1c:	20000678 	.word	0x20000678
 8003e20:	200004fc 	.word	0x200004fc

08003e24 <uart_dma_is_data_ready>:

uint8_t uart_dma_is_data_ready() {
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
	return data_ready;
 8003e28:	4b03      	ldr	r3, [pc, #12]	@ (8003e38 <uart_dma_is_data_ready+0x14>)
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	b2db      	uxtb	r3, r3
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr
 8003e38:	2000063e 	.word	0x2000063e

08003e3c <uart_dma_reset_data_ready>:

void uart_dma_reset_data_ready() {
 8003e3c:	b480      	push	{r7}
 8003e3e:	af00      	add	r7, sp, #0
	data_ready = 0;
 8003e40:	4b03      	ldr	r3, [pc, #12]	@ (8003e50 <uart_dma_reset_data_ready+0x14>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	701a      	strb	r2, [r3, #0]
}
 8003e46:	bf00      	nop
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr
 8003e50:	2000063e 	.word	0x2000063e

08003e54 <uart_dma_get_latest_packet>:

sensor_packet* uart_dma_get_latest_packet() {
 8003e54:	b480      	push	{r7}
 8003e56:	af00      	add	r7, sp, #0
	return read_packet;
 8003e58:	4b03      	ldr	r3, [pc, #12]	@ (8003e68 <uart_dma_get_latest_packet+0x14>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	20000064 	.word	0x20000064

08003e6c <calculate_crc32>:
	{-0.00553700002f, -0.0103890002f, 1.19613802f}
};

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b0a0      	sub	sp, #128	@ 0x80
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	3303      	adds	r3, #3
 8003e7a:	f023 0303 	bic.w	r3, r3, #3
 8003e7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 8003e80:	236c      	movs	r3, #108	@ 0x6c
 8003e82:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8003e84:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003e86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d901      	bls.n	8003e90 <calculate_crc32+0x24>
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	e016      	b.n	8003ebe <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 8003e90:	f107 030c 	add.w	r3, r7, #12
 8003e94:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003e96:	2100      	movs	r1, #0
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f00b fcf5 	bl	800f888 <memset>
    memcpy(buffer, data, len);
 8003e9e:	f107 030c 	add.w	r3, r7, #12
 8003ea2:	683a      	ldr	r2, [r7, #0]
 8003ea4:	6879      	ldr	r1, [r7, #4]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f00b fd20 	bl	800f8ec <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 8003eac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003eae:	089a      	lsrs	r2, r3, #2
 8003eb0:	f107 030c 	add.w	r3, r7, #12
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	4804      	ldr	r0, [pc, #16]	@ (8003ec8 <calculate_crc32+0x5c>)
 8003eb8:	f000 fec7 	bl	8004c4a <HAL_CRC_Calculate>
 8003ebc:	4603      	mov	r3, r0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3780      	adds	r7, #128	@ 0x80
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	20000234 	.word	0x20000234

08003ecc <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	881b      	ldrh	r3, [r3, #0]
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d001      	beq.n	8003ee6 <validate_packet+0x1a>
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	e00f      	b.n	8003f06 <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	3302      	adds	r3, #2
 8003eea:	2130      	movs	r1, #48	@ 0x30
 8003eec:	4618      	mov	r0, r3
 8003eee:	f7ff ffbd 	bl	8003e6c <calculate_crc32>
 8003ef2:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	bf0c      	ite	eq
 8003f00:	2301      	moveq	r3, #1
 8003f02:	2300      	movne	r3, #0
 8003f04:	b2db      	uxtb	r3, r3
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3710      	adds	r7, #16
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
	...

08003f10 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8003f10:	b5b0      	push	{r4, r5, r7, lr}
 8003f12:	b086      	sub	sp, #24
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 8003f1a:	6879      	ldr	r1, [r7, #4]
 8003f1c:	680a      	ldr	r2, [r1, #0]
 8003f1e:	684b      	ldr	r3, [r1, #4]
 8003f20:	6839      	ldr	r1, [r7, #0]
 8003f22:	600a      	str	r2, [r1, #0]
 8003f24:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 8003f26:	6879      	ldr	r1, [r7, #4]
 8003f28:	f8d1 201a 	ldr.w	r2, [r1, #26]
 8003f2c:	f8d1 301e 	ldr.w	r3, [r1, #30]
 8003f30:	4610      	mov	r0, r2
 8003f32:	4619      	mov	r1, r3
 8003f34:	f7fc fecc 	bl	8000cd0 <__aeabi_ul2f>
 8003f38:	ee07 0a10 	vmov	s14, r0
 8003f3c:	eddf 7ada 	vldr	s15, [pc, #872]	@ 80042a8 <process_raw_sensor_data+0x398>
 8003f40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	ee17 2a90 	vmov	r2, s15
 8003f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 8003f4c:	6879      	ldr	r1, [r7, #4]
 8003f4e:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 8003f52:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 8003f56:	4610      	mov	r0, r2
 8003f58:	4619      	mov	r1, r3
 8003f5a:	f7fc fec1 	bl	8000ce0 <__aeabi_l2f>
 8003f5e:	ee07 0a10 	vmov	s14, r0
 8003f62:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 80042a8 <process_raw_sensor_data+0x398>
 8003f66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	ee17 2a90 	vmov	r2, s15
 8003f70:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	895b      	ldrh	r3, [r3, #10]
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	b21b      	sxth	r3, r3
 8003f7a:	ee07 3a90 	vmov	s15, r3
 8003f7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f82:	ed9f 7ac9 	vldr	s14, [pc, #804]	@ 80042a8 <process_raw_sensor_data+0x398>
 8003f86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	ee17 2a90 	vmov	r2, s15
 8003f90:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	8a1b      	ldrh	r3, [r3, #16]
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	b21b      	sxth	r3, r3
 8003f9a:	ee07 3a90 	vmov	s15, r3
 8003f9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fa2:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 80042ac <process_raw_sensor_data+0x39c>
 8003fa6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	ee17 2a90 	vmov	r2, s15
 8003fb0:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	8adb      	ldrh	r3, [r3, #22]
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	b21b      	sxth	r3, r3
 8003fba:	ee07 3a90 	vmov	s15, r3
 8003fbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fc2:	ed9f 7abb 	vldr	s14, [pc, #748]	@ 80042b0 <process_raw_sensor_data+0x3a0>
 8003fc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	ee17 2a90 	vmov	r2, s15
 8003fd0:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	891b      	ldrh	r3, [r3, #8]
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	b21b      	sxth	r3, r3
 8003fda:	ee07 3a90 	vmov	s15, r3
 8003fde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fe2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 80042a8 <process_raw_sensor_data+0x398>
 8003fe6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	ee17 2a90 	vmov	r2, s15
 8003ff0:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	89db      	ldrh	r3, [r3, #14]
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	b21b      	sxth	r3, r3
 8003ffa:	ee07 3a90 	vmov	s15, r3
 8003ffe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004002:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 80042ac <process_raw_sensor_data+0x39c>
 8004006:	ee67 7a87 	vmul.f32	s15, s15, s14
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	ee17 2a90 	vmov	r2, s15
 8004010:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	8a9b      	ldrh	r3, [r3, #20]
 8004016:	b29b      	uxth	r3, r3
 8004018:	b21b      	sxth	r3, r3
 800401a:	ee07 3a90 	vmov	s15, r3
 800401e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004022:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 80042b0 <process_raw_sensor_data+0x3a0>
 8004026:	ee67 7a87 	vmul.f32	s15, s15, s14
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	ee17 2a90 	vmov	r2, s15
 8004030:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	899b      	ldrh	r3, [r3, #12]
 8004036:	b29b      	uxth	r3, r3
 8004038:	b21b      	sxth	r3, r3
 800403a:	ee07 3a90 	vmov	s15, r3
 800403e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004042:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 80042b4 <process_raw_sensor_data+0x3a4>
 8004046:	ee67 7a87 	vmul.f32	s15, s15, s14
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	ee17 2a90 	vmov	r2, s15
 8004050:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	8a5b      	ldrh	r3, [r3, #18]
 8004056:	b29b      	uxth	r3, r3
 8004058:	b21b      	sxth	r3, r3
 800405a:	ee07 3a90 	vmov	s15, r3
 800405e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004062:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 80042b8 <process_raw_sensor_data+0x3a8>
 8004066:	ee67 7a87 	vmul.f32	s15, s15, s14
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	ee17 2a90 	vmov	r2, s15
 8004070:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	8b1b      	ldrh	r3, [r3, #24]
 8004076:	b29b      	uxth	r3, r3
 8004078:	b21b      	sxth	r3, r3
 800407a:	ee07 3a90 	vmov	s15, r3
 800407e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004082:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 80042bc <process_raw_sensor_data+0x3ac>
 8004086:	ee67 7a87 	vmul.f32	s15, s15, s14
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	ee17 2a90 	vmov	r2, s15
 8004090:	629a      	str	r2, [r3, #40]	@ 0x28

	// remove biases
#ifndef CALIBRATE_ACC
	data->ax = (data->ax / CONSTANT_g - ACC_BIAS[0]) * ACC_SCALE_FACTOR[0][0] * CONSTANT_g;
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 80042c0 <process_raw_sensor_data+0x3b0>
 800409a:	ee07 3a90 	vmov	s15, r3
 800409e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80040a2:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 80042c4 <process_raw_sensor_data+0x3b4>
 80040a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80040aa:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 80042c8 <process_raw_sensor_data+0x3b8>
 80040ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040b2:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 80042c0 <process_raw_sensor_data+0x3b0>
 80040b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	ee17 2a90 	vmov	r2, s15
 80040c0:	609a      	str	r2, [r3, #8]
	data->ay = (data->ay / CONSTANT_g - ACC_BIAS[1]) * ACC_SCALE_FACTOR[1][1] * CONSTANT_g;
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 80042c0 <process_raw_sensor_data+0x3b0>
 80040ca:	ee07 3a90 	vmov	s15, r3
 80040ce:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80040d2:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 80042cc <process_raw_sensor_data+0x3bc>
 80040d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80040da:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 80042d0 <process_raw_sensor_data+0x3c0>
 80040de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040e2:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 80042c0 <process_raw_sensor_data+0x3b0>
 80040e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	ee17 2a90 	vmov	r2, s15
 80040f0:	60da      	str	r2, [r3, #12]
	data->az = (data->az / CONSTANT_g - ACC_BIAS[2]) * ACC_SCALE_FACTOR[2][2] * CONSTANT_g;
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 80042c0 <process_raw_sensor_data+0x3b0>
 80040fa:	ee07 3a90 	vmov	s15, r3
 80040fe:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8004102:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 80042d4 <process_raw_sensor_data+0x3c4>
 8004106:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800410a:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80042d8 <process_raw_sensor_data+0x3c8>
 800410e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004112:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 80042c0 <process_raw_sensor_data+0x3b0>
 8004116:	ee67 7a87 	vmul.f32	s15, s15, s14
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	ee17 2a90 	vmov	r2, s15
 8004120:	611a      	str	r2, [r3, #16]
#endif

#ifndef CALIBRATE_GYR
	data->gx = (data->gx - GYR_BIAS[0] / RAD_TO_DEG);
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	4618      	mov	r0, r3
 8004128:	f7fc f9b2 	bl	8000490 <__aeabi_f2d>
 800412c:	4604      	mov	r4, r0
 800412e:	460d      	mov	r5, r1
 8004130:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 80042dc <process_raw_sensor_data+0x3cc>
 8004134:	eddf 7a6a 	vldr	s15, [pc, #424]	@ 80042e0 <process_raw_sensor_data+0x3d0>
 8004138:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800413c:	ee16 0a90 	vmov	r0, s13
 8004140:	f7fc f9a6 	bl	8000490 <__aeabi_f2d>
 8004144:	a356      	add	r3, pc, #344	@ (adr r3, 80042a0 <process_raw_sensor_data+0x390>)
 8004146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414a:	f7fc fb23 	bl	8000794 <__aeabi_ddiv>
 800414e:	4602      	mov	r2, r0
 8004150:	460b      	mov	r3, r1
 8004152:	4620      	mov	r0, r4
 8004154:	4629      	mov	r1, r5
 8004156:	f7fc f83b 	bl	80001d0 <__aeabi_dsub>
 800415a:	4602      	mov	r2, r0
 800415c:	460b      	mov	r3, r1
 800415e:	4610      	mov	r0, r2
 8004160:	4619      	mov	r1, r3
 8004162:	f7fc fc9d 	bl	8000aa0 <__aeabi_d2f>
 8004166:	4602      	mov	r2, r0
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	615a      	str	r2, [r3, #20]
	data->gy = (data->gy - GYR_BIAS[1] / RAD_TO_DEG);
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	699b      	ldr	r3, [r3, #24]
 8004170:	4618      	mov	r0, r3
 8004172:	f7fc f98d 	bl	8000490 <__aeabi_f2d>
 8004176:	4604      	mov	r4, r0
 8004178:	460d      	mov	r5, r1
 800417a:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80042e4 <process_raw_sensor_data+0x3d4>
 800417e:	eddf 7a58 	vldr	s15, [pc, #352]	@ 80042e0 <process_raw_sensor_data+0x3d0>
 8004182:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004186:	ee16 0a90 	vmov	r0, s13
 800418a:	f7fc f981 	bl	8000490 <__aeabi_f2d>
 800418e:	a344      	add	r3, pc, #272	@ (adr r3, 80042a0 <process_raw_sensor_data+0x390>)
 8004190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004194:	f7fc fafe 	bl	8000794 <__aeabi_ddiv>
 8004198:	4602      	mov	r2, r0
 800419a:	460b      	mov	r3, r1
 800419c:	4620      	mov	r0, r4
 800419e:	4629      	mov	r1, r5
 80041a0:	f7fc f816 	bl	80001d0 <__aeabi_dsub>
 80041a4:	4602      	mov	r2, r0
 80041a6:	460b      	mov	r3, r1
 80041a8:	4610      	mov	r0, r2
 80041aa:	4619      	mov	r1, r3
 80041ac:	f7fc fc78 	bl	8000aa0 <__aeabi_d2f>
 80041b0:	4602      	mov	r2, r0
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	619a      	str	r2, [r3, #24]
	data->gz = (data->gz - GYR_BIAS[2] / RAD_TO_DEG);
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	69db      	ldr	r3, [r3, #28]
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7fc f968 	bl	8000490 <__aeabi_f2d>
 80041c0:	4604      	mov	r4, r0
 80041c2:	460d      	mov	r5, r1
 80041c4:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80042e8 <process_raw_sensor_data+0x3d8>
 80041c8:	eddf 7a45 	vldr	s15, [pc, #276]	@ 80042e0 <process_raw_sensor_data+0x3d0>
 80041cc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80041d0:	ee16 0a90 	vmov	r0, s13
 80041d4:	f7fc f95c 	bl	8000490 <__aeabi_f2d>
 80041d8:	a331      	add	r3, pc, #196	@ (adr r3, 80042a0 <process_raw_sensor_data+0x390>)
 80041da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041de:	f7fc fad9 	bl	8000794 <__aeabi_ddiv>
 80041e2:	4602      	mov	r2, r0
 80041e4:	460b      	mov	r3, r1
 80041e6:	4620      	mov	r0, r4
 80041e8:	4629      	mov	r1, r5
 80041ea:	f7fb fff1 	bl	80001d0 <__aeabi_dsub>
 80041ee:	4602      	mov	r2, r0
 80041f0:	460b      	mov	r3, r1
 80041f2:	4610      	mov	r0, r2
 80041f4:	4619      	mov	r1, r3
 80041f6:	f7fc fc53 	bl	8000aa0 <__aeabi_d2f>
 80041fa:	4602      	mov	r2, r0
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	61da      	str	r2, [r3, #28]
#endif

#ifndef CALIBRATE_MAG
	data->mx = (data->mx - MAG_BIAS[0]);
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	6a1b      	ldr	r3, [r3, #32]
 8004204:	eddf 7a39 	vldr	s15, [pc, #228]	@ 80042ec <process_raw_sensor_data+0x3dc>
 8004208:	ee07 3a10 	vmov	s14, r3
 800420c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	ee17 2a90 	vmov	r2, s15
 8004216:	621a      	str	r2, [r3, #32]
	data->my = (data->my - MAG_BIAS[1]);
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421c:	eddf 7a34 	vldr	s15, [pc, #208]	@ 80042f0 <process_raw_sensor_data+0x3e0>
 8004220:	ee07 3a10 	vmov	s14, r3
 8004224:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	ee17 2a90 	vmov	r2, s15
 800422e:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = (data->mz - MAG_BIAS[2]);
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004234:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 80042f4 <process_raw_sensor_data+0x3e4>
 8004238:	ee07 3a10 	vmov	s14, r3
 800423c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	ee17 2a90 	vmov	r2, s15
 8004246:	629a      	str	r2, [r3, #40]	@ 0x28

	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	6a1b      	ldr	r3, [r3, #32]
 800424c:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 80042f8 <process_raw_sensor_data+0x3e8>
 8004250:	ee07 3a10 	vmov	s14, r3
 8004254:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[0][1] +
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425c:	eddf 7a27 	vldr	s15, [pc, #156]	@ 80042fc <process_raw_sensor_data+0x3ec>
 8004260:	ee06 3a90 	vmov	s13, r3
 8004264:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8004268:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[0][2];
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004270:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8004304 <process_raw_sensor_data+0x3f4>
 8004274:	ee06 3a90 	vmov	s13, r3
 8004278:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 800427c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004280:	edc7 7a05 	vstr	s15, [r7, #20]

	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	6a1b      	ldr	r3, [r3, #32]
 8004288:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 80042fc <process_raw_sensor_data+0x3ec>
 800428c:	ee07 3a10 	vmov	s14, r3
 8004290:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[1][1] +
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004298:	e03a      	b.n	8004310 <process_raw_sensor_data+0x400>
 800429a:	bf00      	nop
 800429c:	f3af 8000 	nop.w
 80042a0:	54442d18 	.word	0x54442d18
 80042a4:	400921fb 	.word	0x400921fb
 80042a8:	3c23d70a 	.word	0x3c23d70a
 80042ac:	3a91a2b4 	.word	0x3a91a2b4
 80042b0:	3d800000 	.word	0x3d800000
 80042b4:	bc23d70a 	.word	0xbc23d70a
 80042b8:	ba91a2b4 	.word	0xba91a2b4
 80042bc:	bd800000 	.word	0xbd800000
 80042c0:	411ce83e 	.word	0x411ce83e
 80042c4:	bdae147b 	.word	0xbdae147b
 80042c8:	3f7e17c8 	.word	0x3f7e17c8
 80042cc:	bd03126f 	.word	0xbd03126f
 80042d0:	3f7edefc 	.word	0x3f7edefc
 80042d4:	3cf5c290 	.word	0x3cf5c290
 80042d8:	3f7e46bc 	.word	0x3f7e46bc
 80042dc:	be089388 	.word	0xbe089388
 80042e0:	43340000 	.word	0x43340000
 80042e4:	bd3b114d 	.word	0xbd3b114d
 80042e8:	be151fea 	.word	0xbe151fea
 80042ec:	c1dc0000 	.word	0xc1dc0000
 80042f0:	c1926666 	.word	0xc1926666
 80042f4:	41d66666 	.word	0x41d66666
 80042f8:	3f97ea92 	.word	0x3f97ea92
 80042fc:	bd6cf638 	.word	0xbd6cf638
 8004300:	3f92b242 	.word	0x3f92b242
 8004304:	bbb56fb9 	.word	0xbbb56fb9
 8004308:	bc2a36a0 	.word	0xbc2a36a0
 800430c:	3f991b0d 	.word	0x3f991b0d
 8004310:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 8004300 <process_raw_sensor_data+0x3f0>
 8004314:	ee06 3a90 	vmov	s13, r3
 8004318:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 800431c:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[1][2];
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004324:	ed5f 7a08 	vldr	s15, [pc, #-32]	@ 8004308 <process_raw_sensor_data+0x3f8>
 8004328:	ee06 3a90 	vmov	s13, r3
 800432c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8004330:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004334:	edc7 7a04 	vstr	s15, [r7, #16]

	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	6a1b      	ldr	r3, [r3, #32]
 800433c:	ed5f 7a0f 	vldr	s15, [pc, #-60]	@ 8004304 <process_raw_sensor_data+0x3f4>
 8004340:	ee07 3a10 	vmov	s14, r3
 8004344:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[2][1] +
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434c:	ed5f 7a12 	vldr	s15, [pc, #-72]	@ 8004308 <process_raw_sensor_data+0x3f8>
 8004350:	ee06 3a90 	vmov	s13, r3
 8004354:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8004358:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[2][2];
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004360:	ed5f 7a16 	vldr	s15, [pc, #-88]	@ 800430c <process_raw_sensor_data+0x3fc>
 8004364:	ee06 3a90 	vmov	s13, r3
 8004368:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 800436c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004370:	edc7 7a03 	vstr	s15, [r7, #12]

	data->mx = cal_mx;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	621a      	str	r2, [r3, #32]
	data->my = cal_my;
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	693a      	ldr	r2, [r7, #16]
 800437e:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = cal_mz;
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
}
 8004386:	bf00      	nop
 8004388:	3718      	adds	r7, #24
 800438a:	46bd      	mov	sp, r7
 800438c:	bdb0      	pop	{r4, r5, r7, pc}
 800438e:	bf00      	nop

08004390 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 800439a:	2236      	movs	r2, #54	@ 0x36
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	6838      	ldr	r0, [r7, #0]
 80043a0:	f00b faa4 	bl	800f8ec <memcpy>
}
 80043a4:	bf00      	nop
 80043a6:	3708      	adds	r7, #8
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80043ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80043e4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80043b0:	f7ff fbb4 	bl	8003b1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80043b4:	480c      	ldr	r0, [pc, #48]	@ (80043e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80043b6:	490d      	ldr	r1, [pc, #52]	@ (80043ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80043b8:	4a0d      	ldr	r2, [pc, #52]	@ (80043f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80043ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80043bc:	e002      	b.n	80043c4 <LoopCopyDataInit>

080043be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80043be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80043c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80043c2:	3304      	adds	r3, #4

080043c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80043c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80043c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80043c8:	d3f9      	bcc.n	80043be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80043ca:	4a0a      	ldr	r2, [pc, #40]	@ (80043f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80043cc:	4c0a      	ldr	r4, [pc, #40]	@ (80043f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80043ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80043d0:	e001      	b.n	80043d6 <LoopFillZerobss>

080043d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80043d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80043d4:	3204      	adds	r2, #4

080043d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80043d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80043d8:	d3fb      	bcc.n	80043d2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80043da:	f00b fa63 	bl	800f8a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80043de:	f7fe fa0f 	bl	8002800 <main>
  bx  lr    
 80043e2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80043e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80043e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80043ec:	200001c4 	.word	0x200001c4
  ldr r2, =_sidata
 80043f0:	08010120 	.word	0x08010120
  ldr r2, =_sbss
 80043f4:	200001c4 	.word	0x200001c4
  ldr r4, =_ebss
 80043f8:	200059cc 	.word	0x200059cc

080043fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80043fc:	e7fe      	b.n	80043fc <ADC_IRQHandler>
	...

08004400 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004404:	4b0e      	ldr	r3, [pc, #56]	@ (8004440 <HAL_Init+0x40>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a0d      	ldr	r2, [pc, #52]	@ (8004440 <HAL_Init+0x40>)
 800440a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800440e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004410:	4b0b      	ldr	r3, [pc, #44]	@ (8004440 <HAL_Init+0x40>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a0a      	ldr	r2, [pc, #40]	@ (8004440 <HAL_Init+0x40>)
 8004416:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800441a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800441c:	4b08      	ldr	r3, [pc, #32]	@ (8004440 <HAL_Init+0x40>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a07      	ldr	r2, [pc, #28]	@ (8004440 <HAL_Init+0x40>)
 8004422:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004426:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004428:	2003      	movs	r0, #3
 800442a:	f000 fbb1 	bl	8004b90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800442e:	200f      	movs	r0, #15
 8004430:	f000 f808 	bl	8004444 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004434:	f7ff f822 	bl	800347c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	40023c00 	.word	0x40023c00

08004444 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800444c:	4b12      	ldr	r3, [pc, #72]	@ (8004498 <HAL_InitTick+0x54>)
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	4b12      	ldr	r3, [pc, #72]	@ (800449c <HAL_InitTick+0x58>)
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	4619      	mov	r1, r3
 8004456:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800445a:	fbb3 f3f1 	udiv	r3, r3, r1
 800445e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004462:	4618      	mov	r0, r3
 8004464:	f000 fbc9 	bl	8004bfa <HAL_SYSTICK_Config>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d001      	beq.n	8004472 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e00e      	b.n	8004490 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b0f      	cmp	r3, #15
 8004476:	d80a      	bhi.n	800448e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004478:	2200      	movs	r2, #0
 800447a:	6879      	ldr	r1, [r7, #4]
 800447c:	f04f 30ff 	mov.w	r0, #4294967295
 8004480:	f000 fb91 	bl	8004ba6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004484:	4a06      	ldr	r2, [pc, #24]	@ (80044a0 <HAL_InitTick+0x5c>)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800448a:	2300      	movs	r3, #0
 800448c:	e000      	b.n	8004490 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
}
 8004490:	4618      	mov	r0, r3
 8004492:	3708      	adds	r7, #8
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	2000005c 	.word	0x2000005c
 800449c:	2000006c 	.word	0x2000006c
 80044a0:	20000068 	.word	0x20000068

080044a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80044a8:	4b06      	ldr	r3, [pc, #24]	@ (80044c4 <HAL_IncTick+0x20>)
 80044aa:	781b      	ldrb	r3, [r3, #0]
 80044ac:	461a      	mov	r2, r3
 80044ae:	4b06      	ldr	r3, [pc, #24]	@ (80044c8 <HAL_IncTick+0x24>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4413      	add	r3, r2
 80044b4:	4a04      	ldr	r2, [pc, #16]	@ (80044c8 <HAL_IncTick+0x24>)
 80044b6:	6013      	str	r3, [r2, #0]
}
 80044b8:	bf00      	nop
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	2000006c 	.word	0x2000006c
 80044c8:	20003c98 	.word	0x20003c98

080044cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044cc:	b480      	push	{r7}
 80044ce:	af00      	add	r7, sp, #0
  return uwTick;
 80044d0:	4b03      	ldr	r3, [pc, #12]	@ (80044e0 <HAL_GetTick+0x14>)
 80044d2:	681b      	ldr	r3, [r3, #0]
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	20003c98 	.word	0x20003c98

080044e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80044ec:	f7ff ffee 	bl	80044cc <HAL_GetTick>
 80044f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044fc:	d005      	beq.n	800450a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004528 <HAL_Delay+0x44>)
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	461a      	mov	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4413      	add	r3, r2
 8004508:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800450a:	bf00      	nop
 800450c:	f7ff ffde 	bl	80044cc <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	429a      	cmp	r2, r3
 800451a:	d8f7      	bhi.n	800450c <HAL_Delay+0x28>
  {
  }
}
 800451c:	bf00      	nop
 800451e:	bf00      	nop
 8004520:	3710      	adds	r7, #16
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	2000006c 	.word	0x2000006c

0800452c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004534:	2300      	movs	r3, #0
 8004536:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e033      	b.n	80045aa <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004546:	2b00      	cmp	r3, #0
 8004548:	d109      	bne.n	800455e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7fe ffbe 	bl	80034cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004562:	f003 0310 	and.w	r3, r3, #16
 8004566:	2b00      	cmp	r3, #0
 8004568:	d118      	bne.n	800459c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004572:	f023 0302 	bic.w	r3, r3, #2
 8004576:	f043 0202 	orr.w	r2, r3, #2
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f000 f93a 	bl	80047f8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458e:	f023 0303 	bic.w	r3, r3, #3
 8004592:	f043 0201 	orr.w	r2, r3, #1
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	641a      	str	r2, [r3, #64]	@ 0x40
 800459a:	e001      	b.n	80045a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80045a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3710      	adds	r7, #16
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
	...

080045b4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b085      	sub	sp, #20
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80045be:	2300      	movs	r3, #0
 80045c0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d101      	bne.n	80045d0 <HAL_ADC_ConfigChannel+0x1c>
 80045cc:	2302      	movs	r3, #2
 80045ce:	e105      	b.n	80047dc <HAL_ADC_ConfigChannel+0x228>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2b09      	cmp	r3, #9
 80045de:	d925      	bls.n	800462c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	68d9      	ldr	r1, [r3, #12]
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	461a      	mov	r2, r3
 80045ee:	4613      	mov	r3, r2
 80045f0:	005b      	lsls	r3, r3, #1
 80045f2:	4413      	add	r3, r2
 80045f4:	3b1e      	subs	r3, #30
 80045f6:	2207      	movs	r2, #7
 80045f8:	fa02 f303 	lsl.w	r3, r2, r3
 80045fc:	43da      	mvns	r2, r3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	400a      	ands	r2, r1
 8004604:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	68d9      	ldr	r1, [r3, #12]
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	689a      	ldr	r2, [r3, #8]
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	b29b      	uxth	r3, r3
 8004616:	4618      	mov	r0, r3
 8004618:	4603      	mov	r3, r0
 800461a:	005b      	lsls	r3, r3, #1
 800461c:	4403      	add	r3, r0
 800461e:	3b1e      	subs	r3, #30
 8004620:	409a      	lsls	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	430a      	orrs	r2, r1
 8004628:	60da      	str	r2, [r3, #12]
 800462a:	e022      	b.n	8004672 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	6919      	ldr	r1, [r3, #16]
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	b29b      	uxth	r3, r3
 8004638:	461a      	mov	r2, r3
 800463a:	4613      	mov	r3, r2
 800463c:	005b      	lsls	r3, r3, #1
 800463e:	4413      	add	r3, r2
 8004640:	2207      	movs	r2, #7
 8004642:	fa02 f303 	lsl.w	r3, r2, r3
 8004646:	43da      	mvns	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	400a      	ands	r2, r1
 800464e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6919      	ldr	r1, [r3, #16]
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	689a      	ldr	r2, [r3, #8]
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	b29b      	uxth	r3, r3
 8004660:	4618      	mov	r0, r3
 8004662:	4603      	mov	r3, r0
 8004664:	005b      	lsls	r3, r3, #1
 8004666:	4403      	add	r3, r0
 8004668:	409a      	lsls	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	430a      	orrs	r2, r1
 8004670:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	2b06      	cmp	r3, #6
 8004678:	d824      	bhi.n	80046c4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	685a      	ldr	r2, [r3, #4]
 8004684:	4613      	mov	r3, r2
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	4413      	add	r3, r2
 800468a:	3b05      	subs	r3, #5
 800468c:	221f      	movs	r2, #31
 800468e:	fa02 f303 	lsl.w	r3, r2, r3
 8004692:	43da      	mvns	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	400a      	ands	r2, r1
 800469a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	4618      	mov	r0, r3
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	4613      	mov	r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	4413      	add	r3, r2
 80046b4:	3b05      	subs	r3, #5
 80046b6:	fa00 f203 	lsl.w	r2, r0, r3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80046c2:	e04c      	b.n	800475e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	2b0c      	cmp	r3, #12
 80046ca:	d824      	bhi.n	8004716 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	4613      	mov	r3, r2
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	4413      	add	r3, r2
 80046dc:	3b23      	subs	r3, #35	@ 0x23
 80046de:	221f      	movs	r2, #31
 80046e0:	fa02 f303 	lsl.w	r3, r2, r3
 80046e4:	43da      	mvns	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	400a      	ands	r2, r1
 80046ec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	4618      	mov	r0, r3
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	685a      	ldr	r2, [r3, #4]
 8004700:	4613      	mov	r3, r2
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	4413      	add	r3, r2
 8004706:	3b23      	subs	r3, #35	@ 0x23
 8004708:	fa00 f203 	lsl.w	r2, r0, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	430a      	orrs	r2, r1
 8004712:	631a      	str	r2, [r3, #48]	@ 0x30
 8004714:	e023      	b.n	800475e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	685a      	ldr	r2, [r3, #4]
 8004720:	4613      	mov	r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	4413      	add	r3, r2
 8004726:	3b41      	subs	r3, #65	@ 0x41
 8004728:	221f      	movs	r2, #31
 800472a:	fa02 f303 	lsl.w	r3, r2, r3
 800472e:	43da      	mvns	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	400a      	ands	r2, r1
 8004736:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	b29b      	uxth	r3, r3
 8004744:	4618      	mov	r0, r3
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	685a      	ldr	r2, [r3, #4]
 800474a:	4613      	mov	r3, r2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	4413      	add	r3, r2
 8004750:	3b41      	subs	r3, #65	@ 0x41
 8004752:	fa00 f203 	lsl.w	r2, r0, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	430a      	orrs	r2, r1
 800475c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800475e:	4b22      	ldr	r3, [pc, #136]	@ (80047e8 <HAL_ADC_ConfigChannel+0x234>)
 8004760:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a21      	ldr	r2, [pc, #132]	@ (80047ec <HAL_ADC_ConfigChannel+0x238>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d109      	bne.n	8004780 <HAL_ADC_ConfigChannel+0x1cc>
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2b12      	cmp	r3, #18
 8004772:	d105      	bne.n	8004780 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a19      	ldr	r2, [pc, #100]	@ (80047ec <HAL_ADC_ConfigChannel+0x238>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d123      	bne.n	80047d2 <HAL_ADC_ConfigChannel+0x21e>
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	2b10      	cmp	r3, #16
 8004790:	d003      	beq.n	800479a <HAL_ADC_ConfigChannel+0x1e6>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2b11      	cmp	r3, #17
 8004798:	d11b      	bne.n	80047d2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2b10      	cmp	r3, #16
 80047ac:	d111      	bne.n	80047d2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80047ae:	4b10      	ldr	r3, [pc, #64]	@ (80047f0 <HAL_ADC_ConfigChannel+0x23c>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a10      	ldr	r2, [pc, #64]	@ (80047f4 <HAL_ADC_ConfigChannel+0x240>)
 80047b4:	fba2 2303 	umull	r2, r3, r2, r3
 80047b8:	0c9a      	lsrs	r2, r3, #18
 80047ba:	4613      	mov	r3, r2
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	4413      	add	r3, r2
 80047c0:	005b      	lsls	r3, r3, #1
 80047c2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80047c4:	e002      	b.n	80047cc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	3b01      	subs	r3, #1
 80047ca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1f9      	bne.n	80047c6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80047da:	2300      	movs	r3, #0
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3714      	adds	r7, #20
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr
 80047e8:	40012300 	.word	0x40012300
 80047ec:	40012000 	.word	0x40012000
 80047f0:	2000005c 	.word	0x2000005c
 80047f4:	431bde83 	.word	0x431bde83

080047f8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004800:	4b79      	ldr	r3, [pc, #484]	@ (80049e8 <ADC_Init+0x1f0>)
 8004802:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	685a      	ldr	r2, [r3, #4]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	431a      	orrs	r2, r3
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	685a      	ldr	r2, [r3, #4]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800482c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	6859      	ldr	r1, [r3, #4]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	021a      	lsls	r2, r3, #8
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	430a      	orrs	r2, r1
 8004840:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	685a      	ldr	r2, [r3, #4]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004850:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	6859      	ldr	r1, [r3, #4]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	689a      	ldr	r2, [r3, #8]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	430a      	orrs	r2, r1
 8004862:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	689a      	ldr	r2, [r3, #8]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004872:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	6899      	ldr	r1, [r3, #8]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	68da      	ldr	r2, [r3, #12]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	430a      	orrs	r2, r1
 8004884:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800488a:	4a58      	ldr	r2, [pc, #352]	@ (80049ec <ADC_Init+0x1f4>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d022      	beq.n	80048d6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	689a      	ldr	r2, [r3, #8]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800489e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6899      	ldr	r1, [r3, #8]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	430a      	orrs	r2, r1
 80048b0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689a      	ldr	r2, [r3, #8]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80048c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	6899      	ldr	r1, [r3, #8]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	430a      	orrs	r2, r1
 80048d2:	609a      	str	r2, [r3, #8]
 80048d4:	e00f      	b.n	80048f6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	689a      	ldr	r2, [r3, #8]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80048e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	689a      	ldr	r2, [r3, #8]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80048f4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	689a      	ldr	r2, [r3, #8]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f022 0202 	bic.w	r2, r2, #2
 8004904:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	6899      	ldr	r1, [r3, #8]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	7e1b      	ldrb	r3, [r3, #24]
 8004910:	005a      	lsls	r2, r3, #1
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	430a      	orrs	r2, r1
 8004918:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d01b      	beq.n	800495c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	685a      	ldr	r2, [r3, #4]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004932:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	685a      	ldr	r2, [r3, #4]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004942:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6859      	ldr	r1, [r3, #4]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494e:	3b01      	subs	r3, #1
 8004950:	035a      	lsls	r2, r3, #13
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	430a      	orrs	r2, r1
 8004958:	605a      	str	r2, [r3, #4]
 800495a:	e007      	b.n	800496c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	685a      	ldr	r2, [r3, #4]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800496a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800497a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	69db      	ldr	r3, [r3, #28]
 8004986:	3b01      	subs	r3, #1
 8004988:	051a      	lsls	r2, r3, #20
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	430a      	orrs	r2, r1
 8004990:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	689a      	ldr	r2, [r3, #8]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80049a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	6899      	ldr	r1, [r3, #8]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80049ae:	025a      	lsls	r2, r3, #9
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	430a      	orrs	r2, r1
 80049b6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689a      	ldr	r2, [r3, #8]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	6899      	ldr	r1, [r3, #8]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	029a      	lsls	r2, r3, #10
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	430a      	orrs	r2, r1
 80049da:	609a      	str	r2, [r3, #8]
}
 80049dc:	bf00      	nop
 80049de:	3714      	adds	r7, #20
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr
 80049e8:	40012300 	.word	0x40012300
 80049ec:	0f000001 	.word	0x0f000001

080049f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b085      	sub	sp, #20
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f003 0307 	and.w	r3, r3, #7
 80049fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a00:	4b0c      	ldr	r3, [pc, #48]	@ (8004a34 <__NVIC_SetPriorityGrouping+0x44>)
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a06:	68ba      	ldr	r2, [r7, #8]
 8004a08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a22:	4a04      	ldr	r2, [pc, #16]	@ (8004a34 <__NVIC_SetPriorityGrouping+0x44>)
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	60d3      	str	r3, [r2, #12]
}
 8004a28:	bf00      	nop
 8004a2a:	3714      	adds	r7, #20
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr
 8004a34:	e000ed00 	.word	0xe000ed00

08004a38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a3c:	4b04      	ldr	r3, [pc, #16]	@ (8004a50 <__NVIC_GetPriorityGrouping+0x18>)
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	0a1b      	lsrs	r3, r3, #8
 8004a42:	f003 0307 	and.w	r3, r3, #7
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	e000ed00 	.word	0xe000ed00

08004a54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	db0b      	blt.n	8004a7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a66:	79fb      	ldrb	r3, [r7, #7]
 8004a68:	f003 021f 	and.w	r2, r3, #31
 8004a6c:	4907      	ldr	r1, [pc, #28]	@ (8004a8c <__NVIC_EnableIRQ+0x38>)
 8004a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a72:	095b      	lsrs	r3, r3, #5
 8004a74:	2001      	movs	r0, #1
 8004a76:	fa00 f202 	lsl.w	r2, r0, r2
 8004a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004a7e:	bf00      	nop
 8004a80:	370c      	adds	r7, #12
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop
 8004a8c:	e000e100 	.word	0xe000e100

08004a90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	4603      	mov	r3, r0
 8004a98:	6039      	str	r1, [r7, #0]
 8004a9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	db0a      	blt.n	8004aba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	b2da      	uxtb	r2, r3
 8004aa8:	490c      	ldr	r1, [pc, #48]	@ (8004adc <__NVIC_SetPriority+0x4c>)
 8004aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aae:	0112      	lsls	r2, r2, #4
 8004ab0:	b2d2      	uxtb	r2, r2
 8004ab2:	440b      	add	r3, r1
 8004ab4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ab8:	e00a      	b.n	8004ad0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	b2da      	uxtb	r2, r3
 8004abe:	4908      	ldr	r1, [pc, #32]	@ (8004ae0 <__NVIC_SetPriority+0x50>)
 8004ac0:	79fb      	ldrb	r3, [r7, #7]
 8004ac2:	f003 030f 	and.w	r3, r3, #15
 8004ac6:	3b04      	subs	r3, #4
 8004ac8:	0112      	lsls	r2, r2, #4
 8004aca:	b2d2      	uxtb	r2, r2
 8004acc:	440b      	add	r3, r1
 8004ace:	761a      	strb	r2, [r3, #24]
}
 8004ad0:	bf00      	nop
 8004ad2:	370c      	adds	r7, #12
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr
 8004adc:	e000e100 	.word	0xe000e100
 8004ae0:	e000ed00 	.word	0xe000ed00

08004ae4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b089      	sub	sp, #36	@ 0x24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f003 0307 	and.w	r3, r3, #7
 8004af6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	f1c3 0307 	rsb	r3, r3, #7
 8004afe:	2b04      	cmp	r3, #4
 8004b00:	bf28      	it	cs
 8004b02:	2304      	movcs	r3, #4
 8004b04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	3304      	adds	r3, #4
 8004b0a:	2b06      	cmp	r3, #6
 8004b0c:	d902      	bls.n	8004b14 <NVIC_EncodePriority+0x30>
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	3b03      	subs	r3, #3
 8004b12:	e000      	b.n	8004b16 <NVIC_EncodePriority+0x32>
 8004b14:	2300      	movs	r3, #0
 8004b16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b18:	f04f 32ff 	mov.w	r2, #4294967295
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b22:	43da      	mvns	r2, r3
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	401a      	ands	r2, r3
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b2c:	f04f 31ff 	mov.w	r1, #4294967295
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	fa01 f303 	lsl.w	r3, r1, r3
 8004b36:	43d9      	mvns	r1, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b3c:	4313      	orrs	r3, r2
         );
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3724      	adds	r7, #36	@ 0x24
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
	...

08004b4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	3b01      	subs	r3, #1
 8004b58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b5c:	d301      	bcc.n	8004b62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e00f      	b.n	8004b82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b62:	4a0a      	ldr	r2, [pc, #40]	@ (8004b8c <SysTick_Config+0x40>)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	3b01      	subs	r3, #1
 8004b68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b6a:	210f      	movs	r1, #15
 8004b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b70:	f7ff ff8e 	bl	8004a90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b74:	4b05      	ldr	r3, [pc, #20]	@ (8004b8c <SysTick_Config+0x40>)
 8004b76:	2200      	movs	r2, #0
 8004b78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b7a:	4b04      	ldr	r3, [pc, #16]	@ (8004b8c <SysTick_Config+0x40>)
 8004b7c:	2207      	movs	r2, #7
 8004b7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3708      	adds	r7, #8
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	e000e010 	.word	0xe000e010

08004b90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f7ff ff29 	bl	80049f0 <__NVIC_SetPriorityGrouping>
}
 8004b9e:	bf00      	nop
 8004ba0:	3708      	adds	r7, #8
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}

08004ba6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	b086      	sub	sp, #24
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	4603      	mov	r3, r0
 8004bae:	60b9      	str	r1, [r7, #8]
 8004bb0:	607a      	str	r2, [r7, #4]
 8004bb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bb8:	f7ff ff3e 	bl	8004a38 <__NVIC_GetPriorityGrouping>
 8004bbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	68b9      	ldr	r1, [r7, #8]
 8004bc2:	6978      	ldr	r0, [r7, #20]
 8004bc4:	f7ff ff8e 	bl	8004ae4 <NVIC_EncodePriority>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bce:	4611      	mov	r1, r2
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f7ff ff5d 	bl	8004a90 <__NVIC_SetPriority>
}
 8004bd6:	bf00      	nop
 8004bd8:	3718      	adds	r7, #24
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b082      	sub	sp, #8
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	4603      	mov	r3, r0
 8004be6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bec:	4618      	mov	r0, r3
 8004bee:	f7ff ff31 	bl	8004a54 <__NVIC_EnableIRQ>
}
 8004bf2:	bf00      	nop
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b082      	sub	sp, #8
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f7ff ffa2 	bl	8004b4c <SysTick_Config>
 8004c08:	4603      	mov	r3, r0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b082      	sub	sp, #8
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d101      	bne.n	8004c24 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	e00e      	b.n	8004c42 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	795b      	ldrb	r3, [r3, #5]
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d105      	bne.n	8004c3a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f7fe fc8d 	bl	8003554 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3708      	adds	r7, #8
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	b087      	sub	sp, #28
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	60f8      	str	r0, [r7, #12]
 8004c52:	60b9      	str	r1, [r7, #8]
 8004c54:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8004c56:	2300      	movs	r3, #0
 8004c58:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2202      	movs	r2, #2
 8004c5e:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	689a      	ldr	r2, [r3, #8]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f042 0201 	orr.w	r2, r2, #1
 8004c6e:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8004c70:	2300      	movs	r3, #0
 8004c72:	617b      	str	r3, [r7, #20]
 8004c74:	e00a      	b.n	8004c8c <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	68ba      	ldr	r2, [r7, #8]
 8004c7c:	441a      	add	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	6812      	ldr	r2, [r2, #0]
 8004c84:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	3301      	adds	r3, #1
 8004c8a:	617b      	str	r3, [r7, #20]
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d3f0      	bcc.n	8004c76 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8004ca2:	693b      	ldr	r3, [r7, #16]
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	371c      	adds	r7, #28
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr

08004cb0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b086      	sub	sp, #24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004cbc:	f7ff fc06 	bl	80044cc <HAL_GetTick>
 8004cc0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d101      	bne.n	8004ccc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e099      	b.n	8004e00 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2202      	movs	r2, #2
 8004cd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f022 0201 	bic.w	r2, r2, #1
 8004cea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004cec:	e00f      	b.n	8004d0e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004cee:	f7ff fbed 	bl	80044cc <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	2b05      	cmp	r3, #5
 8004cfa:	d908      	bls.n	8004d0e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2220      	movs	r2, #32
 8004d00:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2203      	movs	r2, #3
 8004d06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e078      	b.n	8004e00 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d1e8      	bne.n	8004cee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	4b38      	ldr	r3, [pc, #224]	@ (8004e08 <HAL_DMA_Init+0x158>)
 8004d28:	4013      	ands	r3, r2
 8004d2a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	685a      	ldr	r2, [r3, #4]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d64:	2b04      	cmp	r3, #4
 8004d66:	d107      	bne.n	8004d78 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d70:	4313      	orrs	r3, r2
 8004d72:	697a      	ldr	r2, [r7, #20]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	697a      	ldr	r2, [r7, #20]
 8004d7e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	695b      	ldr	r3, [r3, #20]
 8004d86:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	f023 0307 	bic.w	r3, r3, #7
 8004d8e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d9e:	2b04      	cmp	r3, #4
 8004da0:	d117      	bne.n	8004dd2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da6:	697a      	ldr	r2, [r7, #20]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d00e      	beq.n	8004dd2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 fb1b 	bl	80053f0 <DMA_CheckFifoParam>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d008      	beq.n	8004dd2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2240      	movs	r2, #64	@ 0x40
 8004dc4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e016      	b.n	8004e00 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 fad2 	bl	8005384 <DMA_CalcBaseAndBitshift>
 8004de0:	4603      	mov	r3, r0
 8004de2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004de8:	223f      	movs	r2, #63	@ 0x3f
 8004dea:	409a      	lsls	r2, r3
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3718      	adds	r7, #24
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	f010803f 	.word	0xf010803f

08004e0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b086      	sub	sp, #24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
 8004e18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e22:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d101      	bne.n	8004e32 <HAL_DMA_Start_IT+0x26>
 8004e2e:	2302      	movs	r3, #2
 8004e30:	e040      	b.n	8004eb4 <HAL_DMA_Start_IT+0xa8>
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d12f      	bne.n	8004ea6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2202      	movs	r2, #2
 8004e4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	68b9      	ldr	r1, [r7, #8]
 8004e5a:	68f8      	ldr	r0, [r7, #12]
 8004e5c:	f000 fa64 	bl	8005328 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e64:	223f      	movs	r2, #63	@ 0x3f
 8004e66:	409a      	lsls	r2, r3
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f042 0216 	orr.w	r2, r2, #22
 8004e7a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d007      	beq.n	8004e94 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f042 0208 	orr.w	r2, r2, #8
 8004e92:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f042 0201 	orr.w	r2, r2, #1
 8004ea2:	601a      	str	r2, [r3, #0]
 8004ea4:	e005      	b.n	8004eb2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004eae:	2302      	movs	r3, #2
 8004eb0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3718      	adds	r7, #24
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ec8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004eca:	f7ff faff 	bl	80044cc <HAL_GetTick>
 8004ece:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d008      	beq.n	8004eee <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2280      	movs	r2, #128	@ 0x80
 8004ee0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e052      	b.n	8004f94 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f022 0216 	bic.w	r2, r2, #22
 8004efc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	695a      	ldr	r2, [r3, #20]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f0c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d103      	bne.n	8004f1e <HAL_DMA_Abort+0x62>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d007      	beq.n	8004f2e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f022 0208 	bic.w	r2, r2, #8
 8004f2c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f022 0201 	bic.w	r2, r2, #1
 8004f3c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f3e:	e013      	b.n	8004f68 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f40:	f7ff fac4 	bl	80044cc <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	2b05      	cmp	r3, #5
 8004f4c:	d90c      	bls.n	8004f68 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2220      	movs	r2, #32
 8004f52:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2203      	movs	r2, #3
 8004f58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	e015      	b.n	8004f94 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0301 	and.w	r3, r3, #1
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d1e4      	bne.n	8004f40 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f7a:	223f      	movs	r2, #63	@ 0x3f
 8004f7c:	409a      	lsls	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d004      	beq.n	8004fba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2280      	movs	r2, #128	@ 0x80
 8004fb4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e00c      	b.n	8004fd4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2205      	movs	r2, #5
 8004fbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f022 0201 	bic.w	r2, r2, #1
 8004fd0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004fd2:	2300      	movs	r3, #0
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b086      	sub	sp, #24
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004fec:	4b8e      	ldr	r3, [pc, #568]	@ (8005228 <HAL_DMA_IRQHandler+0x248>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a8e      	ldr	r2, [pc, #568]	@ (800522c <HAL_DMA_IRQHandler+0x24c>)
 8004ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ff6:	0a9b      	lsrs	r3, r3, #10
 8004ff8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ffe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800500a:	2208      	movs	r2, #8
 800500c:	409a      	lsls	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	4013      	ands	r3, r2
 8005012:	2b00      	cmp	r3, #0
 8005014:	d01a      	beq.n	800504c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0304 	and.w	r3, r3, #4
 8005020:	2b00      	cmp	r3, #0
 8005022:	d013      	beq.n	800504c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f022 0204 	bic.w	r2, r2, #4
 8005032:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005038:	2208      	movs	r2, #8
 800503a:	409a      	lsls	r2, r3
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005044:	f043 0201 	orr.w	r2, r3, #1
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005050:	2201      	movs	r2, #1
 8005052:	409a      	lsls	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4013      	ands	r3, r2
 8005058:	2b00      	cmp	r3, #0
 800505a:	d012      	beq.n	8005082 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005066:	2b00      	cmp	r3, #0
 8005068:	d00b      	beq.n	8005082 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800506e:	2201      	movs	r2, #1
 8005070:	409a      	lsls	r2, r3
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800507a:	f043 0202 	orr.w	r2, r3, #2
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005086:	2204      	movs	r2, #4
 8005088:	409a      	lsls	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	4013      	ands	r3, r2
 800508e:	2b00      	cmp	r3, #0
 8005090:	d012      	beq.n	80050b8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 0302 	and.w	r3, r3, #2
 800509c:	2b00      	cmp	r3, #0
 800509e:	d00b      	beq.n	80050b8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050a4:	2204      	movs	r2, #4
 80050a6:	409a      	lsls	r2, r3
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050b0:	f043 0204 	orr.w	r2, r3, #4
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050bc:	2210      	movs	r2, #16
 80050be:	409a      	lsls	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	4013      	ands	r3, r2
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d043      	beq.n	8005150 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0308 	and.w	r3, r3, #8
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d03c      	beq.n	8005150 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050da:	2210      	movs	r2, #16
 80050dc:	409a      	lsls	r2, r3
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d018      	beq.n	8005122 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d108      	bne.n	8005110 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005102:	2b00      	cmp	r3, #0
 8005104:	d024      	beq.n	8005150 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	4798      	blx	r3
 800510e:	e01f      	b.n	8005150 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005114:	2b00      	cmp	r3, #0
 8005116:	d01b      	beq.n	8005150 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	4798      	blx	r3
 8005120:	e016      	b.n	8005150 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800512c:	2b00      	cmp	r3, #0
 800512e:	d107      	bne.n	8005140 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f022 0208 	bic.w	r2, r2, #8
 800513e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005144:	2b00      	cmp	r3, #0
 8005146:	d003      	beq.n	8005150 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005154:	2220      	movs	r2, #32
 8005156:	409a      	lsls	r2, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	4013      	ands	r3, r2
 800515c:	2b00      	cmp	r3, #0
 800515e:	f000 808f 	beq.w	8005280 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 0310 	and.w	r3, r3, #16
 800516c:	2b00      	cmp	r3, #0
 800516e:	f000 8087 	beq.w	8005280 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005176:	2220      	movs	r2, #32
 8005178:	409a      	lsls	r2, r3
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005184:	b2db      	uxtb	r3, r3
 8005186:	2b05      	cmp	r3, #5
 8005188:	d136      	bne.n	80051f8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f022 0216 	bic.w	r2, r2, #22
 8005198:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	695a      	ldr	r2, [r3, #20]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80051a8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d103      	bne.n	80051ba <HAL_DMA_IRQHandler+0x1da>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d007      	beq.n	80051ca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f022 0208 	bic.w	r2, r2, #8
 80051c8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051ce:	223f      	movs	r2, #63	@ 0x3f
 80051d0:	409a      	lsls	r2, r3
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2201      	movs	r2, #1
 80051da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d07e      	beq.n	80052ec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	4798      	blx	r3
        }
        return;
 80051f6:	e079      	b.n	80052ec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d01d      	beq.n	8005242 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005210:	2b00      	cmp	r3, #0
 8005212:	d10d      	bne.n	8005230 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005218:	2b00      	cmp	r3, #0
 800521a:	d031      	beq.n	8005280 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	4798      	blx	r3
 8005224:	e02c      	b.n	8005280 <HAL_DMA_IRQHandler+0x2a0>
 8005226:	bf00      	nop
 8005228:	2000005c 	.word	0x2000005c
 800522c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005234:	2b00      	cmp	r3, #0
 8005236:	d023      	beq.n	8005280 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	4798      	blx	r3
 8005240:	e01e      	b.n	8005280 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800524c:	2b00      	cmp	r3, #0
 800524e:	d10f      	bne.n	8005270 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f022 0210 	bic.w	r2, r2, #16
 800525e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2200      	movs	r2, #0
 800526c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005274:	2b00      	cmp	r3, #0
 8005276:	d003      	beq.n	8005280 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005284:	2b00      	cmp	r3, #0
 8005286:	d032      	beq.n	80052ee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800528c:	f003 0301 	and.w	r3, r3, #1
 8005290:	2b00      	cmp	r3, #0
 8005292:	d022      	beq.n	80052da <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2205      	movs	r2, #5
 8005298:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f022 0201 	bic.w	r2, r2, #1
 80052aa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	3301      	adds	r3, #1
 80052b0:	60bb      	str	r3, [r7, #8]
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d307      	bcc.n	80052c8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1f2      	bne.n	80052ac <HAL_DMA_IRQHandler+0x2cc>
 80052c6:	e000      	b.n	80052ca <HAL_DMA_IRQHandler+0x2ea>
          break;
 80052c8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2201      	movs	r2, #1
 80052ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d005      	beq.n	80052ee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	4798      	blx	r3
 80052ea:	e000      	b.n	80052ee <HAL_DMA_IRQHandler+0x30e>
        return;
 80052ec:	bf00      	nop
    }
  }
}
 80052ee:	3718      	adds	r7, #24
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005302:	b2db      	uxtb	r3, r3
}
 8005304:	4618      	mov	r0, r3
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr

08005310 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800531c:	4618      	mov	r0, r3
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005328:	b480      	push	{r7}
 800532a:	b085      	sub	sp, #20
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	607a      	str	r2, [r7, #4]
 8005334:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005344:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	683a      	ldr	r2, [r7, #0]
 800534c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	2b40      	cmp	r3, #64	@ 0x40
 8005354:	d108      	bne.n	8005368 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68ba      	ldr	r2, [r7, #8]
 8005364:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005366:	e007      	b.n	8005378 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	68ba      	ldr	r2, [r7, #8]
 800536e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	60da      	str	r2, [r3, #12]
}
 8005378:	bf00      	nop
 800537a:	3714      	adds	r7, #20
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005384:	b480      	push	{r7}
 8005386:	b085      	sub	sp, #20
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	b2db      	uxtb	r3, r3
 8005392:	3b10      	subs	r3, #16
 8005394:	4a14      	ldr	r2, [pc, #80]	@ (80053e8 <DMA_CalcBaseAndBitshift+0x64>)
 8005396:	fba2 2303 	umull	r2, r3, r2, r3
 800539a:	091b      	lsrs	r3, r3, #4
 800539c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800539e:	4a13      	ldr	r2, [pc, #76]	@ (80053ec <DMA_CalcBaseAndBitshift+0x68>)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	4413      	add	r3, r2
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	461a      	mov	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2b03      	cmp	r3, #3
 80053b0:	d909      	bls.n	80053c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80053ba:	f023 0303 	bic.w	r3, r3, #3
 80053be:	1d1a      	adds	r2, r3, #4
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80053c4:	e007      	b.n	80053d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80053ce:	f023 0303 	bic.w	r3, r3, #3
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3714      	adds	r7, #20
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	aaaaaaab 	.word	0xaaaaaaab
 80053ec:	080100b8 	.word	0x080100b8

080053f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b085      	sub	sp, #20
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053f8:	2300      	movs	r3, #0
 80053fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005400:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d11f      	bne.n	800544a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	2b03      	cmp	r3, #3
 800540e:	d856      	bhi.n	80054be <DMA_CheckFifoParam+0xce>
 8005410:	a201      	add	r2, pc, #4	@ (adr r2, 8005418 <DMA_CheckFifoParam+0x28>)
 8005412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005416:	bf00      	nop
 8005418:	08005429 	.word	0x08005429
 800541c:	0800543b 	.word	0x0800543b
 8005420:	08005429 	.word	0x08005429
 8005424:	080054bf 	.word	0x080054bf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800542c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005430:	2b00      	cmp	r3, #0
 8005432:	d046      	beq.n	80054c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005438:	e043      	b.n	80054c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800543e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005442:	d140      	bne.n	80054c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005448:	e03d      	b.n	80054c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005452:	d121      	bne.n	8005498 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	2b03      	cmp	r3, #3
 8005458:	d837      	bhi.n	80054ca <DMA_CheckFifoParam+0xda>
 800545a:	a201      	add	r2, pc, #4	@ (adr r2, 8005460 <DMA_CheckFifoParam+0x70>)
 800545c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005460:	08005471 	.word	0x08005471
 8005464:	08005477 	.word	0x08005477
 8005468:	08005471 	.word	0x08005471
 800546c:	08005489 	.word	0x08005489
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	73fb      	strb	r3, [r7, #15]
      break;
 8005474:	e030      	b.n	80054d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800547a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800547e:	2b00      	cmp	r3, #0
 8005480:	d025      	beq.n	80054ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005486:	e022      	b.n	80054ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800548c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005490:	d11f      	bne.n	80054d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005496:	e01c      	b.n	80054d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	2b02      	cmp	r3, #2
 800549c:	d903      	bls.n	80054a6 <DMA_CheckFifoParam+0xb6>
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	2b03      	cmp	r3, #3
 80054a2:	d003      	beq.n	80054ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80054a4:	e018      	b.n	80054d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	73fb      	strb	r3, [r7, #15]
      break;
 80054aa:	e015      	b.n	80054d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00e      	beq.n	80054d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	73fb      	strb	r3, [r7, #15]
      break;
 80054bc:	e00b      	b.n	80054d6 <DMA_CheckFifoParam+0xe6>
      break;
 80054be:	bf00      	nop
 80054c0:	e00a      	b.n	80054d8 <DMA_CheckFifoParam+0xe8>
      break;
 80054c2:	bf00      	nop
 80054c4:	e008      	b.n	80054d8 <DMA_CheckFifoParam+0xe8>
      break;
 80054c6:	bf00      	nop
 80054c8:	e006      	b.n	80054d8 <DMA_CheckFifoParam+0xe8>
      break;
 80054ca:	bf00      	nop
 80054cc:	e004      	b.n	80054d8 <DMA_CheckFifoParam+0xe8>
      break;
 80054ce:	bf00      	nop
 80054d0:	e002      	b.n	80054d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80054d2:	bf00      	nop
 80054d4:	e000      	b.n	80054d8 <DMA_CheckFifoParam+0xe8>
      break;
 80054d6:	bf00      	nop
    }
  } 
  
  return status; 
 80054d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3714      	adds	r7, #20
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop

080054e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b089      	sub	sp, #36	@ 0x24
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80054f2:	2300      	movs	r3, #0
 80054f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80054f6:	2300      	movs	r3, #0
 80054f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80054fa:	2300      	movs	r3, #0
 80054fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80054fe:	2300      	movs	r3, #0
 8005500:	61fb      	str	r3, [r7, #28]
 8005502:	e16b      	b.n	80057dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005504:	2201      	movs	r2, #1
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	fa02 f303 	lsl.w	r3, r2, r3
 800550c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	697a      	ldr	r2, [r7, #20]
 8005514:	4013      	ands	r3, r2
 8005516:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005518:	693a      	ldr	r2, [r7, #16]
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	429a      	cmp	r2, r3
 800551e:	f040 815a 	bne.w	80057d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	f003 0303 	and.w	r3, r3, #3
 800552a:	2b01      	cmp	r3, #1
 800552c:	d005      	beq.n	800553a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005536:	2b02      	cmp	r3, #2
 8005538:	d130      	bne.n	800559c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	005b      	lsls	r3, r3, #1
 8005544:	2203      	movs	r2, #3
 8005546:	fa02 f303 	lsl.w	r3, r2, r3
 800554a:	43db      	mvns	r3, r3
 800554c:	69ba      	ldr	r2, [r7, #24]
 800554e:	4013      	ands	r3, r2
 8005550:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	68da      	ldr	r2, [r3, #12]
 8005556:	69fb      	ldr	r3, [r7, #28]
 8005558:	005b      	lsls	r3, r3, #1
 800555a:	fa02 f303 	lsl.w	r3, r2, r3
 800555e:	69ba      	ldr	r2, [r7, #24]
 8005560:	4313      	orrs	r3, r2
 8005562:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	69ba      	ldr	r2, [r7, #24]
 8005568:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005570:	2201      	movs	r2, #1
 8005572:	69fb      	ldr	r3, [r7, #28]
 8005574:	fa02 f303 	lsl.w	r3, r2, r3
 8005578:	43db      	mvns	r3, r3
 800557a:	69ba      	ldr	r2, [r7, #24]
 800557c:	4013      	ands	r3, r2
 800557e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	091b      	lsrs	r3, r3, #4
 8005586:	f003 0201 	and.w	r2, r3, #1
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	fa02 f303 	lsl.w	r3, r2, r3
 8005590:	69ba      	ldr	r2, [r7, #24]
 8005592:	4313      	orrs	r3, r2
 8005594:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	69ba      	ldr	r2, [r7, #24]
 800559a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f003 0303 	and.w	r3, r3, #3
 80055a4:	2b03      	cmp	r3, #3
 80055a6:	d017      	beq.n	80055d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80055ae:	69fb      	ldr	r3, [r7, #28]
 80055b0:	005b      	lsls	r3, r3, #1
 80055b2:	2203      	movs	r2, #3
 80055b4:	fa02 f303 	lsl.w	r3, r2, r3
 80055b8:	43db      	mvns	r3, r3
 80055ba:	69ba      	ldr	r2, [r7, #24]
 80055bc:	4013      	ands	r3, r2
 80055be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	689a      	ldr	r2, [r3, #8]
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	005b      	lsls	r3, r3, #1
 80055c8:	fa02 f303 	lsl.w	r3, r2, r3
 80055cc:	69ba      	ldr	r2, [r7, #24]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	69ba      	ldr	r2, [r7, #24]
 80055d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f003 0303 	and.w	r3, r3, #3
 80055e0:	2b02      	cmp	r3, #2
 80055e2:	d123      	bne.n	800562c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	08da      	lsrs	r2, r3, #3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	3208      	adds	r2, #8
 80055ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80055f2:	69fb      	ldr	r3, [r7, #28]
 80055f4:	f003 0307 	and.w	r3, r3, #7
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	220f      	movs	r2, #15
 80055fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005600:	43db      	mvns	r3, r3
 8005602:	69ba      	ldr	r2, [r7, #24]
 8005604:	4013      	ands	r3, r2
 8005606:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	691a      	ldr	r2, [r3, #16]
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	f003 0307 	and.w	r3, r3, #7
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	fa02 f303 	lsl.w	r3, r2, r3
 8005618:	69ba      	ldr	r2, [r7, #24]
 800561a:	4313      	orrs	r3, r2
 800561c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	08da      	lsrs	r2, r3, #3
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	3208      	adds	r2, #8
 8005626:	69b9      	ldr	r1, [r7, #24]
 8005628:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005632:	69fb      	ldr	r3, [r7, #28]
 8005634:	005b      	lsls	r3, r3, #1
 8005636:	2203      	movs	r2, #3
 8005638:	fa02 f303 	lsl.w	r3, r2, r3
 800563c:	43db      	mvns	r3, r3
 800563e:	69ba      	ldr	r2, [r7, #24]
 8005640:	4013      	ands	r3, r2
 8005642:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	f003 0203 	and.w	r2, r3, #3
 800564c:	69fb      	ldr	r3, [r7, #28]
 800564e:	005b      	lsls	r3, r3, #1
 8005650:	fa02 f303 	lsl.w	r3, r2, r3
 8005654:	69ba      	ldr	r2, [r7, #24]
 8005656:	4313      	orrs	r3, r2
 8005658:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	69ba      	ldr	r2, [r7, #24]
 800565e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005668:	2b00      	cmp	r3, #0
 800566a:	f000 80b4 	beq.w	80057d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800566e:	2300      	movs	r3, #0
 8005670:	60fb      	str	r3, [r7, #12]
 8005672:	4b60      	ldr	r3, [pc, #384]	@ (80057f4 <HAL_GPIO_Init+0x30c>)
 8005674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005676:	4a5f      	ldr	r2, [pc, #380]	@ (80057f4 <HAL_GPIO_Init+0x30c>)
 8005678:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800567c:	6453      	str	r3, [r2, #68]	@ 0x44
 800567e:	4b5d      	ldr	r3, [pc, #372]	@ (80057f4 <HAL_GPIO_Init+0x30c>)
 8005680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005682:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005686:	60fb      	str	r3, [r7, #12]
 8005688:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800568a:	4a5b      	ldr	r2, [pc, #364]	@ (80057f8 <HAL_GPIO_Init+0x310>)
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	089b      	lsrs	r3, r3, #2
 8005690:	3302      	adds	r3, #2
 8005692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005696:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	f003 0303 	and.w	r3, r3, #3
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	220f      	movs	r2, #15
 80056a2:	fa02 f303 	lsl.w	r3, r2, r3
 80056a6:	43db      	mvns	r3, r3
 80056a8:	69ba      	ldr	r2, [r7, #24]
 80056aa:	4013      	ands	r3, r2
 80056ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a52      	ldr	r2, [pc, #328]	@ (80057fc <HAL_GPIO_Init+0x314>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d02b      	beq.n	800570e <HAL_GPIO_Init+0x226>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a51      	ldr	r2, [pc, #324]	@ (8005800 <HAL_GPIO_Init+0x318>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d025      	beq.n	800570a <HAL_GPIO_Init+0x222>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a50      	ldr	r2, [pc, #320]	@ (8005804 <HAL_GPIO_Init+0x31c>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d01f      	beq.n	8005706 <HAL_GPIO_Init+0x21e>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a4f      	ldr	r2, [pc, #316]	@ (8005808 <HAL_GPIO_Init+0x320>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d019      	beq.n	8005702 <HAL_GPIO_Init+0x21a>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a4e      	ldr	r2, [pc, #312]	@ (800580c <HAL_GPIO_Init+0x324>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d013      	beq.n	80056fe <HAL_GPIO_Init+0x216>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a4d      	ldr	r2, [pc, #308]	@ (8005810 <HAL_GPIO_Init+0x328>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d00d      	beq.n	80056fa <HAL_GPIO_Init+0x212>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a4c      	ldr	r2, [pc, #304]	@ (8005814 <HAL_GPIO_Init+0x32c>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d007      	beq.n	80056f6 <HAL_GPIO_Init+0x20e>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a4b      	ldr	r2, [pc, #300]	@ (8005818 <HAL_GPIO_Init+0x330>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d101      	bne.n	80056f2 <HAL_GPIO_Init+0x20a>
 80056ee:	2307      	movs	r3, #7
 80056f0:	e00e      	b.n	8005710 <HAL_GPIO_Init+0x228>
 80056f2:	2308      	movs	r3, #8
 80056f4:	e00c      	b.n	8005710 <HAL_GPIO_Init+0x228>
 80056f6:	2306      	movs	r3, #6
 80056f8:	e00a      	b.n	8005710 <HAL_GPIO_Init+0x228>
 80056fa:	2305      	movs	r3, #5
 80056fc:	e008      	b.n	8005710 <HAL_GPIO_Init+0x228>
 80056fe:	2304      	movs	r3, #4
 8005700:	e006      	b.n	8005710 <HAL_GPIO_Init+0x228>
 8005702:	2303      	movs	r3, #3
 8005704:	e004      	b.n	8005710 <HAL_GPIO_Init+0x228>
 8005706:	2302      	movs	r3, #2
 8005708:	e002      	b.n	8005710 <HAL_GPIO_Init+0x228>
 800570a:	2301      	movs	r3, #1
 800570c:	e000      	b.n	8005710 <HAL_GPIO_Init+0x228>
 800570e:	2300      	movs	r3, #0
 8005710:	69fa      	ldr	r2, [r7, #28]
 8005712:	f002 0203 	and.w	r2, r2, #3
 8005716:	0092      	lsls	r2, r2, #2
 8005718:	4093      	lsls	r3, r2
 800571a:	69ba      	ldr	r2, [r7, #24]
 800571c:	4313      	orrs	r3, r2
 800571e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005720:	4935      	ldr	r1, [pc, #212]	@ (80057f8 <HAL_GPIO_Init+0x310>)
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	089b      	lsrs	r3, r3, #2
 8005726:	3302      	adds	r3, #2
 8005728:	69ba      	ldr	r2, [r7, #24]
 800572a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800572e:	4b3b      	ldr	r3, [pc, #236]	@ (800581c <HAL_GPIO_Init+0x334>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	43db      	mvns	r3, r3
 8005738:	69ba      	ldr	r2, [r7, #24]
 800573a:	4013      	ands	r3, r2
 800573c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d003      	beq.n	8005752 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800574a:	69ba      	ldr	r2, [r7, #24]
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	4313      	orrs	r3, r2
 8005750:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005752:	4a32      	ldr	r2, [pc, #200]	@ (800581c <HAL_GPIO_Init+0x334>)
 8005754:	69bb      	ldr	r3, [r7, #24]
 8005756:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005758:	4b30      	ldr	r3, [pc, #192]	@ (800581c <HAL_GPIO_Init+0x334>)
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	43db      	mvns	r3, r3
 8005762:	69ba      	ldr	r2, [r7, #24]
 8005764:	4013      	ands	r3, r2
 8005766:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005770:	2b00      	cmp	r3, #0
 8005772:	d003      	beq.n	800577c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005774:	69ba      	ldr	r2, [r7, #24]
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	4313      	orrs	r3, r2
 800577a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800577c:	4a27      	ldr	r2, [pc, #156]	@ (800581c <HAL_GPIO_Init+0x334>)
 800577e:	69bb      	ldr	r3, [r7, #24]
 8005780:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005782:	4b26      	ldr	r3, [pc, #152]	@ (800581c <HAL_GPIO_Init+0x334>)
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	43db      	mvns	r3, r3
 800578c:	69ba      	ldr	r2, [r7, #24]
 800578e:	4013      	ands	r3, r2
 8005790:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d003      	beq.n	80057a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800579e:	69ba      	ldr	r2, [r7, #24]
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80057a6:	4a1d      	ldr	r2, [pc, #116]	@ (800581c <HAL_GPIO_Init+0x334>)
 80057a8:	69bb      	ldr	r3, [r7, #24]
 80057aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80057ac:	4b1b      	ldr	r3, [pc, #108]	@ (800581c <HAL_GPIO_Init+0x334>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	43db      	mvns	r3, r3
 80057b6:	69ba      	ldr	r2, [r7, #24]
 80057b8:	4013      	ands	r3, r2
 80057ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d003      	beq.n	80057d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80057c8:	69ba      	ldr	r2, [r7, #24]
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80057d0:	4a12      	ldr	r2, [pc, #72]	@ (800581c <HAL_GPIO_Init+0x334>)
 80057d2:	69bb      	ldr	r3, [r7, #24]
 80057d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	3301      	adds	r3, #1
 80057da:	61fb      	str	r3, [r7, #28]
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	2b0f      	cmp	r3, #15
 80057e0:	f67f ae90 	bls.w	8005504 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80057e4:	bf00      	nop
 80057e6:	bf00      	nop
 80057e8:	3724      	adds	r7, #36	@ 0x24
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	40023800 	.word	0x40023800
 80057f8:	40013800 	.word	0x40013800
 80057fc:	40020000 	.word	0x40020000
 8005800:	40020400 	.word	0x40020400
 8005804:	40020800 	.word	0x40020800
 8005808:	40020c00 	.word	0x40020c00
 800580c:	40021000 	.word	0x40021000
 8005810:	40021400 	.word	0x40021400
 8005814:	40021800 	.word	0x40021800
 8005818:	40021c00 	.word	0x40021c00
 800581c:	40013c00 	.word	0x40013c00

08005820 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005820:	b480      	push	{r7}
 8005822:	b085      	sub	sp, #20
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	460b      	mov	r3, r1
 800582a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	691a      	ldr	r2, [r3, #16]
 8005830:	887b      	ldrh	r3, [r7, #2]
 8005832:	4013      	ands	r3, r2
 8005834:	2b00      	cmp	r3, #0
 8005836:	d002      	beq.n	800583e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005838:	2301      	movs	r3, #1
 800583a:	73fb      	strb	r3, [r7, #15]
 800583c:	e001      	b.n	8005842 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800583e:	2300      	movs	r3, #0
 8005840:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005842:	7bfb      	ldrb	r3, [r7, #15]
}
 8005844:	4618      	mov	r0, r3
 8005846:	3714      	adds	r7, #20
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	460b      	mov	r3, r1
 800585a:	807b      	strh	r3, [r7, #2]
 800585c:	4613      	mov	r3, r2
 800585e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005860:	787b      	ldrb	r3, [r7, #1]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d003      	beq.n	800586e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005866:	887a      	ldrh	r2, [r7, #2]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800586c:	e003      	b.n	8005876 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800586e:	887b      	ldrh	r3, [r7, #2]
 8005870:	041a      	lsls	r2, r3, #16
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	619a      	str	r2, [r3, #24]
}
 8005876:	bf00      	nop
 8005878:	370c      	adds	r7, #12
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr
	...

08005884 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e12b      	b.n	8005aee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d106      	bne.n	80058b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f7fd fe74 	bl	8003598 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2224      	movs	r2, #36	@ 0x24
 80058b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f022 0201 	bic.w	r2, r2, #1
 80058c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80058e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80058e8:	f003 fb88 	bl	8008ffc <HAL_RCC_GetPCLK1Freq>
 80058ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	4a81      	ldr	r2, [pc, #516]	@ (8005af8 <HAL_I2C_Init+0x274>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d807      	bhi.n	8005908 <HAL_I2C_Init+0x84>
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	4a80      	ldr	r2, [pc, #512]	@ (8005afc <HAL_I2C_Init+0x278>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	bf94      	ite	ls
 8005900:	2301      	movls	r3, #1
 8005902:	2300      	movhi	r3, #0
 8005904:	b2db      	uxtb	r3, r3
 8005906:	e006      	b.n	8005916 <HAL_I2C_Init+0x92>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	4a7d      	ldr	r2, [pc, #500]	@ (8005b00 <HAL_I2C_Init+0x27c>)
 800590c:	4293      	cmp	r3, r2
 800590e:	bf94      	ite	ls
 8005910:	2301      	movls	r3, #1
 8005912:	2300      	movhi	r3, #0
 8005914:	b2db      	uxtb	r3, r3
 8005916:	2b00      	cmp	r3, #0
 8005918:	d001      	beq.n	800591e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e0e7      	b.n	8005aee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	4a78      	ldr	r2, [pc, #480]	@ (8005b04 <HAL_I2C_Init+0x280>)
 8005922:	fba2 2303 	umull	r2, r3, r2, r3
 8005926:	0c9b      	lsrs	r3, r3, #18
 8005928:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	68ba      	ldr	r2, [r7, #8]
 800593a:	430a      	orrs	r2, r1
 800593c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	6a1b      	ldr	r3, [r3, #32]
 8005944:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	4a6a      	ldr	r2, [pc, #424]	@ (8005af8 <HAL_I2C_Init+0x274>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d802      	bhi.n	8005958 <HAL_I2C_Init+0xd4>
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	3301      	adds	r3, #1
 8005956:	e009      	b.n	800596c <HAL_I2C_Init+0xe8>
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800595e:	fb02 f303 	mul.w	r3, r2, r3
 8005962:	4a69      	ldr	r2, [pc, #420]	@ (8005b08 <HAL_I2C_Init+0x284>)
 8005964:	fba2 2303 	umull	r2, r3, r2, r3
 8005968:	099b      	lsrs	r3, r3, #6
 800596a:	3301      	adds	r3, #1
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	6812      	ldr	r2, [r2, #0]
 8005970:	430b      	orrs	r3, r1
 8005972:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	69db      	ldr	r3, [r3, #28]
 800597a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800597e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	495c      	ldr	r1, [pc, #368]	@ (8005af8 <HAL_I2C_Init+0x274>)
 8005988:	428b      	cmp	r3, r1
 800598a:	d819      	bhi.n	80059c0 <HAL_I2C_Init+0x13c>
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	1e59      	subs	r1, r3, #1
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	005b      	lsls	r3, r3, #1
 8005996:	fbb1 f3f3 	udiv	r3, r1, r3
 800599a:	1c59      	adds	r1, r3, #1
 800599c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80059a0:	400b      	ands	r3, r1
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d00a      	beq.n	80059bc <HAL_I2C_Init+0x138>
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	1e59      	subs	r1, r3, #1
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	005b      	lsls	r3, r3, #1
 80059b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80059b4:	3301      	adds	r3, #1
 80059b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059ba:	e051      	b.n	8005a60 <HAL_I2C_Init+0x1dc>
 80059bc:	2304      	movs	r3, #4
 80059be:	e04f      	b.n	8005a60 <HAL_I2C_Init+0x1dc>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d111      	bne.n	80059ec <HAL_I2C_Init+0x168>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	1e58      	subs	r0, r3, #1
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6859      	ldr	r1, [r3, #4]
 80059d0:	460b      	mov	r3, r1
 80059d2:	005b      	lsls	r3, r3, #1
 80059d4:	440b      	add	r3, r1
 80059d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80059da:	3301      	adds	r3, #1
 80059dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	bf0c      	ite	eq
 80059e4:	2301      	moveq	r3, #1
 80059e6:	2300      	movne	r3, #0
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	e012      	b.n	8005a12 <HAL_I2C_Init+0x18e>
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	1e58      	subs	r0, r3, #1
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6859      	ldr	r1, [r3, #4]
 80059f4:	460b      	mov	r3, r1
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	440b      	add	r3, r1
 80059fa:	0099      	lsls	r1, r3, #2
 80059fc:	440b      	add	r3, r1
 80059fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a02:	3301      	adds	r3, #1
 8005a04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	bf0c      	ite	eq
 8005a0c:	2301      	moveq	r3, #1
 8005a0e:	2300      	movne	r3, #0
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d001      	beq.n	8005a1a <HAL_I2C_Init+0x196>
 8005a16:	2301      	movs	r3, #1
 8005a18:	e022      	b.n	8005a60 <HAL_I2C_Init+0x1dc>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d10e      	bne.n	8005a40 <HAL_I2C_Init+0x1bc>
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	1e58      	subs	r0, r3, #1
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6859      	ldr	r1, [r3, #4]
 8005a2a:	460b      	mov	r3, r1
 8005a2c:	005b      	lsls	r3, r3, #1
 8005a2e:	440b      	add	r3, r1
 8005a30:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a34:	3301      	adds	r3, #1
 8005a36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a3e:	e00f      	b.n	8005a60 <HAL_I2C_Init+0x1dc>
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	1e58      	subs	r0, r3, #1
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6859      	ldr	r1, [r3, #4]
 8005a48:	460b      	mov	r3, r1
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	440b      	add	r3, r1
 8005a4e:	0099      	lsls	r1, r3, #2
 8005a50:	440b      	add	r3, r1
 8005a52:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a56:	3301      	adds	r3, #1
 8005a58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005a60:	6879      	ldr	r1, [r7, #4]
 8005a62:	6809      	ldr	r1, [r1, #0]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	69da      	ldr	r2, [r3, #28]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	431a      	orrs	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	430a      	orrs	r2, r1
 8005a82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005a8e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	6911      	ldr	r1, [r2, #16]
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	68d2      	ldr	r2, [r2, #12]
 8005a9a:	4311      	orrs	r1, r2
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	6812      	ldr	r2, [r2, #0]
 8005aa0:	430b      	orrs	r3, r1
 8005aa2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	695a      	ldr	r2, [r3, #20]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	699b      	ldr	r3, [r3, #24]
 8005ab6:	431a      	orrs	r2, r3
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	430a      	orrs	r2, r1
 8005abe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f042 0201 	orr.w	r2, r2, #1
 8005ace:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2220      	movs	r2, #32
 8005ada:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	bf00      	nop
 8005af8:	000186a0 	.word	0x000186a0
 8005afc:	001e847f 	.word	0x001e847f
 8005b00:	003d08ff 	.word	0x003d08ff
 8005b04:	431bde83 	.word	0x431bde83
 8005b08:	10624dd3 	.word	0x10624dd3

08005b0c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b1e:	2b80      	cmp	r3, #128	@ 0x80
 8005b20:	d103      	bne.n	8005b2a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2200      	movs	r2, #0
 8005b28:	611a      	str	r2, [r3, #16]
  }
}
 8005b2a:	bf00      	nop
 8005b2c:	370c      	adds	r7, #12
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr

08005b36 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005b36:	b580      	push	{r7, lr}
 8005b38:	b088      	sub	sp, #32
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b4e:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b56:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b5e:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005b60:	7bfb      	ldrb	r3, [r7, #15]
 8005b62:	2b10      	cmp	r3, #16
 8005b64:	d003      	beq.n	8005b6e <HAL_I2C_EV_IRQHandler+0x38>
 8005b66:	7bfb      	ldrb	r3, [r7, #15]
 8005b68:	2b40      	cmp	r3, #64	@ 0x40
 8005b6a:	f040 80c1 	bne.w	8005cf0 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	699b      	ldr	r3, [r3, #24]
 8005b74:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	695b      	ldr	r3, [r3, #20]
 8005b7c:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	f003 0301 	and.w	r3, r3, #1
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d10d      	bne.n	8005ba4 <HAL_I2C_EV_IRQHandler+0x6e>
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005b8e:	d003      	beq.n	8005b98 <HAL_I2C_EV_IRQHandler+0x62>
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005b96:	d101      	bne.n	8005b9c <HAL_I2C_EV_IRQHandler+0x66>
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e000      	b.n	8005b9e <HAL_I2C_EV_IRQHandler+0x68>
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	f000 8132 	beq.w	8005e08 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	f003 0301 	and.w	r3, r3, #1
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00c      	beq.n	8005bc8 <HAL_I2C_EV_IRQHandler+0x92>
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	0a5b      	lsrs	r3, r3, #9
 8005bb2:	f003 0301 	and.w	r3, r3, #1
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d006      	beq.n	8005bc8 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f001 fb80 	bl	80072c0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f000 fcf8 	bl	80065b6 <I2C_Master_SB>
 8005bc6:	e092      	b.n	8005cee <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	08db      	lsrs	r3, r3, #3
 8005bcc:	f003 0301 	and.w	r3, r3, #1
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d009      	beq.n	8005be8 <HAL_I2C_EV_IRQHandler+0xb2>
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	0a5b      	lsrs	r3, r3, #9
 8005bd8:	f003 0301 	and.w	r3, r3, #1
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d003      	beq.n	8005be8 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f000 fd6e 	bl	80066c2 <I2C_Master_ADD10>
 8005be6:	e082      	b.n	8005cee <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	085b      	lsrs	r3, r3, #1
 8005bec:	f003 0301 	and.w	r3, r3, #1
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d009      	beq.n	8005c08 <HAL_I2C_EV_IRQHandler+0xd2>
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	0a5b      	lsrs	r3, r3, #9
 8005bf8:	f003 0301 	and.w	r3, r3, #1
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d003      	beq.n	8005c08 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f000 fd88 	bl	8006716 <I2C_Master_ADDR>
 8005c06:	e072      	b.n	8005cee <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	089b      	lsrs	r3, r3, #2
 8005c0c:	f003 0301 	and.w	r3, r3, #1
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d03b      	beq.n	8005c8c <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c22:	f000 80f3 	beq.w	8005e0c <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	09db      	lsrs	r3, r3, #7
 8005c2a:	f003 0301 	and.w	r3, r3, #1
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00f      	beq.n	8005c52 <HAL_I2C_EV_IRQHandler+0x11c>
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	0a9b      	lsrs	r3, r3, #10
 8005c36:	f003 0301 	and.w	r3, r3, #1
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d009      	beq.n	8005c52 <HAL_I2C_EV_IRQHandler+0x11c>
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	089b      	lsrs	r3, r3, #2
 8005c42:	f003 0301 	and.w	r3, r3, #1
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d103      	bne.n	8005c52 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f94c 	bl	8005ee8 <I2C_MasterTransmit_TXE>
 8005c50:	e04d      	b.n	8005cee <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	089b      	lsrs	r3, r3, #2
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	f000 80d6 	beq.w	8005e0c <HAL_I2C_EV_IRQHandler+0x2d6>
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	0a5b      	lsrs	r3, r3, #9
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	f000 80cf 	beq.w	8005e0c <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005c6e:	7bbb      	ldrb	r3, [r7, #14]
 8005c70:	2b21      	cmp	r3, #33	@ 0x21
 8005c72:	d103      	bne.n	8005c7c <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 f9d3 	bl	8006020 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005c7a:	e0c7      	b.n	8005e0c <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005c7c:	7bfb      	ldrb	r3, [r7, #15]
 8005c7e:	2b40      	cmp	r3, #64	@ 0x40
 8005c80:	f040 80c4 	bne.w	8005e0c <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 fa41 	bl	800610c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005c8a:	e0bf      	b.n	8005e0c <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c9a:	f000 80b7 	beq.w	8005e0c <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	099b      	lsrs	r3, r3, #6
 8005ca2:	f003 0301 	and.w	r3, r3, #1
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00f      	beq.n	8005cca <HAL_I2C_EV_IRQHandler+0x194>
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	0a9b      	lsrs	r3, r3, #10
 8005cae:	f003 0301 	and.w	r3, r3, #1
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d009      	beq.n	8005cca <HAL_I2C_EV_IRQHandler+0x194>
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	089b      	lsrs	r3, r3, #2
 8005cba:	f003 0301 	and.w	r3, r3, #1
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d103      	bne.n	8005cca <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 faba 	bl	800623c <I2C_MasterReceive_RXNE>
 8005cc8:	e011      	b.n	8005cee <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	089b      	lsrs	r3, r3, #2
 8005cce:	f003 0301 	and.w	r3, r3, #1
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	f000 809a 	beq.w	8005e0c <HAL_I2C_EV_IRQHandler+0x2d6>
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	0a5b      	lsrs	r3, r3, #9
 8005cdc:	f003 0301 	and.w	r3, r3, #1
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	f000 8093 	beq.w	8005e0c <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f000 fb70 	bl	80063cc <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005cec:	e08e      	b.n	8005e0c <HAL_I2C_EV_IRQHandler+0x2d6>
 8005cee:	e08d      	b.n	8005e0c <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d004      	beq.n	8005d02 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	695b      	ldr	r3, [r3, #20]
 8005cfe:	61fb      	str	r3, [r7, #28]
 8005d00:	e007      	b.n	8005d12 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	699b      	ldr	r3, [r3, #24]
 8005d08:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	695b      	ldr	r3, [r3, #20]
 8005d10:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005d12:	69fb      	ldr	r3, [r7, #28]
 8005d14:	085b      	lsrs	r3, r3, #1
 8005d16:	f003 0301 	and.w	r3, r3, #1
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d012      	beq.n	8005d44 <HAL_I2C_EV_IRQHandler+0x20e>
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	0a5b      	lsrs	r3, r3, #9
 8005d22:	f003 0301 	and.w	r3, r3, #1
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00c      	beq.n	8005d44 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d003      	beq.n	8005d3a <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	699b      	ldr	r3, [r3, #24]
 8005d38:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005d3a:	69b9      	ldr	r1, [r7, #24]
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f000 ff39 	bl	8006bb4 <I2C_Slave_ADDR>
 8005d42:	e066      	b.n	8005e12 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	091b      	lsrs	r3, r3, #4
 8005d48:	f003 0301 	and.w	r3, r3, #1
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d009      	beq.n	8005d64 <HAL_I2C_EV_IRQHandler+0x22e>
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	0a5b      	lsrs	r3, r3, #9
 8005d54:	f003 0301 	and.w	r3, r3, #1
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d003      	beq.n	8005d64 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f000 ff73 	bl	8006c48 <I2C_Slave_STOPF>
 8005d62:	e056      	b.n	8005e12 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005d64:	7bbb      	ldrb	r3, [r7, #14]
 8005d66:	2b21      	cmp	r3, #33	@ 0x21
 8005d68:	d002      	beq.n	8005d70 <HAL_I2C_EV_IRQHandler+0x23a>
 8005d6a:	7bbb      	ldrb	r3, [r7, #14]
 8005d6c:	2b29      	cmp	r3, #41	@ 0x29
 8005d6e:	d125      	bne.n	8005dbc <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	09db      	lsrs	r3, r3, #7
 8005d74:	f003 0301 	and.w	r3, r3, #1
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d00f      	beq.n	8005d9c <HAL_I2C_EV_IRQHandler+0x266>
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	0a9b      	lsrs	r3, r3, #10
 8005d80:	f003 0301 	and.w	r3, r3, #1
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d009      	beq.n	8005d9c <HAL_I2C_EV_IRQHandler+0x266>
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	089b      	lsrs	r3, r3, #2
 8005d8c:	f003 0301 	and.w	r3, r3, #1
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d103      	bne.n	8005d9c <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 fe4f 	bl	8006a38 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005d9a:	e039      	b.n	8005e10 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	089b      	lsrs	r3, r3, #2
 8005da0:	f003 0301 	and.w	r3, r3, #1
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d033      	beq.n	8005e10 <HAL_I2C_EV_IRQHandler+0x2da>
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	0a5b      	lsrs	r3, r3, #9
 8005dac:	f003 0301 	and.w	r3, r3, #1
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d02d      	beq.n	8005e10 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 fe7c 	bl	8006ab2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005dba:	e029      	b.n	8005e10 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	099b      	lsrs	r3, r3, #6
 8005dc0:	f003 0301 	and.w	r3, r3, #1
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d00f      	beq.n	8005de8 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	0a9b      	lsrs	r3, r3, #10
 8005dcc:	f003 0301 	and.w	r3, r3, #1
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d009      	beq.n	8005de8 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	089b      	lsrs	r3, r3, #2
 8005dd8:	f003 0301 	and.w	r3, r3, #1
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d103      	bne.n	8005de8 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 fe87 	bl	8006af4 <I2C_SlaveReceive_RXNE>
 8005de6:	e014      	b.n	8005e12 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	089b      	lsrs	r3, r3, #2
 8005dec:	f003 0301 	and.w	r3, r3, #1
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d00e      	beq.n	8005e12 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	0a5b      	lsrs	r3, r3, #9
 8005df8:	f003 0301 	and.w	r3, r3, #1
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d008      	beq.n	8005e12 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f000 feb5 	bl	8006b70 <I2C_SlaveReceive_BTF>
 8005e06:	e004      	b.n	8005e12 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005e08:	bf00      	nop
 8005e0a:	e002      	b.n	8005e12 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e0c:	bf00      	nop
 8005e0e:	e000      	b.n	8005e12 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005e10:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005e12:	3720      	adds	r7, #32
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b083      	sub	sp, #12
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005e20:	bf00      	nop
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005e34:	bf00      	nop
 8005e36:	370c      	adds	r7, #12
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	460b      	mov	r3, r1
 8005e72:	70fb      	strb	r3, [r7, #3]
 8005e74:	4613      	mov	r3, r2
 8005e76:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005e78:	bf00      	nop
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005e8c:	bf00      	nop
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ef6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005efe:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f04:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d150      	bne.n	8005fb0 <I2C_MasterTransmit_TXE+0xc8>
 8005f0e:	7bfb      	ldrb	r3, [r7, #15]
 8005f10:	2b21      	cmp	r3, #33	@ 0x21
 8005f12:	d14d      	bne.n	8005fb0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	2b08      	cmp	r3, #8
 8005f18:	d01d      	beq.n	8005f56 <I2C_MasterTransmit_TXE+0x6e>
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	2b20      	cmp	r3, #32
 8005f1e:	d01a      	beq.n	8005f56 <I2C_MasterTransmit_TXE+0x6e>
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005f26:	d016      	beq.n	8005f56 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	685a      	ldr	r2, [r3, #4]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005f36:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2211      	movs	r2, #17
 8005f3c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2220      	movs	r2, #32
 8005f4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f7ff ff62 	bl	8005e18 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005f54:	e060      	b.n	8006018 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	685a      	ldr	r2, [r3, #4]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005f64:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f74:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2220      	movs	r2, #32
 8005f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f8a:	b2db      	uxtb	r3, r3
 8005f8c:	2b40      	cmp	r3, #64	@ 0x40
 8005f8e:	d107      	bne.n	8005fa0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f7ff ff7d 	bl	8005e98 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005f9e:	e03b      	b.n	8006018 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f7ff ff35 	bl	8005e18 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005fae:	e033      	b.n	8006018 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005fb0:	7bfb      	ldrb	r3, [r7, #15]
 8005fb2:	2b21      	cmp	r3, #33	@ 0x21
 8005fb4:	d005      	beq.n	8005fc2 <I2C_MasterTransmit_TXE+0xda>
 8005fb6:	7bbb      	ldrb	r3, [r7, #14]
 8005fb8:	2b40      	cmp	r3, #64	@ 0x40
 8005fba:	d12d      	bne.n	8006018 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005fbc:	7bfb      	ldrb	r3, [r7, #15]
 8005fbe:	2b22      	cmp	r3, #34	@ 0x22
 8005fc0:	d12a      	bne.n	8006018 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d108      	bne.n	8005fde <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	685a      	ldr	r2, [r3, #4]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fda:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005fdc:	e01c      	b.n	8006018 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b40      	cmp	r3, #64	@ 0x40
 8005fe8:	d103      	bne.n	8005ff2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 f88e 	bl	800610c <I2C_MemoryTransmit_TXE_BTF>
}
 8005ff0:	e012      	b.n	8006018 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff6:	781a      	ldrb	r2, [r3, #0]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006002:	1c5a      	adds	r2, r3, #1
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800600c:	b29b      	uxth	r3, r3
 800600e:	3b01      	subs	r3, #1
 8006010:	b29a      	uxth	r2, r3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006016:	e7ff      	b.n	8006018 <I2C_MasterTransmit_TXE+0x130>
 8006018:	bf00      	nop
 800601a:	3710      	adds	r7, #16
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006034:	b2db      	uxtb	r3, r3
 8006036:	2b21      	cmp	r3, #33	@ 0x21
 8006038:	d164      	bne.n	8006104 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800603e:	b29b      	uxth	r3, r3
 8006040:	2b00      	cmp	r3, #0
 8006042:	d012      	beq.n	800606a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006048:	781a      	ldrb	r2, [r3, #0]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006054:	1c5a      	adds	r2, r3, #1
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800605e:	b29b      	uxth	r3, r3
 8006060:	3b01      	subs	r3, #1
 8006062:	b29a      	uxth	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006068:	e04c      	b.n	8006104 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2b08      	cmp	r3, #8
 800606e:	d01d      	beq.n	80060ac <I2C_MasterTransmit_BTF+0x8c>
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2b20      	cmp	r3, #32
 8006074:	d01a      	beq.n	80060ac <I2C_MasterTransmit_BTF+0x8c>
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800607c:	d016      	beq.n	80060ac <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	685a      	ldr	r2, [r3, #4]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800608c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2211      	movs	r2, #17
 8006092:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2220      	movs	r2, #32
 80060a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f7ff feb7 	bl	8005e18 <HAL_I2C_MasterTxCpltCallback>
}
 80060aa:	e02b      	b.n	8006104 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	685a      	ldr	r2, [r3, #4]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80060ba:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060ca:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2220      	movs	r2, #32
 80060d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	2b40      	cmp	r3, #64	@ 0x40
 80060e4:	d107      	bne.n	80060f6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f7ff fed2 	bl	8005e98 <HAL_I2C_MemTxCpltCallback>
}
 80060f4:	e006      	b.n	8006104 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f7ff fe8a 	bl	8005e18 <HAL_I2C_MasterTxCpltCallback>
}
 8006104:	bf00      	nop
 8006106:	3710      	adds	r7, #16
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800611a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006120:	2b00      	cmp	r3, #0
 8006122:	d11d      	bne.n	8006160 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006128:	2b01      	cmp	r3, #1
 800612a:	d10b      	bne.n	8006144 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006130:	b2da      	uxtb	r2, r3
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800613c:	1c9a      	adds	r2, r3, #2
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8006142:	e077      	b.n	8006234 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006148:	b29b      	uxth	r3, r3
 800614a:	121b      	asrs	r3, r3, #8
 800614c:	b2da      	uxtb	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006158:	1c5a      	adds	r2, r3, #1
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800615e:	e069      	b.n	8006234 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006164:	2b01      	cmp	r3, #1
 8006166:	d10b      	bne.n	8006180 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800616c:	b2da      	uxtb	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006178:	1c5a      	adds	r2, r3, #1
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800617e:	e059      	b.n	8006234 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006184:	2b02      	cmp	r3, #2
 8006186:	d152      	bne.n	800622e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006188:	7bfb      	ldrb	r3, [r7, #15]
 800618a:	2b22      	cmp	r3, #34	@ 0x22
 800618c:	d10d      	bne.n	80061aa <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800619c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061a2:	1c5a      	adds	r2, r3, #1
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80061a8:	e044      	b.n	8006234 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d015      	beq.n	80061e0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80061b4:	7bfb      	ldrb	r3, [r7, #15]
 80061b6:	2b21      	cmp	r3, #33	@ 0x21
 80061b8:	d112      	bne.n	80061e0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061be:	781a      	ldrb	r2, [r3, #0]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ca:	1c5a      	adds	r2, r3, #1
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	3b01      	subs	r3, #1
 80061d8:	b29a      	uxth	r2, r3
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80061de:	e029      	b.n	8006234 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d124      	bne.n	8006234 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80061ea:	7bfb      	ldrb	r3, [r7, #15]
 80061ec:	2b21      	cmp	r3, #33	@ 0x21
 80061ee:	d121      	bne.n	8006234 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	685a      	ldr	r2, [r3, #4]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80061fe:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800620e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2220      	movs	r2, #32
 800621a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2200      	movs	r2, #0
 8006222:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f7ff fe36 	bl	8005e98 <HAL_I2C_MemTxCpltCallback>
}
 800622c:	e002      	b.n	8006234 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7ff fc6c 	bl	8005b0c <I2C_Flush_DR>
}
 8006234:	bf00      	nop
 8006236:	3710      	adds	r7, #16
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800624a:	b2db      	uxtb	r3, r3
 800624c:	2b22      	cmp	r3, #34	@ 0x22
 800624e:	f040 80b9 	bne.w	80063c4 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006256:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800625c:	b29b      	uxth	r3, r3
 800625e:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	2b03      	cmp	r3, #3
 8006264:	d921      	bls.n	80062aa <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	691a      	ldr	r2, [r3, #16]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006270:	b2d2      	uxtb	r2, r2
 8006272:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006278:	1c5a      	adds	r2, r3, #1
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006282:	b29b      	uxth	r3, r3
 8006284:	3b01      	subs	r3, #1
 8006286:	b29a      	uxth	r2, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006290:	b29b      	uxth	r3, r3
 8006292:	2b03      	cmp	r3, #3
 8006294:	f040 8096 	bne.w	80063c4 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	685a      	ldr	r2, [r3, #4]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062a6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80062a8:	e08c      	b.n	80063c4 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ae:	2b02      	cmp	r3, #2
 80062b0:	d07f      	beq.n	80063b2 <I2C_MasterReceive_RXNE+0x176>
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d002      	beq.n	80062be <I2C_MasterReceive_RXNE+0x82>
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d179      	bne.n	80063b2 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 ffcc 	bl	800725c <I2C_WaitOnSTOPRequestThroughIT>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d14c      	bne.n	8006364 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062d8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	685a      	ldr	r2, [r3, #4]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80062e8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	691a      	ldr	r2, [r3, #16]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f4:	b2d2      	uxtb	r2, r2
 80062f6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062fc:	1c5a      	adds	r2, r3, #1
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006306:	b29b      	uxth	r3, r3
 8006308:	3b01      	subs	r3, #1
 800630a:	b29a      	uxth	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2220      	movs	r2, #32
 8006314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800631e:	b2db      	uxtb	r3, r3
 8006320:	2b40      	cmp	r3, #64	@ 0x40
 8006322:	d10a      	bne.n	800633a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2200      	movs	r2, #0
 8006330:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f7ff fdba 	bl	8005eac <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006338:	e044      	b.n	80063c4 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2b08      	cmp	r3, #8
 8006346:	d002      	beq.n	800634e <I2C_MasterReceive_RXNE+0x112>
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2b20      	cmp	r3, #32
 800634c:	d103      	bne.n	8006356 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	631a      	str	r2, [r3, #48]	@ 0x30
 8006354:	e002      	b.n	800635c <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2212      	movs	r2, #18
 800635a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f7ff fd65 	bl	8005e2c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006362:	e02f      	b.n	80063c4 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	685a      	ldr	r2, [r3, #4]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006372:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	691a      	ldr	r2, [r3, #16]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800637e:	b2d2      	uxtb	r2, r2
 8006380:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006386:	1c5a      	adds	r2, r3, #1
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006390:	b29b      	uxth	r3, r3
 8006392:	3b01      	subs	r3, #1
 8006394:	b29a      	uxth	r2, r3
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2220      	movs	r2, #32
 800639e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f7ff fd88 	bl	8005ec0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80063b0:	e008      	b.n	80063c4 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	685a      	ldr	r2, [r3, #4]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063c0:	605a      	str	r2, [r3, #4]
}
 80063c2:	e7ff      	b.n	80063c4 <I2C_MasterReceive_RXNE+0x188>
 80063c4:	bf00      	nop
 80063c6:	3710      	adds	r7, #16
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b084      	sub	sp, #16
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d8:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063de:	b29b      	uxth	r3, r3
 80063e0:	2b04      	cmp	r3, #4
 80063e2:	d11b      	bne.n	800641c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063f2:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	691a      	ldr	r2, [r3, #16]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063fe:	b2d2      	uxtb	r2, r2
 8006400:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006406:	1c5a      	adds	r2, r3, #1
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006410:	b29b      	uxth	r3, r3
 8006412:	3b01      	subs	r3, #1
 8006414:	b29a      	uxth	r2, r3
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800641a:	e0c8      	b.n	80065ae <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006420:	b29b      	uxth	r3, r3
 8006422:	2b03      	cmp	r3, #3
 8006424:	d129      	bne.n	800647a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	685a      	ldr	r2, [r3, #4]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006434:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2b04      	cmp	r3, #4
 800643a:	d00a      	beq.n	8006452 <I2C_MasterReceive_BTF+0x86>
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2b02      	cmp	r3, #2
 8006440:	d007      	beq.n	8006452 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006450:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	691a      	ldr	r2, [r3, #16]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800645c:	b2d2      	uxtb	r2, r2
 800645e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006464:	1c5a      	adds	r2, r3, #1
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800646e:	b29b      	uxth	r3, r3
 8006470:	3b01      	subs	r3, #1
 8006472:	b29a      	uxth	r2, r3
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006478:	e099      	b.n	80065ae <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800647e:	b29b      	uxth	r3, r3
 8006480:	2b02      	cmp	r3, #2
 8006482:	f040 8081 	bne.w	8006588 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2b01      	cmp	r3, #1
 800648a:	d002      	beq.n	8006492 <I2C_MasterReceive_BTF+0xc6>
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2b10      	cmp	r3, #16
 8006490:	d108      	bne.n	80064a4 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064a0:	601a      	str	r2, [r3, #0]
 80064a2:	e019      	b.n	80064d8 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2b04      	cmp	r3, #4
 80064a8:	d002      	beq.n	80064b0 <I2C_MasterReceive_BTF+0xe4>
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d108      	bne.n	80064c2 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80064be:	601a      	str	r2, [r3, #0]
 80064c0:	e00a      	b.n	80064d8 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2b10      	cmp	r3, #16
 80064c6:	d007      	beq.n	80064d8 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064d6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	691a      	ldr	r2, [r3, #16]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e2:	b2d2      	uxtb	r2, r2
 80064e4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ea:	1c5a      	adds	r2, r3, #1
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	3b01      	subs	r3, #1
 80064f8:	b29a      	uxth	r2, r3
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	691a      	ldr	r2, [r3, #16]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006508:	b2d2      	uxtb	r2, r2
 800650a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006510:	1c5a      	adds	r2, r3, #1
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800651a:	b29b      	uxth	r3, r3
 800651c:	3b01      	subs	r3, #1
 800651e:	b29a      	uxth	r2, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	685a      	ldr	r2, [r3, #4]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006532:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2220      	movs	r2, #32
 8006538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006542:	b2db      	uxtb	r3, r3
 8006544:	2b40      	cmp	r3, #64	@ 0x40
 8006546:	d10a      	bne.n	800655e <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f7ff fca8 	bl	8005eac <HAL_I2C_MemRxCpltCallback>
}
 800655c:	e027      	b.n	80065ae <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2b08      	cmp	r3, #8
 800656a:	d002      	beq.n	8006572 <I2C_MasterReceive_BTF+0x1a6>
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2b20      	cmp	r3, #32
 8006570:	d103      	bne.n	800657a <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	631a      	str	r2, [r3, #48]	@ 0x30
 8006578:	e002      	b.n	8006580 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2212      	movs	r2, #18
 800657e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f7ff fc53 	bl	8005e2c <HAL_I2C_MasterRxCpltCallback>
}
 8006586:	e012      	b.n	80065ae <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	691a      	ldr	r2, [r3, #16]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006592:	b2d2      	uxtb	r2, r2
 8006594:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800659a:	1c5a      	adds	r2, r3, #1
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	3b01      	subs	r3, #1
 80065a8:	b29a      	uxth	r2, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80065ae:	bf00      	nop
 80065b0:	3710      	adds	r7, #16
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}

080065b6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b083      	sub	sp, #12
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b40      	cmp	r3, #64	@ 0x40
 80065c8:	d117      	bne.n	80065fa <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d109      	bne.n	80065e6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	461a      	mov	r2, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80065e2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80065e4:	e067      	b.n	80066b6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	f043 0301 	orr.w	r3, r3, #1
 80065f0:	b2da      	uxtb	r2, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	611a      	str	r2, [r3, #16]
}
 80065f8:	e05d      	b.n	80066b6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006602:	d133      	bne.n	800666c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800660a:	b2db      	uxtb	r3, r3
 800660c:	2b21      	cmp	r3, #33	@ 0x21
 800660e:	d109      	bne.n	8006624 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006614:	b2db      	uxtb	r3, r3
 8006616:	461a      	mov	r2, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006620:	611a      	str	r2, [r3, #16]
 8006622:	e008      	b.n	8006636 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006628:	b2db      	uxtb	r3, r3
 800662a:	f043 0301 	orr.w	r3, r3, #1
 800662e:	b2da      	uxtb	r2, r3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800663a:	2b00      	cmp	r3, #0
 800663c:	d004      	beq.n	8006648 <I2C_Master_SB+0x92>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006644:	2b00      	cmp	r3, #0
 8006646:	d108      	bne.n	800665a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800664c:	2b00      	cmp	r3, #0
 800664e:	d032      	beq.n	80066b6 <I2C_Master_SB+0x100>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006656:	2b00      	cmp	r3, #0
 8006658:	d02d      	beq.n	80066b6 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	685a      	ldr	r2, [r3, #4]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006668:	605a      	str	r2, [r3, #4]
}
 800666a:	e024      	b.n	80066b6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006670:	2b00      	cmp	r3, #0
 8006672:	d10e      	bne.n	8006692 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006678:	b29b      	uxth	r3, r3
 800667a:	11db      	asrs	r3, r3, #7
 800667c:	b2db      	uxtb	r3, r3
 800667e:	f003 0306 	and.w	r3, r3, #6
 8006682:	b2db      	uxtb	r3, r3
 8006684:	f063 030f 	orn	r3, r3, #15
 8006688:	b2da      	uxtb	r2, r3
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	611a      	str	r2, [r3, #16]
}
 8006690:	e011      	b.n	80066b6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006696:	2b01      	cmp	r3, #1
 8006698:	d10d      	bne.n	80066b6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800669e:	b29b      	uxth	r3, r3
 80066a0:	11db      	asrs	r3, r3, #7
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	f003 0306 	and.w	r3, r3, #6
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	f063 030e 	orn	r3, r3, #14
 80066ae:	b2da      	uxtb	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	611a      	str	r2, [r3, #16]
}
 80066b6:	bf00      	nop
 80066b8:	370c      	adds	r7, #12
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr

080066c2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80066c2:	b480      	push	{r7}
 80066c4:	b083      	sub	sp, #12
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066ce:	b2da      	uxtb	r2, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d004      	beq.n	80066e8 <I2C_Master_ADD10+0x26>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d108      	bne.n	80066fa <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d00c      	beq.n	800670a <I2C_Master_ADD10+0x48>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d007      	beq.n	800670a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	685a      	ldr	r2, [r3, #4]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006708:	605a      	str	r2, [r3, #4]
  }
}
 800670a:	bf00      	nop
 800670c:	370c      	adds	r7, #12
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr

08006716 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006716:	b480      	push	{r7}
 8006718:	b091      	sub	sp, #68	@ 0x44
 800671a:	af00      	add	r7, sp, #0
 800671c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006724:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800672c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006732:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800673a:	b2db      	uxtb	r3, r3
 800673c:	2b22      	cmp	r3, #34	@ 0x22
 800673e:	f040 8169 	bne.w	8006a14 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006746:	2b00      	cmp	r3, #0
 8006748:	d10f      	bne.n	800676a <I2C_Master_ADDR+0x54>
 800674a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800674e:	2b40      	cmp	r3, #64	@ 0x40
 8006750:	d10b      	bne.n	800676a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006752:	2300      	movs	r3, #0
 8006754:	633b      	str	r3, [r7, #48]	@ 0x30
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	695b      	ldr	r3, [r3, #20]
 800675c:	633b      	str	r3, [r7, #48]	@ 0x30
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	699b      	ldr	r3, [r3, #24]
 8006764:	633b      	str	r3, [r7, #48]	@ 0x30
 8006766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006768:	e160      	b.n	8006a2c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800676e:	2b00      	cmp	r3, #0
 8006770:	d11d      	bne.n	80067ae <I2C_Master_ADDR+0x98>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800677a:	d118      	bne.n	80067ae <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800677c:	2300      	movs	r3, #0
 800677e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	695b      	ldr	r3, [r3, #20]
 8006786:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	699b      	ldr	r3, [r3, #24]
 800678e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80067a0:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067a6:	1c5a      	adds	r2, r3, #1
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	651a      	str	r2, [r3, #80]	@ 0x50
 80067ac:	e13e      	b.n	8006a2c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067b2:	b29b      	uxth	r3, r3
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d113      	bne.n	80067e0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067b8:	2300      	movs	r3, #0
 80067ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	695b      	ldr	r3, [r3, #20]
 80067c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	699b      	ldr	r3, [r3, #24]
 80067ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067dc:	601a      	str	r2, [r3, #0]
 80067de:	e115      	b.n	8006a0c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	f040 808a 	bne.w	8006900 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80067ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ee:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80067f2:	d137      	bne.n	8006864 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006802:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800680e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006812:	d113      	bne.n	800683c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006822:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006824:	2300      	movs	r3, #0
 8006826:	627b      	str	r3, [r7, #36]	@ 0x24
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	695b      	ldr	r3, [r3, #20]
 800682e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	699b      	ldr	r3, [r3, #24]
 8006836:	627b      	str	r3, [r7, #36]	@ 0x24
 8006838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683a:	e0e7      	b.n	8006a0c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800683c:	2300      	movs	r3, #0
 800683e:	623b      	str	r3, [r7, #32]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	695b      	ldr	r3, [r3, #20]
 8006846:	623b      	str	r3, [r7, #32]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	623b      	str	r3, [r7, #32]
 8006850:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006860:	601a      	str	r2, [r3, #0]
 8006862:	e0d3      	b.n	8006a0c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006866:	2b08      	cmp	r3, #8
 8006868:	d02e      	beq.n	80068c8 <I2C_Master_ADDR+0x1b2>
 800686a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686c:	2b20      	cmp	r3, #32
 800686e:	d02b      	beq.n	80068c8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006872:	2b12      	cmp	r3, #18
 8006874:	d102      	bne.n	800687c <I2C_Master_ADDR+0x166>
 8006876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006878:	2b01      	cmp	r3, #1
 800687a:	d125      	bne.n	80068c8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800687c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687e:	2b04      	cmp	r3, #4
 8006880:	d00e      	beq.n	80068a0 <I2C_Master_ADDR+0x18a>
 8006882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006884:	2b02      	cmp	r3, #2
 8006886:	d00b      	beq.n	80068a0 <I2C_Master_ADDR+0x18a>
 8006888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800688a:	2b10      	cmp	r3, #16
 800688c:	d008      	beq.n	80068a0 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800689c:	601a      	str	r2, [r3, #0]
 800689e:	e007      	b.n	80068b0 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80068ae:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068b0:	2300      	movs	r3, #0
 80068b2:	61fb      	str	r3, [r7, #28]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	61fb      	str	r3, [r7, #28]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	699b      	ldr	r3, [r3, #24]
 80068c2:	61fb      	str	r3, [r7, #28]
 80068c4:	69fb      	ldr	r3, [r7, #28]
 80068c6:	e0a1      	b.n	8006a0c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068d6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068d8:	2300      	movs	r3, #0
 80068da:	61bb      	str	r3, [r7, #24]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	695b      	ldr	r3, [r3, #20]
 80068e2:	61bb      	str	r3, [r7, #24]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	61bb      	str	r3, [r7, #24]
 80068ec:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068fc:	601a      	str	r2, [r3, #0]
 80068fe:	e085      	b.n	8006a0c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006904:	b29b      	uxth	r3, r3
 8006906:	2b02      	cmp	r3, #2
 8006908:	d14d      	bne.n	80069a6 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800690a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800690c:	2b04      	cmp	r3, #4
 800690e:	d016      	beq.n	800693e <I2C_Master_ADDR+0x228>
 8006910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006912:	2b02      	cmp	r3, #2
 8006914:	d013      	beq.n	800693e <I2C_Master_ADDR+0x228>
 8006916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006918:	2b10      	cmp	r3, #16
 800691a:	d010      	beq.n	800693e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800692a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800693a:	601a      	str	r2, [r3, #0]
 800693c:	e007      	b.n	800694e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800694c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006958:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800695c:	d117      	bne.n	800698e <I2C_Master_ADDR+0x278>
 800695e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006960:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006964:	d00b      	beq.n	800697e <I2C_Master_ADDR+0x268>
 8006966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006968:	2b01      	cmp	r3, #1
 800696a:	d008      	beq.n	800697e <I2C_Master_ADDR+0x268>
 800696c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800696e:	2b08      	cmp	r3, #8
 8006970:	d005      	beq.n	800697e <I2C_Master_ADDR+0x268>
 8006972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006974:	2b10      	cmp	r3, #16
 8006976:	d002      	beq.n	800697e <I2C_Master_ADDR+0x268>
 8006978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800697a:	2b20      	cmp	r3, #32
 800697c:	d107      	bne.n	800698e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	685a      	ldr	r2, [r3, #4]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800698c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800698e:	2300      	movs	r3, #0
 8006990:	617b      	str	r3, [r7, #20]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	695b      	ldr	r3, [r3, #20]
 8006998:	617b      	str	r3, [r7, #20]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	699b      	ldr	r3, [r3, #24]
 80069a0:	617b      	str	r3, [r7, #20]
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	e032      	b.n	8006a0c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80069b4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069c4:	d117      	bne.n	80069f6 <I2C_Master_ADDR+0x2e0>
 80069c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069c8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80069cc:	d00b      	beq.n	80069e6 <I2C_Master_ADDR+0x2d0>
 80069ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d008      	beq.n	80069e6 <I2C_Master_ADDR+0x2d0>
 80069d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d6:	2b08      	cmp	r3, #8
 80069d8:	d005      	beq.n	80069e6 <I2C_Master_ADDR+0x2d0>
 80069da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069dc:	2b10      	cmp	r3, #16
 80069de:	d002      	beq.n	80069e6 <I2C_Master_ADDR+0x2d0>
 80069e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e2:	2b20      	cmp	r3, #32
 80069e4:	d107      	bne.n	80069f6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	685a      	ldr	r2, [r3, #4]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80069f4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069f6:	2300      	movs	r3, #0
 80069f8:	613b      	str	r3, [r7, #16]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	695b      	ldr	r3, [r3, #20]
 8006a00:	613b      	str	r3, [r7, #16]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	699b      	ldr	r3, [r3, #24]
 8006a08:	613b      	str	r3, [r7, #16]
 8006a0a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006a12:	e00b      	b.n	8006a2c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a14:	2300      	movs	r3, #0
 8006a16:	60fb      	str	r3, [r7, #12]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	695b      	ldr	r3, [r3, #20]
 8006a1e:	60fb      	str	r3, [r7, #12]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	699b      	ldr	r3, [r3, #24]
 8006a26:	60fb      	str	r3, [r7, #12]
 8006a28:	68fb      	ldr	r3, [r7, #12]
}
 8006a2a:	e7ff      	b.n	8006a2c <I2C_Master_ADDR+0x316>
 8006a2c:	bf00      	nop
 8006a2e:	3744      	adds	r7, #68	@ 0x44
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b084      	sub	sp, #16
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a46:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d02b      	beq.n	8006aaa <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a56:	781a      	ldrb	r2, [r3, #0]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a62:	1c5a      	adds	r2, r3, #1
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	b29a      	uxth	r2, r3
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d114      	bne.n	8006aaa <I2C_SlaveTransmit_TXE+0x72>
 8006a80:	7bfb      	ldrb	r3, [r7, #15]
 8006a82:	2b29      	cmp	r3, #41	@ 0x29
 8006a84:	d111      	bne.n	8006aaa <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a94:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2221      	movs	r2, #33	@ 0x21
 8006a9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2228      	movs	r2, #40	@ 0x28
 8006aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f7ff f9cb 	bl	8005e40 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006aaa:	bf00      	nop
 8006aac:	3710      	adds	r7, #16
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}

08006ab2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006ab2:	b480      	push	{r7}
 8006ab4:	b083      	sub	sp, #12
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d011      	beq.n	8006ae8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac8:	781a      	ldrb	r2, [r3, #0]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad4:	1c5a      	adds	r2, r3, #1
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	3b01      	subs	r3, #1
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006ae8:	bf00      	nop
 8006aea:	370c      	adds	r7, #12
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b084      	sub	sp, #16
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b02:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d02c      	beq.n	8006b68 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	691a      	ldr	r2, [r3, #16]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b18:	b2d2      	uxtb	r2, r2
 8006b1a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b20:	1c5a      	adds	r2, r3, #1
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d114      	bne.n	8006b68 <I2C_SlaveReceive_RXNE+0x74>
 8006b3e:	7bfb      	ldrb	r3, [r7, #15]
 8006b40:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b42:	d111      	bne.n	8006b68 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	685a      	ldr	r2, [r3, #4]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b52:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2222      	movs	r2, #34	@ 0x22
 8006b58:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2228      	movs	r2, #40	@ 0x28
 8006b5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f7ff f976 	bl	8005e54 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006b68:	bf00      	nop
 8006b6a:	3710      	adds	r7, #16
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d012      	beq.n	8006ba8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	691a      	ldr	r2, [r3, #16]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b8c:	b2d2      	uxtb	r2, r2
 8006b8e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b94:	1c5a      	adds	r2, r3, #1
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	b29a      	uxth	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006ba8:	bf00      	nop
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b084      	sub	sp, #16
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
 8006bbc:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bc8:	b2db      	uxtb	r3, r3
 8006bca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006bce:	2b28      	cmp	r3, #40	@ 0x28
 8006bd0:	d127      	bne.n	8006c22 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	685a      	ldr	r2, [r3, #4]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006be0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	089b      	lsrs	r3, r3, #2
 8006be6:	f003 0301 	and.w	r3, r3, #1
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d101      	bne.n	8006bf2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	09db      	lsrs	r3, r3, #7
 8006bf6:	f003 0301 	and.w	r3, r3, #1
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d103      	bne.n	8006c06 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	68db      	ldr	r3, [r3, #12]
 8006c02:	81bb      	strh	r3, [r7, #12]
 8006c04:	e002      	b.n	8006c0c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	699b      	ldr	r3, [r3, #24]
 8006c0a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006c14:	89ba      	ldrh	r2, [r7, #12]
 8006c16:	7bfb      	ldrb	r3, [r7, #15]
 8006c18:	4619      	mov	r1, r3
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f7ff f924 	bl	8005e68 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006c20:	e00e      	b.n	8006c40 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c22:	2300      	movs	r3, #0
 8006c24:	60bb      	str	r3, [r7, #8]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	695b      	ldr	r3, [r3, #20]
 8006c2c:	60bb      	str	r3, [r7, #8]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	699b      	ldr	r3, [r3, #24]
 8006c34:	60bb      	str	r3, [r7, #8]
 8006c36:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006c40:	bf00      	nop
 8006c42:	3710      	adds	r7, #16
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b084      	sub	sp, #16
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c56:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	685a      	ldr	r2, [r3, #4]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006c66:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006c68:	2300      	movs	r3, #0
 8006c6a:	60bb      	str	r3, [r7, #8]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	695b      	ldr	r3, [r3, #20]
 8006c72:	60bb      	str	r3, [r7, #8]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f042 0201 	orr.w	r2, r2, #1
 8006c82:	601a      	str	r2, [r3, #0]
 8006c84:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c94:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ca0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ca4:	d172      	bne.n	8006d8c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006ca6:	7bfb      	ldrb	r3, [r7, #15]
 8006ca8:	2b22      	cmp	r3, #34	@ 0x22
 8006caa:	d002      	beq.n	8006cb2 <I2C_Slave_STOPF+0x6a>
 8006cac:	7bfb      	ldrb	r3, [r7, #15]
 8006cae:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cb0:	d135      	bne.n	8006d1e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	b29a      	uxth	r2, r3
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d005      	beq.n	8006cd6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cce:	f043 0204 	orr.w	r2, r3, #4
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	685a      	ldr	r2, [r3, #4]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006ce4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7fe fb02 	bl	80052f4 <HAL_DMA_GetState>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d049      	beq.n	8006d8a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cfa:	4a69      	ldr	r2, [pc, #420]	@ (8006ea0 <I2C_Slave_STOPF+0x258>)
 8006cfc:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d02:	4618      	mov	r0, r3
 8006d04:	f7fe f94a 	bl	8004f9c <HAL_DMA_Abort_IT>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d03d      	beq.n	8006d8a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d14:	687a      	ldr	r2, [r7, #4]
 8006d16:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006d18:	4610      	mov	r0, r2
 8006d1a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006d1c:	e035      	b.n	8006d8a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	b29a      	uxth	r2, r3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d005      	beq.n	8006d42 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d3a:	f043 0204 	orr.w	r2, r3, #4
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	685a      	ldr	r2, [r3, #4]
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d50:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d56:	4618      	mov	r0, r3
 8006d58:	f7fe facc 	bl	80052f4 <HAL_DMA_GetState>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d014      	beq.n	8006d8c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d66:	4a4e      	ldr	r2, [pc, #312]	@ (8006ea0 <I2C_Slave_STOPF+0x258>)
 8006d68:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7fe f914 	bl	8004f9c <HAL_DMA_Abort_IT>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d008      	beq.n	8006d8c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006d84:	4610      	mov	r0, r2
 8006d86:	4798      	blx	r3
 8006d88:	e000      	b.n	8006d8c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006d8a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d03e      	beq.n	8006e14 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	695b      	ldr	r3, [r3, #20]
 8006d9c:	f003 0304 	and.w	r3, r3, #4
 8006da0:	2b04      	cmp	r3, #4
 8006da2:	d112      	bne.n	8006dca <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	691a      	ldr	r2, [r3, #16]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dae:	b2d2      	uxtb	r2, r2
 8006db0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006db6:	1c5a      	adds	r2, r3, #1
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dc0:	b29b      	uxth	r3, r3
 8006dc2:	3b01      	subs	r3, #1
 8006dc4:	b29a      	uxth	r2, r3
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	695b      	ldr	r3, [r3, #20]
 8006dd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dd4:	2b40      	cmp	r3, #64	@ 0x40
 8006dd6:	d112      	bne.n	8006dfe <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	691a      	ldr	r2, [r3, #16]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006de2:	b2d2      	uxtb	r2, r2
 8006de4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dea:	1c5a      	adds	r2, r3, #1
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	3b01      	subs	r3, #1
 8006df8:	b29a      	uxth	r2, r3
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d005      	beq.n	8006e14 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e0c:	f043 0204 	orr.w	r2, r3, #4
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d003      	beq.n	8006e24 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	f000 f843 	bl	8006ea8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006e22:	e039      	b.n	8006e98 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006e24:	7bfb      	ldrb	r3, [r7, #15]
 8006e26:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e28:	d109      	bne.n	8006e3e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2228      	movs	r2, #40	@ 0x28
 8006e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	f7ff f80b 	bl	8005e54 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e44:	b2db      	uxtb	r3, r3
 8006e46:	2b28      	cmp	r3, #40	@ 0x28
 8006e48:	d111      	bne.n	8006e6e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a15      	ldr	r2, [pc, #84]	@ (8006ea4 <I2C_Slave_STOPF+0x25c>)
 8006e4e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2220      	movs	r2, #32
 8006e5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f7ff f80c 	bl	8005e84 <HAL_I2C_ListenCpltCallback>
}
 8006e6c:	e014      	b.n	8006e98 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e72:	2b22      	cmp	r3, #34	@ 0x22
 8006e74:	d002      	beq.n	8006e7c <I2C_Slave_STOPF+0x234>
 8006e76:	7bfb      	ldrb	r3, [r7, #15]
 8006e78:	2b22      	cmp	r3, #34	@ 0x22
 8006e7a:	d10d      	bne.n	8006e98 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2220      	movs	r2, #32
 8006e86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f7fe ffde 	bl	8005e54 <HAL_I2C_SlaveRxCpltCallback>
}
 8006e98:	bf00      	nop
 8006e9a:	3710      	adds	r7, #16
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}
 8006ea0:	0800710d 	.word	0x0800710d
 8006ea4:	ffff0000 	.word	0xffff0000

08006ea8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006eb6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006ebe:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006ec0:	7bbb      	ldrb	r3, [r7, #14]
 8006ec2:	2b10      	cmp	r3, #16
 8006ec4:	d002      	beq.n	8006ecc <I2C_ITError+0x24>
 8006ec6:	7bbb      	ldrb	r3, [r7, #14]
 8006ec8:	2b40      	cmp	r3, #64	@ 0x40
 8006eca:	d10a      	bne.n	8006ee2 <I2C_ITError+0x3a>
 8006ecc:	7bfb      	ldrb	r3, [r7, #15]
 8006ece:	2b22      	cmp	r3, #34	@ 0x22
 8006ed0:	d107      	bne.n	8006ee2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006ee0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006ee2:	7bfb      	ldrb	r3, [r7, #15]
 8006ee4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006ee8:	2b28      	cmp	r3, #40	@ 0x28
 8006eea:	d107      	bne.n	8006efc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2228      	movs	r2, #40	@ 0x28
 8006ef6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006efa:	e015      	b.n	8006f28 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f0a:	d00a      	beq.n	8006f22 <I2C_ITError+0x7a>
 8006f0c:	7bfb      	ldrb	r3, [r7, #15]
 8006f0e:	2b60      	cmp	r3, #96	@ 0x60
 8006f10:	d007      	beq.n	8006f22 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2220      	movs	r2, #32
 8006f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f36:	d162      	bne.n	8006ffe <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	685a      	ldr	r2, [r3, #4]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006f46:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d020      	beq.n	8006f98 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f5a:	4a6a      	ldr	r2, [pc, #424]	@ (8007104 <I2C_ITError+0x25c>)
 8006f5c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f62:	4618      	mov	r0, r3
 8006f64:	f7fe f81a 	bl	8004f9c <HAL_DMA_Abort_IT>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f000 8089 	beq.w	8007082 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f022 0201 	bic.w	r2, r2, #1
 8006f7e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2220      	movs	r2, #32
 8006f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f8e:	687a      	ldr	r2, [r7, #4]
 8006f90:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006f92:	4610      	mov	r0, r2
 8006f94:	4798      	blx	r3
 8006f96:	e074      	b.n	8007082 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f9c:	4a59      	ldr	r2, [pc, #356]	@ (8007104 <I2C_ITError+0x25c>)
 8006f9e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f7fd fff9 	bl	8004f9c <HAL_DMA_Abort_IT>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d068      	beq.n	8007082 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	695b      	ldr	r3, [r3, #20]
 8006fb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fba:	2b40      	cmp	r3, #64	@ 0x40
 8006fbc:	d10b      	bne.n	8006fd6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	691a      	ldr	r2, [r3, #16]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc8:	b2d2      	uxtb	r2, r2
 8006fca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd0:	1c5a      	adds	r2, r3, #1
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f022 0201 	bic.w	r2, r2, #1
 8006fe4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2220      	movs	r2, #32
 8006fea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006ff8:	4610      	mov	r0, r2
 8006ffa:	4798      	blx	r3
 8006ffc:	e041      	b.n	8007082 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007004:	b2db      	uxtb	r3, r3
 8007006:	2b60      	cmp	r3, #96	@ 0x60
 8007008:	d125      	bne.n	8007056 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2220      	movs	r2, #32
 800700e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	695b      	ldr	r3, [r3, #20]
 800701e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007022:	2b40      	cmp	r3, #64	@ 0x40
 8007024:	d10b      	bne.n	800703e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	691a      	ldr	r2, [r3, #16]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007030:	b2d2      	uxtb	r2, r2
 8007032:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007038:	1c5a      	adds	r2, r3, #1
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f022 0201 	bic.w	r2, r2, #1
 800704c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f7fe ff40 	bl	8005ed4 <HAL_I2C_AbortCpltCallback>
 8007054:	e015      	b.n	8007082 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	695b      	ldr	r3, [r3, #20]
 800705c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007060:	2b40      	cmp	r3, #64	@ 0x40
 8007062:	d10b      	bne.n	800707c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	691a      	ldr	r2, [r3, #16]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800706e:	b2d2      	uxtb	r2, r2
 8007070:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007076:	1c5a      	adds	r2, r3, #1
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f7fe ff1f 	bl	8005ec0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007086:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	f003 0301 	and.w	r3, r3, #1
 800708e:	2b00      	cmp	r3, #0
 8007090:	d10e      	bne.n	80070b0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007098:	2b00      	cmp	r3, #0
 800709a:	d109      	bne.n	80070b0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d104      	bne.n	80070b0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d007      	beq.n	80070c0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	685a      	ldr	r2, [r3, #4]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80070be:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070c6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070cc:	f003 0304 	and.w	r3, r3, #4
 80070d0:	2b04      	cmp	r3, #4
 80070d2:	d113      	bne.n	80070fc <I2C_ITError+0x254>
 80070d4:	7bfb      	ldrb	r3, [r7, #15]
 80070d6:	2b28      	cmp	r3, #40	@ 0x28
 80070d8:	d110      	bne.n	80070fc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	4a0a      	ldr	r2, [pc, #40]	@ (8007108 <I2C_ITError+0x260>)
 80070de:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2220      	movs	r2, #32
 80070ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f7fe fec4 	bl	8005e84 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80070fc:	bf00      	nop
 80070fe:	3710      	adds	r7, #16
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}
 8007104:	0800710d 	.word	0x0800710d
 8007108:	ffff0000 	.word	0xffff0000

0800710c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b086      	sub	sp, #24
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007114:	2300      	movs	r3, #0
 8007116:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800711c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007124:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007126:	4b4b      	ldr	r3, [pc, #300]	@ (8007254 <I2C_DMAAbort+0x148>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	08db      	lsrs	r3, r3, #3
 800712c:	4a4a      	ldr	r2, [pc, #296]	@ (8007258 <I2C_DMAAbort+0x14c>)
 800712e:	fba2 2303 	umull	r2, r3, r2, r3
 8007132:	0a1a      	lsrs	r2, r3, #8
 8007134:	4613      	mov	r3, r2
 8007136:	009b      	lsls	r3, r3, #2
 8007138:	4413      	add	r3, r2
 800713a:	00da      	lsls	r2, r3, #3
 800713c:	1ad3      	subs	r3, r2, r3
 800713e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d106      	bne.n	8007154 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800714a:	f043 0220 	orr.w	r2, r3, #32
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8007152:	e00a      	b.n	800716a <I2C_DMAAbort+0x5e>
    }
    count--;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	3b01      	subs	r3, #1
 8007158:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007168:	d0ea      	beq.n	8007140 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800716e:	2b00      	cmp	r3, #0
 8007170:	d003      	beq.n	800717a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007176:	2200      	movs	r2, #0
 8007178:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800717e:	2b00      	cmp	r3, #0
 8007180:	d003      	beq.n	800718a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007186:	2200      	movs	r2, #0
 8007188:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007198:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	2200      	movs	r2, #0
 800719e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d003      	beq.n	80071b0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071ac:	2200      	movs	r2, #0
 80071ae:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d003      	beq.n	80071c0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071bc:	2200      	movs	r2, #0
 80071be:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	681a      	ldr	r2, [r3, #0]
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f022 0201 	bic.w	r2, r2, #1
 80071ce:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	2b60      	cmp	r3, #96	@ 0x60
 80071da:	d10e      	bne.n	80071fa <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	2220      	movs	r2, #32
 80071e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	2200      	movs	r2, #0
 80071e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	2200      	movs	r2, #0
 80071f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80071f2:	6978      	ldr	r0, [r7, #20]
 80071f4:	f7fe fe6e 	bl	8005ed4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80071f8:	e027      	b.n	800724a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80071fa:	7cfb      	ldrb	r3, [r7, #19]
 80071fc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007200:	2b28      	cmp	r3, #40	@ 0x28
 8007202:	d117      	bne.n	8007234 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f042 0201 	orr.w	r2, r2, #1
 8007212:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	681a      	ldr	r2, [r3, #0]
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007222:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	2200      	movs	r2, #0
 8007228:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	2228      	movs	r2, #40	@ 0x28
 800722e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007232:	e007      	b.n	8007244 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	2220      	movs	r2, #32
 8007238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	2200      	movs	r2, #0
 8007240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007244:	6978      	ldr	r0, [r7, #20]
 8007246:	f7fe fe3b 	bl	8005ec0 <HAL_I2C_ErrorCallback>
}
 800724a:	bf00      	nop
 800724c:	3718      	adds	r7, #24
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	2000005c 	.word	0x2000005c
 8007258:	14f8b589 	.word	0x14f8b589

0800725c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800725c:	b480      	push	{r7}
 800725e:	b085      	sub	sp, #20
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007264:	2300      	movs	r3, #0
 8007266:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007268:	4b13      	ldr	r3, [pc, #76]	@ (80072b8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	08db      	lsrs	r3, r3, #3
 800726e:	4a13      	ldr	r2, [pc, #76]	@ (80072bc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007270:	fba2 2303 	umull	r2, r3, r2, r3
 8007274:	0a1a      	lsrs	r2, r3, #8
 8007276:	4613      	mov	r3, r2
 8007278:	009b      	lsls	r3, r3, #2
 800727a:	4413      	add	r3, r2
 800727c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	3b01      	subs	r3, #1
 8007282:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d107      	bne.n	800729a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800728e:	f043 0220 	orr.w	r2, r3, #32
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e008      	b.n	80072ac <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072a8:	d0e9      	beq.n	800727e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80072aa:	2300      	movs	r3, #0
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3714      	adds	r7, #20
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr
 80072b8:	2000005c 	.word	0x2000005c
 80072bc:	14f8b589 	.word	0x14f8b589

080072c0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b083      	sub	sp, #12
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072cc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80072d0:	d103      	bne.n	80072da <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2201      	movs	r2, #1
 80072d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80072d8:	e007      	b.n	80072ea <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072de:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80072e2:	d102      	bne.n	80072ea <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2208      	movs	r2, #8
 80072e8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80072ea:	bf00      	nop
 80072ec:	370c      	adds	r7, #12
 80072ee:	46bd      	mov	sp, r7
 80072f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f4:	4770      	bx	lr

080072f6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80072f6:	b580      	push	{r7, lr}
 80072f8:	b086      	sub	sp, #24
 80072fa:	af02      	add	r7, sp, #8
 80072fc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d101      	bne.n	8007308 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007304:	2301      	movs	r3, #1
 8007306:	e101      	b.n	800750c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8007314:	b2db      	uxtb	r3, r3
 8007316:	2b00      	cmp	r3, #0
 8007318:	d106      	bne.n	8007328 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f007 ff9c 	bl	800f260 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2203      	movs	r2, #3
 800732c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007336:	d102      	bne.n	800733e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2200      	movs	r2, #0
 800733c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4618      	mov	r0, r3
 8007344:	f004 fabd 	bl	800b8c2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6818      	ldr	r0, [r3, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	7c1a      	ldrb	r2, [r3, #16]
 8007350:	f88d 2000 	strb.w	r2, [sp]
 8007354:	3304      	adds	r3, #4
 8007356:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007358:	f004 f99c 	bl	800b694 <USB_CoreInit>
 800735c:	4603      	mov	r3, r0
 800735e:	2b00      	cmp	r3, #0
 8007360:	d005      	beq.n	800736e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2202      	movs	r2, #2
 8007366:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e0ce      	b.n	800750c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	2100      	movs	r1, #0
 8007374:	4618      	mov	r0, r3
 8007376:	f004 fab5 	bl	800b8e4 <USB_SetCurrentMode>
 800737a:	4603      	mov	r3, r0
 800737c:	2b00      	cmp	r3, #0
 800737e:	d005      	beq.n	800738c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2202      	movs	r2, #2
 8007384:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	e0bf      	b.n	800750c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800738c:	2300      	movs	r3, #0
 800738e:	73fb      	strb	r3, [r7, #15]
 8007390:	e04a      	b.n	8007428 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007392:	7bfa      	ldrb	r2, [r7, #15]
 8007394:	6879      	ldr	r1, [r7, #4]
 8007396:	4613      	mov	r3, r2
 8007398:	00db      	lsls	r3, r3, #3
 800739a:	4413      	add	r3, r2
 800739c:	009b      	lsls	r3, r3, #2
 800739e:	440b      	add	r3, r1
 80073a0:	3315      	adds	r3, #21
 80073a2:	2201      	movs	r2, #1
 80073a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80073a6:	7bfa      	ldrb	r2, [r7, #15]
 80073a8:	6879      	ldr	r1, [r7, #4]
 80073aa:	4613      	mov	r3, r2
 80073ac:	00db      	lsls	r3, r3, #3
 80073ae:	4413      	add	r3, r2
 80073b0:	009b      	lsls	r3, r3, #2
 80073b2:	440b      	add	r3, r1
 80073b4:	3314      	adds	r3, #20
 80073b6:	7bfa      	ldrb	r2, [r7, #15]
 80073b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80073ba:	7bfa      	ldrb	r2, [r7, #15]
 80073bc:	7bfb      	ldrb	r3, [r7, #15]
 80073be:	b298      	uxth	r0, r3
 80073c0:	6879      	ldr	r1, [r7, #4]
 80073c2:	4613      	mov	r3, r2
 80073c4:	00db      	lsls	r3, r3, #3
 80073c6:	4413      	add	r3, r2
 80073c8:	009b      	lsls	r3, r3, #2
 80073ca:	440b      	add	r3, r1
 80073cc:	332e      	adds	r3, #46	@ 0x2e
 80073ce:	4602      	mov	r2, r0
 80073d0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80073d2:	7bfa      	ldrb	r2, [r7, #15]
 80073d4:	6879      	ldr	r1, [r7, #4]
 80073d6:	4613      	mov	r3, r2
 80073d8:	00db      	lsls	r3, r3, #3
 80073da:	4413      	add	r3, r2
 80073dc:	009b      	lsls	r3, r3, #2
 80073de:	440b      	add	r3, r1
 80073e0:	3318      	adds	r3, #24
 80073e2:	2200      	movs	r2, #0
 80073e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80073e6:	7bfa      	ldrb	r2, [r7, #15]
 80073e8:	6879      	ldr	r1, [r7, #4]
 80073ea:	4613      	mov	r3, r2
 80073ec:	00db      	lsls	r3, r3, #3
 80073ee:	4413      	add	r3, r2
 80073f0:	009b      	lsls	r3, r3, #2
 80073f2:	440b      	add	r3, r1
 80073f4:	331c      	adds	r3, #28
 80073f6:	2200      	movs	r2, #0
 80073f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80073fa:	7bfa      	ldrb	r2, [r7, #15]
 80073fc:	6879      	ldr	r1, [r7, #4]
 80073fe:	4613      	mov	r3, r2
 8007400:	00db      	lsls	r3, r3, #3
 8007402:	4413      	add	r3, r2
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	440b      	add	r3, r1
 8007408:	3320      	adds	r3, #32
 800740a:	2200      	movs	r2, #0
 800740c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800740e:	7bfa      	ldrb	r2, [r7, #15]
 8007410:	6879      	ldr	r1, [r7, #4]
 8007412:	4613      	mov	r3, r2
 8007414:	00db      	lsls	r3, r3, #3
 8007416:	4413      	add	r3, r2
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	440b      	add	r3, r1
 800741c:	3324      	adds	r3, #36	@ 0x24
 800741e:	2200      	movs	r2, #0
 8007420:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007422:	7bfb      	ldrb	r3, [r7, #15]
 8007424:	3301      	adds	r3, #1
 8007426:	73fb      	strb	r3, [r7, #15]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	791b      	ldrb	r3, [r3, #4]
 800742c:	7bfa      	ldrb	r2, [r7, #15]
 800742e:	429a      	cmp	r2, r3
 8007430:	d3af      	bcc.n	8007392 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007432:	2300      	movs	r3, #0
 8007434:	73fb      	strb	r3, [r7, #15]
 8007436:	e044      	b.n	80074c2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007438:	7bfa      	ldrb	r2, [r7, #15]
 800743a:	6879      	ldr	r1, [r7, #4]
 800743c:	4613      	mov	r3, r2
 800743e:	00db      	lsls	r3, r3, #3
 8007440:	4413      	add	r3, r2
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	440b      	add	r3, r1
 8007446:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800744a:	2200      	movs	r2, #0
 800744c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800744e:	7bfa      	ldrb	r2, [r7, #15]
 8007450:	6879      	ldr	r1, [r7, #4]
 8007452:	4613      	mov	r3, r2
 8007454:	00db      	lsls	r3, r3, #3
 8007456:	4413      	add	r3, r2
 8007458:	009b      	lsls	r3, r3, #2
 800745a:	440b      	add	r3, r1
 800745c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8007460:	7bfa      	ldrb	r2, [r7, #15]
 8007462:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007464:	7bfa      	ldrb	r2, [r7, #15]
 8007466:	6879      	ldr	r1, [r7, #4]
 8007468:	4613      	mov	r3, r2
 800746a:	00db      	lsls	r3, r3, #3
 800746c:	4413      	add	r3, r2
 800746e:	009b      	lsls	r3, r3, #2
 8007470:	440b      	add	r3, r1
 8007472:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007476:	2200      	movs	r2, #0
 8007478:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800747a:	7bfa      	ldrb	r2, [r7, #15]
 800747c:	6879      	ldr	r1, [r7, #4]
 800747e:	4613      	mov	r3, r2
 8007480:	00db      	lsls	r3, r3, #3
 8007482:	4413      	add	r3, r2
 8007484:	009b      	lsls	r3, r3, #2
 8007486:	440b      	add	r3, r1
 8007488:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800748c:	2200      	movs	r2, #0
 800748e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007490:	7bfa      	ldrb	r2, [r7, #15]
 8007492:	6879      	ldr	r1, [r7, #4]
 8007494:	4613      	mov	r3, r2
 8007496:	00db      	lsls	r3, r3, #3
 8007498:	4413      	add	r3, r2
 800749a:	009b      	lsls	r3, r3, #2
 800749c:	440b      	add	r3, r1
 800749e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80074a2:	2200      	movs	r2, #0
 80074a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80074a6:	7bfa      	ldrb	r2, [r7, #15]
 80074a8:	6879      	ldr	r1, [r7, #4]
 80074aa:	4613      	mov	r3, r2
 80074ac:	00db      	lsls	r3, r3, #3
 80074ae:	4413      	add	r3, r2
 80074b0:	009b      	lsls	r3, r3, #2
 80074b2:	440b      	add	r3, r1
 80074b4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80074b8:	2200      	movs	r2, #0
 80074ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074bc:	7bfb      	ldrb	r3, [r7, #15]
 80074be:	3301      	adds	r3, #1
 80074c0:	73fb      	strb	r3, [r7, #15]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	791b      	ldrb	r3, [r3, #4]
 80074c6:	7bfa      	ldrb	r2, [r7, #15]
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d3b5      	bcc.n	8007438 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6818      	ldr	r0, [r3, #0]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	7c1a      	ldrb	r2, [r3, #16]
 80074d4:	f88d 2000 	strb.w	r2, [sp]
 80074d8:	3304      	adds	r3, #4
 80074da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80074dc:	f004 fa4e 	bl	800b97c <USB_DevInit>
 80074e0:	4603      	mov	r3, r0
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d005      	beq.n	80074f2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2202      	movs	r2, #2
 80074ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80074ee:	2301      	movs	r3, #1
 80074f0:	e00c      	b.n	800750c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2200      	movs	r2, #0
 80074f6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4618      	mov	r0, r3
 8007506:	f005 fa98 	bl	800ca3a <USB_DevDisconnect>

  return HAL_OK;
 800750a:	2300      	movs	r3, #0
}
 800750c:	4618      	mov	r0, r3
 800750e:	3710      	adds	r7, #16
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007528:	2b01      	cmp	r3, #1
 800752a:	d101      	bne.n	8007530 <HAL_PCD_Start+0x1c>
 800752c:	2302      	movs	r3, #2
 800752e:	e022      	b.n	8007576 <HAL_PCD_Start+0x62>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	68db      	ldr	r3, [r3, #12]
 800753c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007540:	2b00      	cmp	r3, #0
 8007542:	d009      	beq.n	8007558 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8007548:	2b01      	cmp	r3, #1
 800754a:	d105      	bne.n	8007558 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007550:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4618      	mov	r0, r3
 800755e:	f004 f99f 	bl	800b8a0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4618      	mov	r0, r3
 8007568:	f005 fa46 	bl	800c9f8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007574:	2300      	movs	r3, #0
}
 8007576:	4618      	mov	r0, r3
 8007578:	3710      	adds	r7, #16
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}

0800757e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800757e:	b590      	push	{r4, r7, lr}
 8007580:	b08d      	sub	sp, #52	@ 0x34
 8007582:	af00      	add	r7, sp, #0
 8007584:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800758c:	6a3b      	ldr	r3, [r7, #32]
 800758e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4618      	mov	r0, r3
 8007596:	f005 fb04 	bl	800cba2 <USB_GetMode>
 800759a:	4603      	mov	r3, r0
 800759c:	2b00      	cmp	r3, #0
 800759e:	f040 848c 	bne.w	8007eba <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4618      	mov	r0, r3
 80075a8:	f005 fa68 	bl	800ca7c <USB_ReadInterrupts>
 80075ac:	4603      	mov	r3, r0
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f000 8482 	beq.w	8007eb8 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80075b4:	69fb      	ldr	r3, [r7, #28]
 80075b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	0a1b      	lsrs	r3, r3, #8
 80075be:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4618      	mov	r0, r3
 80075ce:	f005 fa55 	bl	800ca7c <USB_ReadInterrupts>
 80075d2:	4603      	mov	r3, r0
 80075d4:	f003 0302 	and.w	r3, r3, #2
 80075d8:	2b02      	cmp	r3, #2
 80075da:	d107      	bne.n	80075ec <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	695a      	ldr	r2, [r3, #20]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f002 0202 	and.w	r2, r2, #2
 80075ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4618      	mov	r0, r3
 80075f2:	f005 fa43 	bl	800ca7c <USB_ReadInterrupts>
 80075f6:	4603      	mov	r3, r0
 80075f8:	f003 0310 	and.w	r3, r3, #16
 80075fc:	2b10      	cmp	r3, #16
 80075fe:	d161      	bne.n	80076c4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	699a      	ldr	r2, [r3, #24]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f022 0210 	bic.w	r2, r2, #16
 800760e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8007610:	6a3b      	ldr	r3, [r7, #32]
 8007612:	6a1b      	ldr	r3, [r3, #32]
 8007614:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8007616:	69bb      	ldr	r3, [r7, #24]
 8007618:	f003 020f 	and.w	r2, r3, #15
 800761c:	4613      	mov	r3, r2
 800761e:	00db      	lsls	r3, r3, #3
 8007620:	4413      	add	r3, r2
 8007622:	009b      	lsls	r3, r3, #2
 8007624:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007628:	687a      	ldr	r2, [r7, #4]
 800762a:	4413      	add	r3, r2
 800762c:	3304      	adds	r3, #4
 800762e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8007636:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800763a:	d124      	bne.n	8007686 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800763c:	69ba      	ldr	r2, [r7, #24]
 800763e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8007642:	4013      	ands	r3, r2
 8007644:	2b00      	cmp	r3, #0
 8007646:	d035      	beq.n	80076b4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800764c:	69bb      	ldr	r3, [r7, #24]
 800764e:	091b      	lsrs	r3, r3, #4
 8007650:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007652:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007656:	b29b      	uxth	r3, r3
 8007658:	461a      	mov	r2, r3
 800765a:	6a38      	ldr	r0, [r7, #32]
 800765c:	f005 f87a 	bl	800c754 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	68da      	ldr	r2, [r3, #12]
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	091b      	lsrs	r3, r3, #4
 8007668:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800766c:	441a      	add	r2, r3
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	695a      	ldr	r2, [r3, #20]
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	091b      	lsrs	r3, r3, #4
 800767a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800767e:	441a      	add	r2, r3
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	615a      	str	r2, [r3, #20]
 8007684:	e016      	b.n	80076b4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8007686:	69bb      	ldr	r3, [r7, #24]
 8007688:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800768c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007690:	d110      	bne.n	80076b4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007698:	2208      	movs	r2, #8
 800769a:	4619      	mov	r1, r3
 800769c:	6a38      	ldr	r0, [r7, #32]
 800769e:	f005 f859 	bl	800c754 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	695a      	ldr	r2, [r3, #20]
 80076a6:	69bb      	ldr	r3, [r7, #24]
 80076a8:	091b      	lsrs	r3, r3, #4
 80076aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80076ae:	441a      	add	r2, r3
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	699a      	ldr	r2, [r3, #24]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f042 0210 	orr.w	r2, r2, #16
 80076c2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4618      	mov	r0, r3
 80076ca:	f005 f9d7 	bl	800ca7c <USB_ReadInterrupts>
 80076ce:	4603      	mov	r3, r0
 80076d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80076d4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80076d8:	f040 80a7 	bne.w	800782a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80076dc:	2300      	movs	r3, #0
 80076de:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4618      	mov	r0, r3
 80076e6:	f005 f9dc 	bl	800caa2 <USB_ReadDevAllOutEpInterrupt>
 80076ea:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80076ec:	e099      	b.n	8007822 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80076ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076f0:	f003 0301 	and.w	r3, r3, #1
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	f000 808e 	beq.w	8007816 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007700:	b2d2      	uxtb	r2, r2
 8007702:	4611      	mov	r1, r2
 8007704:	4618      	mov	r0, r3
 8007706:	f005 fa00 	bl	800cb0a <USB_ReadDevOutEPInterrupt>
 800770a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	f003 0301 	and.w	r3, r3, #1
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00c      	beq.n	8007730 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007718:	015a      	lsls	r2, r3, #5
 800771a:	69fb      	ldr	r3, [r7, #28]
 800771c:	4413      	add	r3, r2
 800771e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007722:	461a      	mov	r2, r3
 8007724:	2301      	movs	r3, #1
 8007726:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8007728:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f000 fea4 	bl	8008478 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	f003 0308 	and.w	r3, r3, #8
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00c      	beq.n	8007754 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800773a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800773c:	015a      	lsls	r2, r3, #5
 800773e:	69fb      	ldr	r3, [r7, #28]
 8007740:	4413      	add	r3, r2
 8007742:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007746:	461a      	mov	r2, r3
 8007748:	2308      	movs	r3, #8
 800774a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800774c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 ff7a 	bl	8008648 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	f003 0310 	and.w	r3, r3, #16
 800775a:	2b00      	cmp	r3, #0
 800775c:	d008      	beq.n	8007770 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800775e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007760:	015a      	lsls	r2, r3, #5
 8007762:	69fb      	ldr	r3, [r7, #28]
 8007764:	4413      	add	r3, r2
 8007766:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800776a:	461a      	mov	r2, r3
 800776c:	2310      	movs	r3, #16
 800776e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	f003 0302 	and.w	r3, r3, #2
 8007776:	2b00      	cmp	r3, #0
 8007778:	d030      	beq.n	80077dc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800777a:	6a3b      	ldr	r3, [r7, #32]
 800777c:	695b      	ldr	r3, [r3, #20]
 800777e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007782:	2b80      	cmp	r3, #128	@ 0x80
 8007784:	d109      	bne.n	800779a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	69fa      	ldr	r2, [r7, #28]
 8007790:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007794:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007798:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800779a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800779c:	4613      	mov	r3, r2
 800779e:	00db      	lsls	r3, r3, #3
 80077a0:	4413      	add	r3, r2
 80077a2:	009b      	lsls	r3, r3, #2
 80077a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80077a8:	687a      	ldr	r2, [r7, #4]
 80077aa:	4413      	add	r3, r2
 80077ac:	3304      	adds	r3, #4
 80077ae:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	78db      	ldrb	r3, [r3, #3]
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d108      	bne.n	80077ca <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	2200      	movs	r2, #0
 80077bc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80077be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c0:	b2db      	uxtb	r3, r3
 80077c2:	4619      	mov	r1, r3
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f007 fe51 	bl	800f46c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80077ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077cc:	015a      	lsls	r2, r3, #5
 80077ce:	69fb      	ldr	r3, [r7, #28]
 80077d0:	4413      	add	r3, r2
 80077d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077d6:	461a      	mov	r2, r3
 80077d8:	2302      	movs	r3, #2
 80077da:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	f003 0320 	and.w	r3, r3, #32
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d008      	beq.n	80077f8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80077e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e8:	015a      	lsls	r2, r3, #5
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	4413      	add	r3, r2
 80077ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077f2:	461a      	mov	r2, r3
 80077f4:	2320      	movs	r3, #32
 80077f6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d009      	beq.n	8007816 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007804:	015a      	lsls	r2, r3, #5
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	4413      	add	r3, r2
 800780a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800780e:	461a      	mov	r2, r3
 8007810:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007814:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8007816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007818:	3301      	adds	r3, #1
 800781a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800781c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800781e:	085b      	lsrs	r3, r3, #1
 8007820:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8007822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007824:	2b00      	cmp	r3, #0
 8007826:	f47f af62 	bne.w	80076ee <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4618      	mov	r0, r3
 8007830:	f005 f924 	bl	800ca7c <USB_ReadInterrupts>
 8007834:	4603      	mov	r3, r0
 8007836:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800783a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800783e:	f040 80db 	bne.w	80079f8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4618      	mov	r0, r3
 8007848:	f005 f945 	bl	800cad6 <USB_ReadDevAllInEpInterrupt>
 800784c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800784e:	2300      	movs	r3, #0
 8007850:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8007852:	e0cd      	b.n	80079f0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007856:	f003 0301 	and.w	r3, r3, #1
 800785a:	2b00      	cmp	r3, #0
 800785c:	f000 80c2 	beq.w	80079e4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007866:	b2d2      	uxtb	r2, r2
 8007868:	4611      	mov	r1, r2
 800786a:	4618      	mov	r0, r3
 800786c:	f005 f96b 	bl	800cb46 <USB_ReadDevInEPInterrupt>
 8007870:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	f003 0301 	and.w	r3, r3, #1
 8007878:	2b00      	cmp	r3, #0
 800787a:	d057      	beq.n	800792c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800787c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800787e:	f003 030f 	and.w	r3, r3, #15
 8007882:	2201      	movs	r2, #1
 8007884:	fa02 f303 	lsl.w	r3, r2, r3
 8007888:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007890:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	43db      	mvns	r3, r3
 8007896:	69f9      	ldr	r1, [r7, #28]
 8007898:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800789c:	4013      	ands	r3, r2
 800789e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80078a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a2:	015a      	lsls	r2, r3, #5
 80078a4:	69fb      	ldr	r3, [r7, #28]
 80078a6:	4413      	add	r3, r2
 80078a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078ac:	461a      	mov	r2, r3
 80078ae:	2301      	movs	r3, #1
 80078b0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	799b      	ldrb	r3, [r3, #6]
 80078b6:	2b01      	cmp	r3, #1
 80078b8:	d132      	bne.n	8007920 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80078ba:	6879      	ldr	r1, [r7, #4]
 80078bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078be:	4613      	mov	r3, r2
 80078c0:	00db      	lsls	r3, r3, #3
 80078c2:	4413      	add	r3, r2
 80078c4:	009b      	lsls	r3, r3, #2
 80078c6:	440b      	add	r3, r1
 80078c8:	3320      	adds	r3, #32
 80078ca:	6819      	ldr	r1, [r3, #0]
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078d0:	4613      	mov	r3, r2
 80078d2:	00db      	lsls	r3, r3, #3
 80078d4:	4413      	add	r3, r2
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4403      	add	r3, r0
 80078da:	331c      	adds	r3, #28
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4419      	add	r1, r3
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078e4:	4613      	mov	r3, r2
 80078e6:	00db      	lsls	r3, r3, #3
 80078e8:	4413      	add	r3, r2
 80078ea:	009b      	lsls	r3, r3, #2
 80078ec:	4403      	add	r3, r0
 80078ee:	3320      	adds	r3, #32
 80078f0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80078f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d113      	bne.n	8007920 <HAL_PCD_IRQHandler+0x3a2>
 80078f8:	6879      	ldr	r1, [r7, #4]
 80078fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078fc:	4613      	mov	r3, r2
 80078fe:	00db      	lsls	r3, r3, #3
 8007900:	4413      	add	r3, r2
 8007902:	009b      	lsls	r3, r3, #2
 8007904:	440b      	add	r3, r1
 8007906:	3324      	adds	r3, #36	@ 0x24
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d108      	bne.n	8007920 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6818      	ldr	r0, [r3, #0]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007918:	461a      	mov	r2, r3
 800791a:	2101      	movs	r1, #1
 800791c:	f005 f972 	bl	800cc04 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8007920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007922:	b2db      	uxtb	r3, r3
 8007924:	4619      	mov	r1, r3
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f007 fd1b 	bl	800f362 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	f003 0308 	and.w	r3, r3, #8
 8007932:	2b00      	cmp	r3, #0
 8007934:	d008      	beq.n	8007948 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007938:	015a      	lsls	r2, r3, #5
 800793a:	69fb      	ldr	r3, [r7, #28]
 800793c:	4413      	add	r3, r2
 800793e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007942:	461a      	mov	r2, r3
 8007944:	2308      	movs	r3, #8
 8007946:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	f003 0310 	and.w	r3, r3, #16
 800794e:	2b00      	cmp	r3, #0
 8007950:	d008      	beq.n	8007964 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007954:	015a      	lsls	r2, r3, #5
 8007956:	69fb      	ldr	r3, [r7, #28]
 8007958:	4413      	add	r3, r2
 800795a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800795e:	461a      	mov	r2, r3
 8007960:	2310      	movs	r3, #16
 8007962:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800796a:	2b00      	cmp	r3, #0
 800796c:	d008      	beq.n	8007980 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800796e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007970:	015a      	lsls	r2, r3, #5
 8007972:	69fb      	ldr	r3, [r7, #28]
 8007974:	4413      	add	r3, r2
 8007976:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800797a:	461a      	mov	r2, r3
 800797c:	2340      	movs	r3, #64	@ 0x40
 800797e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	f003 0302 	and.w	r3, r3, #2
 8007986:	2b00      	cmp	r3, #0
 8007988:	d023      	beq.n	80079d2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800798a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800798c:	6a38      	ldr	r0, [r7, #32]
 800798e:	f004 f959 	bl	800bc44 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8007992:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007994:	4613      	mov	r3, r2
 8007996:	00db      	lsls	r3, r3, #3
 8007998:	4413      	add	r3, r2
 800799a:	009b      	lsls	r3, r3, #2
 800799c:	3310      	adds	r3, #16
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	4413      	add	r3, r2
 80079a2:	3304      	adds	r3, #4
 80079a4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	78db      	ldrb	r3, [r3, #3]
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d108      	bne.n	80079c0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	2200      	movs	r2, #0
 80079b2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80079b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	4619      	mov	r1, r3
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f007 fd68 	bl	800f490 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80079c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c2:	015a      	lsls	r2, r3, #5
 80079c4:	69fb      	ldr	r3, [r7, #28]
 80079c6:	4413      	add	r3, r2
 80079c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079cc:	461a      	mov	r2, r3
 80079ce:	2302      	movs	r3, #2
 80079d0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d003      	beq.n	80079e4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80079dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f000 fcbd 	bl	800835e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80079e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e6:	3301      	adds	r3, #1
 80079e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80079ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ec:	085b      	lsrs	r3, r3, #1
 80079ee:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80079f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f47f af2e 	bne.w	8007854 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4618      	mov	r0, r3
 80079fe:	f005 f83d 	bl	800ca7c <USB_ReadInterrupts>
 8007a02:	4603      	mov	r3, r0
 8007a04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a0c:	d122      	bne.n	8007a54 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007a0e:	69fb      	ldr	r3, [r7, #28]
 8007a10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	69fa      	ldr	r2, [r7, #28]
 8007a18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007a1c:	f023 0301 	bic.w	r3, r3, #1
 8007a20:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d108      	bne.n	8007a3e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007a34:	2100      	movs	r1, #0
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f000 fea4 	bl	8008784 <HAL_PCDEx_LPM_Callback>
 8007a3c:	e002      	b.n	8007a44 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f007 fd06 	bl	800f450 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	695a      	ldr	r2, [r3, #20]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8007a52:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f005 f80f 	bl	800ca7c <USB_ReadInterrupts>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a68:	d112      	bne.n	8007a90 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	f003 0301 	and.w	r3, r3, #1
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	d102      	bne.n	8007a80 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f007 fcc2 	bl	800f404 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	695a      	ldr	r2, [r3, #20]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8007a8e:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4618      	mov	r0, r3
 8007a96:	f004 fff1 	bl	800ca7c <USB_ReadInterrupts>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007aa0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007aa4:	f040 80b7 	bne.w	8007c16 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	69fa      	ldr	r2, [r7, #28]
 8007ab2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ab6:	f023 0301 	bic.w	r3, r3, #1
 8007aba:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	2110      	movs	r1, #16
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f004 f8be 	bl	800bc44 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007ac8:	2300      	movs	r3, #0
 8007aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007acc:	e046      	b.n	8007b5c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad0:	015a      	lsls	r2, r3, #5
 8007ad2:	69fb      	ldr	r3, [r7, #28]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ada:	461a      	mov	r2, r3
 8007adc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007ae0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ae4:	015a      	lsls	r2, r3, #5
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	4413      	add	r3, r2
 8007aea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007af2:	0151      	lsls	r1, r2, #5
 8007af4:	69fa      	ldr	r2, [r7, #28]
 8007af6:	440a      	add	r2, r1
 8007af8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007afc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007b00:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007b02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b04:	015a      	lsls	r2, r3, #5
 8007b06:	69fb      	ldr	r3, [r7, #28]
 8007b08:	4413      	add	r3, r2
 8007b0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b0e:	461a      	mov	r2, r3
 8007b10:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007b14:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b18:	015a      	lsls	r2, r3, #5
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	4413      	add	r3, r2
 8007b1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b26:	0151      	lsls	r1, r2, #5
 8007b28:	69fa      	ldr	r2, [r7, #28]
 8007b2a:	440a      	add	r2, r1
 8007b2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b30:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007b34:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b38:	015a      	lsls	r2, r3, #5
 8007b3a:	69fb      	ldr	r3, [r7, #28]
 8007b3c:	4413      	add	r3, r2
 8007b3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b46:	0151      	lsls	r1, r2, #5
 8007b48:	69fa      	ldr	r2, [r7, #28]
 8007b4a:	440a      	add	r2, r1
 8007b4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b50:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b54:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b58:	3301      	adds	r3, #1
 8007b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	791b      	ldrb	r3, [r3, #4]
 8007b60:	461a      	mov	r2, r3
 8007b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d3b2      	bcc.n	8007ace <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007b68:	69fb      	ldr	r3, [r7, #28]
 8007b6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b6e:	69db      	ldr	r3, [r3, #28]
 8007b70:	69fa      	ldr	r2, [r7, #28]
 8007b72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b76:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8007b7a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	7bdb      	ldrb	r3, [r3, #15]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d016      	beq.n	8007bb2 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007b84:	69fb      	ldr	r3, [r7, #28]
 8007b86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b8e:	69fa      	ldr	r2, [r7, #28]
 8007b90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b94:	f043 030b 	orr.w	r3, r3, #11
 8007b98:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007b9c:	69fb      	ldr	r3, [r7, #28]
 8007b9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ba4:	69fa      	ldr	r2, [r7, #28]
 8007ba6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007baa:	f043 030b 	orr.w	r3, r3, #11
 8007bae:	6453      	str	r3, [r2, #68]	@ 0x44
 8007bb0:	e015      	b.n	8007bde <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007bb2:	69fb      	ldr	r3, [r7, #28]
 8007bb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bb8:	695b      	ldr	r3, [r3, #20]
 8007bba:	69fa      	ldr	r2, [r7, #28]
 8007bbc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007bc0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007bc4:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8007bc8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007bca:	69fb      	ldr	r3, [r7, #28]
 8007bcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bd0:	691b      	ldr	r3, [r3, #16]
 8007bd2:	69fa      	ldr	r2, [r7, #28]
 8007bd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007bd8:	f043 030b 	orr.w	r3, r3, #11
 8007bdc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007bde:	69fb      	ldr	r3, [r7, #28]
 8007be0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	69fa      	ldr	r2, [r7, #28]
 8007be8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007bec:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007bf0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6818      	ldr	r0, [r3, #0]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007c00:	461a      	mov	r2, r3
 8007c02:	f004 ffff 	bl	800cc04 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	695a      	ldr	r2, [r3, #20]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8007c14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f004 ff2e 	bl	800ca7c <USB_ReadInterrupts>
 8007c20:	4603      	mov	r3, r0
 8007c22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007c26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c2a:	d123      	bne.n	8007c74 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4618      	mov	r0, r3
 8007c32:	f004 ffc4 	bl	800cbbe <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f004 f87b 	bl	800bd36 <USB_GetDevSpeed>
 8007c40:	4603      	mov	r3, r0
 8007c42:	461a      	mov	r2, r3
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681c      	ldr	r4, [r3, #0]
 8007c4c:	f001 f9ca 	bl	8008fe4 <HAL_RCC_GetHCLKFreq>
 8007c50:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007c56:	461a      	mov	r2, r3
 8007c58:	4620      	mov	r0, r4
 8007c5a:	f003 fd7f 	bl	800b75c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f007 fba7 	bl	800f3b2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	695a      	ldr	r2, [r3, #20]
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8007c72:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f004 feff 	bl	800ca7c <USB_ReadInterrupts>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	f003 0308 	and.w	r3, r3, #8
 8007c84:	2b08      	cmp	r3, #8
 8007c86:	d10a      	bne.n	8007c9e <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f007 fb84 	bl	800f396 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	695a      	ldr	r2, [r3, #20]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f002 0208 	and.w	r2, r2, #8
 8007c9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f004 feea 	bl	800ca7c <USB_ReadInterrupts>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cae:	2b80      	cmp	r3, #128	@ 0x80
 8007cb0:	d123      	bne.n	8007cfa <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8007cb2:	6a3b      	ldr	r3, [r7, #32]
 8007cb4:	699b      	ldr	r3, [r3, #24]
 8007cb6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007cba:	6a3b      	ldr	r3, [r7, #32]
 8007cbc:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cc2:	e014      	b.n	8007cee <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8007cc4:	6879      	ldr	r1, [r7, #4]
 8007cc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cc8:	4613      	mov	r3, r2
 8007cca:	00db      	lsls	r3, r3, #3
 8007ccc:	4413      	add	r3, r2
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	440b      	add	r3, r1
 8007cd2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8007cd6:	781b      	ldrb	r3, [r3, #0]
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d105      	bne.n	8007ce8 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8007cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	4619      	mov	r1, r3
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 fb0a 	bl	80082fc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cea:	3301      	adds	r3, #1
 8007cec:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	791b      	ldrb	r3, [r3, #4]
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d3e4      	bcc.n	8007cc4 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f004 febc 	bl	800ca7c <USB_ReadInterrupts>
 8007d04:	4603      	mov	r3, r0
 8007d06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d0e:	d13c      	bne.n	8007d8a <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007d10:	2301      	movs	r3, #1
 8007d12:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d14:	e02b      	b.n	8007d6e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8007d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d18:	015a      	lsls	r2, r3, #5
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	4413      	add	r3, r2
 8007d1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007d26:	6879      	ldr	r1, [r7, #4]
 8007d28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d2a:	4613      	mov	r3, r2
 8007d2c:	00db      	lsls	r3, r3, #3
 8007d2e:	4413      	add	r3, r2
 8007d30:	009b      	lsls	r3, r3, #2
 8007d32:	440b      	add	r3, r1
 8007d34:	3318      	adds	r3, #24
 8007d36:	781b      	ldrb	r3, [r3, #0]
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d115      	bne.n	8007d68 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8007d3c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	da12      	bge.n	8007d68 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8007d42:	6879      	ldr	r1, [r7, #4]
 8007d44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d46:	4613      	mov	r3, r2
 8007d48:	00db      	lsls	r3, r3, #3
 8007d4a:	4413      	add	r3, r2
 8007d4c:	009b      	lsls	r3, r3, #2
 8007d4e:	440b      	add	r3, r1
 8007d50:	3317      	adds	r3, #23
 8007d52:	2201      	movs	r2, #1
 8007d54:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8007d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	4619      	mov	r1, r3
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f000 faca 	bl	80082fc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	791b      	ldrb	r3, [r3, #4]
 8007d72:	461a      	mov	r2, r3
 8007d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d3cd      	bcc.n	8007d16 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	695a      	ldr	r2, [r3, #20]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8007d88:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f004 fe74 	bl	800ca7c <USB_ReadInterrupts>
 8007d94:	4603      	mov	r3, r0
 8007d96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007d9e:	d156      	bne.n	8007e4e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007da0:	2301      	movs	r3, #1
 8007da2:	627b      	str	r3, [r7, #36]	@ 0x24
 8007da4:	e045      	b.n	8007e32 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8007da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da8:	015a      	lsls	r2, r3, #5
 8007daa:	69fb      	ldr	r3, [r7, #28]
 8007dac:	4413      	add	r3, r2
 8007dae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007db6:	6879      	ldr	r1, [r7, #4]
 8007db8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dba:	4613      	mov	r3, r2
 8007dbc:	00db      	lsls	r3, r3, #3
 8007dbe:	4413      	add	r3, r2
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	440b      	add	r3, r1
 8007dc4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007dc8:	781b      	ldrb	r3, [r3, #0]
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d12e      	bne.n	8007e2c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007dce:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	da2b      	bge.n	8007e2c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8007de0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d121      	bne.n	8007e2c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8007de8:	6879      	ldr	r1, [r7, #4]
 8007dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dec:	4613      	mov	r3, r2
 8007dee:	00db      	lsls	r3, r3, #3
 8007df0:	4413      	add	r3, r2
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	440b      	add	r3, r1
 8007df6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8007dfe:	6a3b      	ldr	r3, [r7, #32]
 8007e00:	699b      	ldr	r3, [r3, #24]
 8007e02:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007e06:	6a3b      	ldr	r3, [r7, #32]
 8007e08:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8007e0a:	6a3b      	ldr	r3, [r7, #32]
 8007e0c:	695b      	ldr	r3, [r3, #20]
 8007e0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d10a      	bne.n	8007e2c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8007e16:	69fb      	ldr	r3, [r7, #28]
 8007e18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	69fa      	ldr	r2, [r7, #28]
 8007e20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e24:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007e28:	6053      	str	r3, [r2, #4]
            break;
 8007e2a:	e008      	b.n	8007e3e <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e2e:	3301      	adds	r3, #1
 8007e30:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	791b      	ldrb	r3, [r3, #4]
 8007e36:	461a      	mov	r2, r3
 8007e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d3b3      	bcc.n	8007da6 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	695a      	ldr	r2, [r3, #20]
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8007e4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4618      	mov	r0, r3
 8007e54:	f004 fe12 	bl	800ca7c <USB_ReadInterrupts>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e62:	d10a      	bne.n	8007e7a <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f007 fb25 	bl	800f4b4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	695a      	ldr	r2, [r3, #20]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007e78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f004 fdfc 	bl	800ca7c <USB_ReadInterrupts>
 8007e84:	4603      	mov	r3, r0
 8007e86:	f003 0304 	and.w	r3, r3, #4
 8007e8a:	2b04      	cmp	r3, #4
 8007e8c:	d115      	bne.n	8007eba <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007e96:	69bb      	ldr	r3, [r7, #24]
 8007e98:	f003 0304 	and.w	r3, r3, #4
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d002      	beq.n	8007ea6 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f007 fb15 	bl	800f4d0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	6859      	ldr	r1, [r3, #4]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	69ba      	ldr	r2, [r7, #24]
 8007eb2:	430a      	orrs	r2, r1
 8007eb4:	605a      	str	r2, [r3, #4]
 8007eb6:	e000      	b.n	8007eba <HAL_PCD_IRQHandler+0x93c>
      return;
 8007eb8:	bf00      	nop
    }
  }
}
 8007eba:	3734      	adds	r7, #52	@ 0x34
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd90      	pop	{r4, r7, pc}

08007ec0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b082      	sub	sp, #8
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	460b      	mov	r3, r1
 8007eca:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	d101      	bne.n	8007eda <HAL_PCD_SetAddress+0x1a>
 8007ed6:	2302      	movs	r3, #2
 8007ed8:	e012      	b.n	8007f00 <HAL_PCD_SetAddress+0x40>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2201      	movs	r2, #1
 8007ede:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	78fa      	ldrb	r2, [r7, #3]
 8007ee6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	78fa      	ldrb	r2, [r7, #3]
 8007eee:	4611      	mov	r1, r2
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f004 fd5b 	bl	800c9ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3708      	adds	r7, #8
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	4608      	mov	r0, r1
 8007f12:	4611      	mov	r1, r2
 8007f14:	461a      	mov	r2, r3
 8007f16:	4603      	mov	r3, r0
 8007f18:	70fb      	strb	r3, [r7, #3]
 8007f1a:	460b      	mov	r3, r1
 8007f1c:	803b      	strh	r3, [r7, #0]
 8007f1e:	4613      	mov	r3, r2
 8007f20:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f22:	2300      	movs	r3, #0
 8007f24:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007f26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	da0f      	bge.n	8007f4e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007f2e:	78fb      	ldrb	r3, [r7, #3]
 8007f30:	f003 020f 	and.w	r2, r3, #15
 8007f34:	4613      	mov	r3, r2
 8007f36:	00db      	lsls	r3, r3, #3
 8007f38:	4413      	add	r3, r2
 8007f3a:	009b      	lsls	r3, r3, #2
 8007f3c:	3310      	adds	r3, #16
 8007f3e:	687a      	ldr	r2, [r7, #4]
 8007f40:	4413      	add	r3, r2
 8007f42:	3304      	adds	r3, #4
 8007f44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	705a      	strb	r2, [r3, #1]
 8007f4c:	e00f      	b.n	8007f6e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007f4e:	78fb      	ldrb	r3, [r7, #3]
 8007f50:	f003 020f 	and.w	r2, r3, #15
 8007f54:	4613      	mov	r3, r2
 8007f56:	00db      	lsls	r3, r3, #3
 8007f58:	4413      	add	r3, r2
 8007f5a:	009b      	lsls	r3, r3, #2
 8007f5c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007f60:	687a      	ldr	r2, [r7, #4]
 8007f62:	4413      	add	r3, r2
 8007f64:	3304      	adds	r3, #4
 8007f66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007f6e:	78fb      	ldrb	r3, [r7, #3]
 8007f70:	f003 030f 	and.w	r3, r3, #15
 8007f74:	b2da      	uxtb	r2, r3
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007f7a:	883b      	ldrh	r3, [r7, #0]
 8007f7c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	78ba      	ldrb	r2, [r7, #2]
 8007f88:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	785b      	ldrb	r3, [r3, #1]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d004      	beq.n	8007f9c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	781b      	ldrb	r3, [r3, #0]
 8007f96:	461a      	mov	r2, r3
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007f9c:	78bb      	ldrb	r3, [r7, #2]
 8007f9e:	2b02      	cmp	r3, #2
 8007fa0:	d102      	bne.n	8007fa8 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007fae:	2b01      	cmp	r3, #1
 8007fb0:	d101      	bne.n	8007fb6 <HAL_PCD_EP_Open+0xae>
 8007fb2:	2302      	movs	r3, #2
 8007fb4:	e00e      	b.n	8007fd4 <HAL_PCD_EP_Open+0xcc>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	68f9      	ldr	r1, [r7, #12]
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f003 fedb 	bl	800bd80 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8007fd2:	7afb      	ldrb	r3, [r7, #11]
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3710      	adds	r7, #16
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	460b      	mov	r3, r1
 8007fe6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007fe8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	da0f      	bge.n	8008010 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ff0:	78fb      	ldrb	r3, [r7, #3]
 8007ff2:	f003 020f 	and.w	r2, r3, #15
 8007ff6:	4613      	mov	r3, r2
 8007ff8:	00db      	lsls	r3, r3, #3
 8007ffa:	4413      	add	r3, r2
 8007ffc:	009b      	lsls	r3, r3, #2
 8007ffe:	3310      	adds	r3, #16
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	4413      	add	r3, r2
 8008004:	3304      	adds	r3, #4
 8008006:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2201      	movs	r2, #1
 800800c:	705a      	strb	r2, [r3, #1]
 800800e:	e00f      	b.n	8008030 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008010:	78fb      	ldrb	r3, [r7, #3]
 8008012:	f003 020f 	and.w	r2, r3, #15
 8008016:	4613      	mov	r3, r2
 8008018:	00db      	lsls	r3, r3, #3
 800801a:	4413      	add	r3, r2
 800801c:	009b      	lsls	r3, r3, #2
 800801e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	4413      	add	r3, r2
 8008026:	3304      	adds	r3, #4
 8008028:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2200      	movs	r2, #0
 800802e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8008030:	78fb      	ldrb	r3, [r7, #3]
 8008032:	f003 030f 	and.w	r3, r3, #15
 8008036:	b2da      	uxtb	r2, r3
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008042:	2b01      	cmp	r3, #1
 8008044:	d101      	bne.n	800804a <HAL_PCD_EP_Close+0x6e>
 8008046:	2302      	movs	r3, #2
 8008048:	e00e      	b.n	8008068 <HAL_PCD_EP_Close+0x8c>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2201      	movs	r2, #1
 800804e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	68f9      	ldr	r1, [r7, #12]
 8008058:	4618      	mov	r0, r3
 800805a:	f003 ff19 	bl	800be90 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8008066:	2300      	movs	r3, #0
}
 8008068:	4618      	mov	r0, r3
 800806a:	3710      	adds	r7, #16
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}

08008070 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b086      	sub	sp, #24
 8008074:	af00      	add	r7, sp, #0
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	607a      	str	r2, [r7, #4]
 800807a:	603b      	str	r3, [r7, #0]
 800807c:	460b      	mov	r3, r1
 800807e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008080:	7afb      	ldrb	r3, [r7, #11]
 8008082:	f003 020f 	and.w	r2, r3, #15
 8008086:	4613      	mov	r3, r2
 8008088:	00db      	lsls	r3, r3, #3
 800808a:	4413      	add	r3, r2
 800808c:	009b      	lsls	r3, r3, #2
 800808e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008092:	68fa      	ldr	r2, [r7, #12]
 8008094:	4413      	add	r3, r2
 8008096:	3304      	adds	r3, #4
 8008098:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	687a      	ldr	r2, [r7, #4]
 800809e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	683a      	ldr	r2, [r7, #0]
 80080a4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	2200      	movs	r2, #0
 80080aa:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	2200      	movs	r2, #0
 80080b0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80080b2:	7afb      	ldrb	r3, [r7, #11]
 80080b4:	f003 030f 	and.w	r3, r3, #15
 80080b8:	b2da      	uxtb	r2, r3
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	799b      	ldrb	r3, [r3, #6]
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d102      	bne.n	80080cc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80080c6:	687a      	ldr	r2, [r7, #4]
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	6818      	ldr	r0, [r3, #0]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	799b      	ldrb	r3, [r3, #6]
 80080d4:	461a      	mov	r2, r3
 80080d6:	6979      	ldr	r1, [r7, #20]
 80080d8:	f003 ffb6 	bl	800c048 <USB_EPStartXfer>

  return HAL_OK;
 80080dc:	2300      	movs	r3, #0
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3718      	adds	r7, #24
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}

080080e6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80080e6:	b480      	push	{r7}
 80080e8:	b083      	sub	sp, #12
 80080ea:	af00      	add	r7, sp, #0
 80080ec:	6078      	str	r0, [r7, #4]
 80080ee:	460b      	mov	r3, r1
 80080f0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80080f2:	78fb      	ldrb	r3, [r7, #3]
 80080f4:	f003 020f 	and.w	r2, r3, #15
 80080f8:	6879      	ldr	r1, [r7, #4]
 80080fa:	4613      	mov	r3, r2
 80080fc:	00db      	lsls	r3, r3, #3
 80080fe:	4413      	add	r3, r2
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	440b      	add	r3, r1
 8008104:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8008108:	681b      	ldr	r3, [r3, #0]
}
 800810a:	4618      	mov	r0, r3
 800810c:	370c      	adds	r7, #12
 800810e:	46bd      	mov	sp, r7
 8008110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008114:	4770      	bx	lr

08008116 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008116:	b580      	push	{r7, lr}
 8008118:	b086      	sub	sp, #24
 800811a:	af00      	add	r7, sp, #0
 800811c:	60f8      	str	r0, [r7, #12]
 800811e:	607a      	str	r2, [r7, #4]
 8008120:	603b      	str	r3, [r7, #0]
 8008122:	460b      	mov	r3, r1
 8008124:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008126:	7afb      	ldrb	r3, [r7, #11]
 8008128:	f003 020f 	and.w	r2, r3, #15
 800812c:	4613      	mov	r3, r2
 800812e:	00db      	lsls	r3, r3, #3
 8008130:	4413      	add	r3, r2
 8008132:	009b      	lsls	r3, r3, #2
 8008134:	3310      	adds	r3, #16
 8008136:	68fa      	ldr	r2, [r7, #12]
 8008138:	4413      	add	r3, r2
 800813a:	3304      	adds	r3, #4
 800813c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	683a      	ldr	r2, [r7, #0]
 8008148:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	2200      	movs	r2, #0
 800814e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	2201      	movs	r2, #1
 8008154:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008156:	7afb      	ldrb	r3, [r7, #11]
 8008158:	f003 030f 	and.w	r3, r3, #15
 800815c:	b2da      	uxtb	r2, r3
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	799b      	ldrb	r3, [r3, #6]
 8008166:	2b01      	cmp	r3, #1
 8008168:	d102      	bne.n	8008170 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	6818      	ldr	r0, [r3, #0]
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	799b      	ldrb	r3, [r3, #6]
 8008178:	461a      	mov	r2, r3
 800817a:	6979      	ldr	r1, [r7, #20]
 800817c:	f003 ff64 	bl	800c048 <USB_EPStartXfer>

  return HAL_OK;
 8008180:	2300      	movs	r3, #0
}
 8008182:	4618      	mov	r0, r3
 8008184:	3718      	adds	r7, #24
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}

0800818a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800818a:	b580      	push	{r7, lr}
 800818c:	b084      	sub	sp, #16
 800818e:	af00      	add	r7, sp, #0
 8008190:	6078      	str	r0, [r7, #4]
 8008192:	460b      	mov	r3, r1
 8008194:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008196:	78fb      	ldrb	r3, [r7, #3]
 8008198:	f003 030f 	and.w	r3, r3, #15
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	7912      	ldrb	r2, [r2, #4]
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d901      	bls.n	80081a8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80081a4:	2301      	movs	r3, #1
 80081a6:	e04f      	b.n	8008248 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80081a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	da0f      	bge.n	80081d0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80081b0:	78fb      	ldrb	r3, [r7, #3]
 80081b2:	f003 020f 	and.w	r2, r3, #15
 80081b6:	4613      	mov	r3, r2
 80081b8:	00db      	lsls	r3, r3, #3
 80081ba:	4413      	add	r3, r2
 80081bc:	009b      	lsls	r3, r3, #2
 80081be:	3310      	adds	r3, #16
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	4413      	add	r3, r2
 80081c4:	3304      	adds	r3, #4
 80081c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2201      	movs	r2, #1
 80081cc:	705a      	strb	r2, [r3, #1]
 80081ce:	e00d      	b.n	80081ec <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80081d0:	78fa      	ldrb	r2, [r7, #3]
 80081d2:	4613      	mov	r3, r2
 80081d4:	00db      	lsls	r3, r3, #3
 80081d6:	4413      	add	r3, r2
 80081d8:	009b      	lsls	r3, r3, #2
 80081da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	4413      	add	r3, r2
 80081e2:	3304      	adds	r3, #4
 80081e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2200      	movs	r2, #0
 80081ea:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2201      	movs	r2, #1
 80081f0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80081f2:	78fb      	ldrb	r3, [r7, #3]
 80081f4:	f003 030f 	and.w	r3, r3, #15
 80081f8:	b2da      	uxtb	r2, r3
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008204:	2b01      	cmp	r3, #1
 8008206:	d101      	bne.n	800820c <HAL_PCD_EP_SetStall+0x82>
 8008208:	2302      	movs	r3, #2
 800820a:	e01d      	b.n	8008248 <HAL_PCD_EP_SetStall+0xbe>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2201      	movs	r2, #1
 8008210:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	68f9      	ldr	r1, [r7, #12]
 800821a:	4618      	mov	r0, r3
 800821c:	f004 faf2 	bl	800c804 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008220:	78fb      	ldrb	r3, [r7, #3]
 8008222:	f003 030f 	and.w	r3, r3, #15
 8008226:	2b00      	cmp	r3, #0
 8008228:	d109      	bne.n	800823e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6818      	ldr	r0, [r3, #0]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	7999      	ldrb	r1, [r3, #6]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008238:	461a      	mov	r2, r3
 800823a:	f004 fce3 	bl	800cc04 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2200      	movs	r2, #0
 8008242:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008246:	2300      	movs	r3, #0
}
 8008248:	4618      	mov	r0, r3
 800824a:	3710      	adds	r7, #16
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b084      	sub	sp, #16
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
 8008258:	460b      	mov	r3, r1
 800825a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800825c:	78fb      	ldrb	r3, [r7, #3]
 800825e:	f003 030f 	and.w	r3, r3, #15
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	7912      	ldrb	r2, [r2, #4]
 8008266:	4293      	cmp	r3, r2
 8008268:	d901      	bls.n	800826e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800826a:	2301      	movs	r3, #1
 800826c:	e042      	b.n	80082f4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800826e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008272:	2b00      	cmp	r3, #0
 8008274:	da0f      	bge.n	8008296 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008276:	78fb      	ldrb	r3, [r7, #3]
 8008278:	f003 020f 	and.w	r2, r3, #15
 800827c:	4613      	mov	r3, r2
 800827e:	00db      	lsls	r3, r3, #3
 8008280:	4413      	add	r3, r2
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	3310      	adds	r3, #16
 8008286:	687a      	ldr	r2, [r7, #4]
 8008288:	4413      	add	r3, r2
 800828a:	3304      	adds	r3, #4
 800828c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2201      	movs	r2, #1
 8008292:	705a      	strb	r2, [r3, #1]
 8008294:	e00f      	b.n	80082b6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008296:	78fb      	ldrb	r3, [r7, #3]
 8008298:	f003 020f 	and.w	r2, r3, #15
 800829c:	4613      	mov	r3, r2
 800829e:	00db      	lsls	r3, r3, #3
 80082a0:	4413      	add	r3, r2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	4413      	add	r3, r2
 80082ac:	3304      	adds	r3, #4
 80082ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	2200      	movs	r2, #0
 80082b4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2200      	movs	r2, #0
 80082ba:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80082bc:	78fb      	ldrb	r3, [r7, #3]
 80082be:	f003 030f 	and.w	r3, r3, #15
 80082c2:	b2da      	uxtb	r2, r3
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d101      	bne.n	80082d6 <HAL_PCD_EP_ClrStall+0x86>
 80082d2:	2302      	movs	r3, #2
 80082d4:	e00e      	b.n	80082f4 <HAL_PCD_EP_ClrStall+0xa4>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2201      	movs	r2, #1
 80082da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	68f9      	ldr	r1, [r7, #12]
 80082e4:	4618      	mov	r0, r3
 80082e6:	f004 fafb 	bl	800c8e0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80082f2:	2300      	movs	r3, #0
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3710      	adds	r7, #16
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b084      	sub	sp, #16
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
 8008304:	460b      	mov	r3, r1
 8008306:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8008308:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800830c:	2b00      	cmp	r3, #0
 800830e:	da0c      	bge.n	800832a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008310:	78fb      	ldrb	r3, [r7, #3]
 8008312:	f003 020f 	and.w	r2, r3, #15
 8008316:	4613      	mov	r3, r2
 8008318:	00db      	lsls	r3, r3, #3
 800831a:	4413      	add	r3, r2
 800831c:	009b      	lsls	r3, r3, #2
 800831e:	3310      	adds	r3, #16
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	4413      	add	r3, r2
 8008324:	3304      	adds	r3, #4
 8008326:	60fb      	str	r3, [r7, #12]
 8008328:	e00c      	b.n	8008344 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800832a:	78fb      	ldrb	r3, [r7, #3]
 800832c:	f003 020f 	and.w	r2, r3, #15
 8008330:	4613      	mov	r3, r2
 8008332:	00db      	lsls	r3, r3, #3
 8008334:	4413      	add	r3, r2
 8008336:	009b      	lsls	r3, r3, #2
 8008338:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	4413      	add	r3, r2
 8008340:	3304      	adds	r3, #4
 8008342:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	68f9      	ldr	r1, [r7, #12]
 800834a:	4618      	mov	r0, r3
 800834c:	f004 f91a 	bl	800c584 <USB_EPStopXfer>
 8008350:	4603      	mov	r3, r0
 8008352:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008354:	7afb      	ldrb	r3, [r7, #11]
}
 8008356:	4618      	mov	r0, r3
 8008358:	3710      	adds	r7, #16
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}

0800835e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800835e:	b580      	push	{r7, lr}
 8008360:	b08a      	sub	sp, #40	@ 0x28
 8008362:	af02      	add	r7, sp, #8
 8008364:	6078      	str	r0, [r7, #4]
 8008366:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008372:	683a      	ldr	r2, [r7, #0]
 8008374:	4613      	mov	r3, r2
 8008376:	00db      	lsls	r3, r3, #3
 8008378:	4413      	add	r3, r2
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	3310      	adds	r3, #16
 800837e:	687a      	ldr	r2, [r7, #4]
 8008380:	4413      	add	r3, r2
 8008382:	3304      	adds	r3, #4
 8008384:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	695a      	ldr	r2, [r3, #20]
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	691b      	ldr	r3, [r3, #16]
 800838e:	429a      	cmp	r2, r3
 8008390:	d901      	bls.n	8008396 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e06b      	b.n	800846e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	691a      	ldr	r2, [r3, #16]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	695b      	ldr	r3, [r3, #20]
 800839e:	1ad3      	subs	r3, r2, r3
 80083a0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	69fa      	ldr	r2, [r7, #28]
 80083a8:	429a      	cmp	r2, r3
 80083aa:	d902      	bls.n	80083b2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80083b2:	69fb      	ldr	r3, [r7, #28]
 80083b4:	3303      	adds	r3, #3
 80083b6:	089b      	lsrs	r3, r3, #2
 80083b8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80083ba:	e02a      	b.n	8008412 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	691a      	ldr	r2, [r3, #16]
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	695b      	ldr	r3, [r3, #20]
 80083c4:	1ad3      	subs	r3, r2, r3
 80083c6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	69fa      	ldr	r2, [r7, #28]
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d902      	bls.n	80083d8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	689b      	ldr	r3, [r3, #8]
 80083d6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80083d8:	69fb      	ldr	r3, [r7, #28]
 80083da:	3303      	adds	r3, #3
 80083dc:	089b      	lsrs	r3, r3, #2
 80083de:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	68d9      	ldr	r1, [r3, #12]
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	b2da      	uxtb	r2, r3
 80083e8:	69fb      	ldr	r3, [r7, #28]
 80083ea:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80083f0:	9300      	str	r3, [sp, #0]
 80083f2:	4603      	mov	r3, r0
 80083f4:	6978      	ldr	r0, [r7, #20]
 80083f6:	f004 f96f 	bl	800c6d8 <USB_WritePacket>

    ep->xfer_buff  += len;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	68da      	ldr	r2, [r3, #12]
 80083fe:	69fb      	ldr	r3, [r7, #28]
 8008400:	441a      	add	r2, r3
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	695a      	ldr	r2, [r3, #20]
 800840a:	69fb      	ldr	r3, [r7, #28]
 800840c:	441a      	add	r2, r3
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	015a      	lsls	r2, r3, #5
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	4413      	add	r3, r2
 800841a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800841e:	699b      	ldr	r3, [r3, #24]
 8008420:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008422:	69ba      	ldr	r2, [r7, #24]
 8008424:	429a      	cmp	r2, r3
 8008426:	d809      	bhi.n	800843c <PCD_WriteEmptyTxFifo+0xde>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	695a      	ldr	r2, [r3, #20]
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008430:	429a      	cmp	r2, r3
 8008432:	d203      	bcs.n	800843c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	691b      	ldr	r3, [r3, #16]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d1bf      	bne.n	80083bc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	691a      	ldr	r2, [r3, #16]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	695b      	ldr	r3, [r3, #20]
 8008444:	429a      	cmp	r2, r3
 8008446:	d811      	bhi.n	800846c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	f003 030f 	and.w	r3, r3, #15
 800844e:	2201      	movs	r2, #1
 8008450:	fa02 f303 	lsl.w	r3, r2, r3
 8008454:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800845c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	43db      	mvns	r3, r3
 8008462:	6939      	ldr	r1, [r7, #16]
 8008464:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008468:	4013      	ands	r3, r2
 800846a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800846c:	2300      	movs	r3, #0
}
 800846e:	4618      	mov	r0, r3
 8008470:	3720      	adds	r7, #32
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}
	...

08008478 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b088      	sub	sp, #32
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008488:	69fb      	ldr	r3, [r7, #28]
 800848a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800848c:	69fb      	ldr	r3, [r7, #28]
 800848e:	333c      	adds	r3, #60	@ 0x3c
 8008490:	3304      	adds	r3, #4
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	015a      	lsls	r2, r3, #5
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	4413      	add	r3, r2
 800849e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084a2:	689b      	ldr	r3, [r3, #8]
 80084a4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	799b      	ldrb	r3, [r3, #6]
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	d17b      	bne.n	80085a6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	f003 0308 	and.w	r3, r3, #8
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d015      	beq.n	80084e4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	4a61      	ldr	r2, [pc, #388]	@ (8008640 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	f240 80b9 	bls.w	8008634 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	f000 80b3 	beq.w	8008634 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	015a      	lsls	r2, r3, #5
 80084d2:	69bb      	ldr	r3, [r7, #24]
 80084d4:	4413      	add	r3, r2
 80084d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084da:	461a      	mov	r2, r3
 80084dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084e0:	6093      	str	r3, [r2, #8]
 80084e2:	e0a7      	b.n	8008634 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	f003 0320 	and.w	r3, r3, #32
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d009      	beq.n	8008502 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	015a      	lsls	r2, r3, #5
 80084f2:	69bb      	ldr	r3, [r7, #24]
 80084f4:	4413      	add	r3, r2
 80084f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084fa:	461a      	mov	r2, r3
 80084fc:	2320      	movs	r3, #32
 80084fe:	6093      	str	r3, [r2, #8]
 8008500:	e098      	b.n	8008634 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008508:	2b00      	cmp	r3, #0
 800850a:	f040 8093 	bne.w	8008634 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	4a4b      	ldr	r2, [pc, #300]	@ (8008640 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d90f      	bls.n	8008536 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800851c:	2b00      	cmp	r3, #0
 800851e:	d00a      	beq.n	8008536 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	015a      	lsls	r2, r3, #5
 8008524:	69bb      	ldr	r3, [r7, #24]
 8008526:	4413      	add	r3, r2
 8008528:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800852c:	461a      	mov	r2, r3
 800852e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008532:	6093      	str	r3, [r2, #8]
 8008534:	e07e      	b.n	8008634 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8008536:	683a      	ldr	r2, [r7, #0]
 8008538:	4613      	mov	r3, r2
 800853a:	00db      	lsls	r3, r3, #3
 800853c:	4413      	add	r3, r2
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008544:	687a      	ldr	r2, [r7, #4]
 8008546:	4413      	add	r3, r2
 8008548:	3304      	adds	r3, #4
 800854a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6a1a      	ldr	r2, [r3, #32]
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	0159      	lsls	r1, r3, #5
 8008554:	69bb      	ldr	r3, [r7, #24]
 8008556:	440b      	add	r3, r1
 8008558:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800855c:	691b      	ldr	r3, [r3, #16]
 800855e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008562:	1ad2      	subs	r2, r2, r3
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d114      	bne.n	8008598 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	691b      	ldr	r3, [r3, #16]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d109      	bne.n	800858a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6818      	ldr	r0, [r3, #0]
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008580:	461a      	mov	r2, r3
 8008582:	2101      	movs	r1, #1
 8008584:	f004 fb3e 	bl	800cc04 <USB_EP0_OutStart>
 8008588:	e006      	b.n	8008598 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	68da      	ldr	r2, [r3, #12]
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	695b      	ldr	r3, [r3, #20]
 8008592:	441a      	add	r2, r3
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	b2db      	uxtb	r3, r3
 800859c:	4619      	mov	r1, r3
 800859e:	6878      	ldr	r0, [r7, #4]
 80085a0:	f006 fec4 	bl	800f32c <HAL_PCD_DataOutStageCallback>
 80085a4:	e046      	b.n	8008634 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	4a26      	ldr	r2, [pc, #152]	@ (8008644 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d124      	bne.n	80085f8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d00a      	beq.n	80085ce <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	015a      	lsls	r2, r3, #5
 80085bc:	69bb      	ldr	r3, [r7, #24]
 80085be:	4413      	add	r3, r2
 80085c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085c4:	461a      	mov	r2, r3
 80085c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085ca:	6093      	str	r3, [r2, #8]
 80085cc:	e032      	b.n	8008634 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	f003 0320 	and.w	r3, r3, #32
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d008      	beq.n	80085ea <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	015a      	lsls	r2, r3, #5
 80085dc:	69bb      	ldr	r3, [r7, #24]
 80085de:	4413      	add	r3, r2
 80085e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085e4:	461a      	mov	r2, r3
 80085e6:	2320      	movs	r3, #32
 80085e8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	b2db      	uxtb	r3, r3
 80085ee:	4619      	mov	r1, r3
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f006 fe9b 	bl	800f32c <HAL_PCD_DataOutStageCallback>
 80085f6:	e01d      	b.n	8008634 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d114      	bne.n	8008628 <PCD_EP_OutXfrComplete_int+0x1b0>
 80085fe:	6879      	ldr	r1, [r7, #4]
 8008600:	683a      	ldr	r2, [r7, #0]
 8008602:	4613      	mov	r3, r2
 8008604:	00db      	lsls	r3, r3, #3
 8008606:	4413      	add	r3, r2
 8008608:	009b      	lsls	r3, r3, #2
 800860a:	440b      	add	r3, r1
 800860c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d108      	bne.n	8008628 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6818      	ldr	r0, [r3, #0]
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008620:	461a      	mov	r2, r3
 8008622:	2100      	movs	r1, #0
 8008624:	f004 faee 	bl	800cc04 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	b2db      	uxtb	r3, r3
 800862c:	4619      	mov	r1, r3
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f006 fe7c 	bl	800f32c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008634:	2300      	movs	r3, #0
}
 8008636:	4618      	mov	r0, r3
 8008638:	3720      	adds	r7, #32
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}
 800863e:	bf00      	nop
 8008640:	4f54300a 	.word	0x4f54300a
 8008644:	4f54310a 	.word	0x4f54310a

08008648 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b086      	sub	sp, #24
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
 8008650:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008658:	697b      	ldr	r3, [r7, #20]
 800865a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	333c      	adds	r3, #60	@ 0x3c
 8008660:	3304      	adds	r3, #4
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	015a      	lsls	r2, r3, #5
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	4413      	add	r3, r2
 800866e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	4a15      	ldr	r2, [pc, #84]	@ (80086d0 <PCD_EP_OutSetupPacket_int+0x88>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d90e      	bls.n	800869c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008684:	2b00      	cmp	r3, #0
 8008686:	d009      	beq.n	800869c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	015a      	lsls	r2, r3, #5
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	4413      	add	r3, r2
 8008690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008694:	461a      	mov	r2, r3
 8008696:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800869a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f006 fe33 	bl	800f308 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	4a0a      	ldr	r2, [pc, #40]	@ (80086d0 <PCD_EP_OutSetupPacket_int+0x88>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d90c      	bls.n	80086c4 <PCD_EP_OutSetupPacket_int+0x7c>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	799b      	ldrb	r3, [r3, #6]
 80086ae:	2b01      	cmp	r3, #1
 80086b0:	d108      	bne.n	80086c4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6818      	ldr	r0, [r3, #0]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80086bc:	461a      	mov	r2, r3
 80086be:	2101      	movs	r1, #1
 80086c0:	f004 faa0 	bl	800cc04 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80086c4:	2300      	movs	r3, #0
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	3718      	adds	r7, #24
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
 80086ce:	bf00      	nop
 80086d0:	4f54300a 	.word	0x4f54300a

080086d4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	460b      	mov	r3, r1
 80086de:	70fb      	strb	r3, [r7, #3]
 80086e0:	4613      	mov	r3, r2
 80086e2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086ea:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80086ec:	78fb      	ldrb	r3, [r7, #3]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d107      	bne.n	8008702 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80086f2:	883b      	ldrh	r3, [r7, #0]
 80086f4:	0419      	lsls	r1, r3, #16
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	68ba      	ldr	r2, [r7, #8]
 80086fc:	430a      	orrs	r2, r1
 80086fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8008700:	e028      	b.n	8008754 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008708:	0c1b      	lsrs	r3, r3, #16
 800870a:	68ba      	ldr	r2, [r7, #8]
 800870c:	4413      	add	r3, r2
 800870e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008710:	2300      	movs	r3, #0
 8008712:	73fb      	strb	r3, [r7, #15]
 8008714:	e00d      	b.n	8008732 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	7bfb      	ldrb	r3, [r7, #15]
 800871c:	3340      	adds	r3, #64	@ 0x40
 800871e:	009b      	lsls	r3, r3, #2
 8008720:	4413      	add	r3, r2
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	0c1b      	lsrs	r3, r3, #16
 8008726:	68ba      	ldr	r2, [r7, #8]
 8008728:	4413      	add	r3, r2
 800872a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800872c:	7bfb      	ldrb	r3, [r7, #15]
 800872e:	3301      	adds	r3, #1
 8008730:	73fb      	strb	r3, [r7, #15]
 8008732:	7bfa      	ldrb	r2, [r7, #15]
 8008734:	78fb      	ldrb	r3, [r7, #3]
 8008736:	3b01      	subs	r3, #1
 8008738:	429a      	cmp	r2, r3
 800873a:	d3ec      	bcc.n	8008716 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800873c:	883b      	ldrh	r3, [r7, #0]
 800873e:	0418      	lsls	r0, r3, #16
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6819      	ldr	r1, [r3, #0]
 8008744:	78fb      	ldrb	r3, [r7, #3]
 8008746:	3b01      	subs	r3, #1
 8008748:	68ba      	ldr	r2, [r7, #8]
 800874a:	4302      	orrs	r2, r0
 800874c:	3340      	adds	r3, #64	@ 0x40
 800874e:	009b      	lsls	r3, r3, #2
 8008750:	440b      	add	r3, r1
 8008752:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8008754:	2300      	movs	r3, #0
}
 8008756:	4618      	mov	r0, r3
 8008758:	3714      	adds	r7, #20
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr

08008762 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8008762:	b480      	push	{r7}
 8008764:	b083      	sub	sp, #12
 8008766:	af00      	add	r7, sp, #0
 8008768:	6078      	str	r0, [r7, #4]
 800876a:	460b      	mov	r3, r1
 800876c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	887a      	ldrh	r2, [r7, #2]
 8008774:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008776:	2300      	movs	r3, #0
}
 8008778:	4618      	mov	r0, r3
 800877a:	370c      	adds	r7, #12
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008784:	b480      	push	{r7}
 8008786:	b083      	sub	sp, #12
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
 800878c:	460b      	mov	r3, r1
 800878e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008790:	bf00      	nop
 8008792:	370c      	adds	r7, #12
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr

0800879c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b086      	sub	sp, #24
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d101      	bne.n	80087ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80087aa:	2301      	movs	r3, #1
 80087ac:	e267      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f003 0301 	and.w	r3, r3, #1
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d075      	beq.n	80088a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80087ba:	4b88      	ldr	r3, [pc, #544]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 80087bc:	689b      	ldr	r3, [r3, #8]
 80087be:	f003 030c 	and.w	r3, r3, #12
 80087c2:	2b04      	cmp	r3, #4
 80087c4:	d00c      	beq.n	80087e0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80087c6:	4b85      	ldr	r3, [pc, #532]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80087ce:	2b08      	cmp	r3, #8
 80087d0:	d112      	bne.n	80087f8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80087d2:	4b82      	ldr	r3, [pc, #520]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80087da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80087de:	d10b      	bne.n	80087f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087e0:	4b7e      	ldr	r3, [pc, #504]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d05b      	beq.n	80088a4 <HAL_RCC_OscConfig+0x108>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	685b      	ldr	r3, [r3, #4]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d157      	bne.n	80088a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	e242      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008800:	d106      	bne.n	8008810 <HAL_RCC_OscConfig+0x74>
 8008802:	4b76      	ldr	r3, [pc, #472]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a75      	ldr	r2, [pc, #468]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 8008808:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800880c:	6013      	str	r3, [r2, #0]
 800880e:	e01d      	b.n	800884c <HAL_RCC_OscConfig+0xb0>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	685b      	ldr	r3, [r3, #4]
 8008814:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008818:	d10c      	bne.n	8008834 <HAL_RCC_OscConfig+0x98>
 800881a:	4b70      	ldr	r3, [pc, #448]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a6f      	ldr	r2, [pc, #444]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 8008820:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008824:	6013      	str	r3, [r2, #0]
 8008826:	4b6d      	ldr	r3, [pc, #436]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	4a6c      	ldr	r2, [pc, #432]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 800882c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008830:	6013      	str	r3, [r2, #0]
 8008832:	e00b      	b.n	800884c <HAL_RCC_OscConfig+0xb0>
 8008834:	4b69      	ldr	r3, [pc, #420]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a68      	ldr	r2, [pc, #416]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 800883a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800883e:	6013      	str	r3, [r2, #0]
 8008840:	4b66      	ldr	r3, [pc, #408]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a65      	ldr	r2, [pc, #404]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 8008846:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800884a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d013      	beq.n	800887c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008854:	f7fb fe3a 	bl	80044cc <HAL_GetTick>
 8008858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800885a:	e008      	b.n	800886e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800885c:	f7fb fe36 	bl	80044cc <HAL_GetTick>
 8008860:	4602      	mov	r2, r0
 8008862:	693b      	ldr	r3, [r7, #16]
 8008864:	1ad3      	subs	r3, r2, r3
 8008866:	2b64      	cmp	r3, #100	@ 0x64
 8008868:	d901      	bls.n	800886e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800886a:	2303      	movs	r3, #3
 800886c:	e207      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800886e:	4b5b      	ldr	r3, [pc, #364]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008876:	2b00      	cmp	r3, #0
 8008878:	d0f0      	beq.n	800885c <HAL_RCC_OscConfig+0xc0>
 800887a:	e014      	b.n	80088a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800887c:	f7fb fe26 	bl	80044cc <HAL_GetTick>
 8008880:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008882:	e008      	b.n	8008896 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008884:	f7fb fe22 	bl	80044cc <HAL_GetTick>
 8008888:	4602      	mov	r2, r0
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	1ad3      	subs	r3, r2, r3
 800888e:	2b64      	cmp	r3, #100	@ 0x64
 8008890:	d901      	bls.n	8008896 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008892:	2303      	movs	r3, #3
 8008894:	e1f3      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008896:	4b51      	ldr	r3, [pc, #324]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1f0      	bne.n	8008884 <HAL_RCC_OscConfig+0xe8>
 80088a2:	e000      	b.n	80088a6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f003 0302 	and.w	r3, r3, #2
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d063      	beq.n	800897a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80088b2:	4b4a      	ldr	r3, [pc, #296]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	f003 030c 	and.w	r3, r3, #12
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d00b      	beq.n	80088d6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80088be:	4b47      	ldr	r3, [pc, #284]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 80088c0:	689b      	ldr	r3, [r3, #8]
 80088c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80088c6:	2b08      	cmp	r3, #8
 80088c8:	d11c      	bne.n	8008904 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80088ca:	4b44      	ldr	r3, [pc, #272]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d116      	bne.n	8008904 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80088d6:	4b41      	ldr	r3, [pc, #260]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f003 0302 	and.w	r3, r3, #2
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d005      	beq.n	80088ee <HAL_RCC_OscConfig+0x152>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	68db      	ldr	r3, [r3, #12]
 80088e6:	2b01      	cmp	r3, #1
 80088e8:	d001      	beq.n	80088ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80088ea:	2301      	movs	r3, #1
 80088ec:	e1c7      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088ee:	4b3b      	ldr	r3, [pc, #236]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	691b      	ldr	r3, [r3, #16]
 80088fa:	00db      	lsls	r3, r3, #3
 80088fc:	4937      	ldr	r1, [pc, #220]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 80088fe:	4313      	orrs	r3, r2
 8008900:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008902:	e03a      	b.n	800897a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	68db      	ldr	r3, [r3, #12]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d020      	beq.n	800894e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800890c:	4b34      	ldr	r3, [pc, #208]	@ (80089e0 <HAL_RCC_OscConfig+0x244>)
 800890e:	2201      	movs	r2, #1
 8008910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008912:	f7fb fddb 	bl	80044cc <HAL_GetTick>
 8008916:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008918:	e008      	b.n	800892c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800891a:	f7fb fdd7 	bl	80044cc <HAL_GetTick>
 800891e:	4602      	mov	r2, r0
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	1ad3      	subs	r3, r2, r3
 8008924:	2b02      	cmp	r3, #2
 8008926:	d901      	bls.n	800892c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008928:	2303      	movs	r3, #3
 800892a:	e1a8      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800892c:	4b2b      	ldr	r3, [pc, #172]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f003 0302 	and.w	r3, r3, #2
 8008934:	2b00      	cmp	r3, #0
 8008936:	d0f0      	beq.n	800891a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008938:	4b28      	ldr	r3, [pc, #160]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	691b      	ldr	r3, [r3, #16]
 8008944:	00db      	lsls	r3, r3, #3
 8008946:	4925      	ldr	r1, [pc, #148]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 8008948:	4313      	orrs	r3, r2
 800894a:	600b      	str	r3, [r1, #0]
 800894c:	e015      	b.n	800897a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800894e:	4b24      	ldr	r3, [pc, #144]	@ (80089e0 <HAL_RCC_OscConfig+0x244>)
 8008950:	2200      	movs	r2, #0
 8008952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008954:	f7fb fdba 	bl	80044cc <HAL_GetTick>
 8008958:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800895a:	e008      	b.n	800896e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800895c:	f7fb fdb6 	bl	80044cc <HAL_GetTick>
 8008960:	4602      	mov	r2, r0
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	1ad3      	subs	r3, r2, r3
 8008966:	2b02      	cmp	r3, #2
 8008968:	d901      	bls.n	800896e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800896a:	2303      	movs	r3, #3
 800896c:	e187      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800896e:	4b1b      	ldr	r3, [pc, #108]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f003 0302 	and.w	r3, r3, #2
 8008976:	2b00      	cmp	r3, #0
 8008978:	d1f0      	bne.n	800895c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f003 0308 	and.w	r3, r3, #8
 8008982:	2b00      	cmp	r3, #0
 8008984:	d036      	beq.n	80089f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	695b      	ldr	r3, [r3, #20]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d016      	beq.n	80089bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800898e:	4b15      	ldr	r3, [pc, #84]	@ (80089e4 <HAL_RCC_OscConfig+0x248>)
 8008990:	2201      	movs	r2, #1
 8008992:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008994:	f7fb fd9a 	bl	80044cc <HAL_GetTick>
 8008998:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800899a:	e008      	b.n	80089ae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800899c:	f7fb fd96 	bl	80044cc <HAL_GetTick>
 80089a0:	4602      	mov	r2, r0
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	1ad3      	subs	r3, r2, r3
 80089a6:	2b02      	cmp	r3, #2
 80089a8:	d901      	bls.n	80089ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80089aa:	2303      	movs	r3, #3
 80089ac:	e167      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80089ae:	4b0b      	ldr	r3, [pc, #44]	@ (80089dc <HAL_RCC_OscConfig+0x240>)
 80089b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089b2:	f003 0302 	and.w	r3, r3, #2
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d0f0      	beq.n	800899c <HAL_RCC_OscConfig+0x200>
 80089ba:	e01b      	b.n	80089f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80089bc:	4b09      	ldr	r3, [pc, #36]	@ (80089e4 <HAL_RCC_OscConfig+0x248>)
 80089be:	2200      	movs	r2, #0
 80089c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80089c2:	f7fb fd83 	bl	80044cc <HAL_GetTick>
 80089c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80089c8:	e00e      	b.n	80089e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80089ca:	f7fb fd7f 	bl	80044cc <HAL_GetTick>
 80089ce:	4602      	mov	r2, r0
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	1ad3      	subs	r3, r2, r3
 80089d4:	2b02      	cmp	r3, #2
 80089d6:	d907      	bls.n	80089e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80089d8:	2303      	movs	r3, #3
 80089da:	e150      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
 80089dc:	40023800 	.word	0x40023800
 80089e0:	42470000 	.word	0x42470000
 80089e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80089e8:	4b88      	ldr	r3, [pc, #544]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 80089ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089ec:	f003 0302 	and.w	r3, r3, #2
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d1ea      	bne.n	80089ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f003 0304 	and.w	r3, r3, #4
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	f000 8097 	beq.w	8008b30 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008a02:	2300      	movs	r3, #0
 8008a04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008a06:	4b81      	ldr	r3, [pc, #516]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d10f      	bne.n	8008a32 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a12:	2300      	movs	r3, #0
 8008a14:	60bb      	str	r3, [r7, #8]
 8008a16:	4b7d      	ldr	r3, [pc, #500]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a1a:	4a7c      	ldr	r2, [pc, #496]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8008a22:	4b7a      	ldr	r3, [pc, #488]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a2a:	60bb      	str	r3, [r7, #8]
 8008a2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008a2e:	2301      	movs	r3, #1
 8008a30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a32:	4b77      	ldr	r3, [pc, #476]	@ (8008c10 <HAL_RCC_OscConfig+0x474>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d118      	bne.n	8008a70 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008a3e:	4b74      	ldr	r3, [pc, #464]	@ (8008c10 <HAL_RCC_OscConfig+0x474>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a73      	ldr	r2, [pc, #460]	@ (8008c10 <HAL_RCC_OscConfig+0x474>)
 8008a44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008a4a:	f7fb fd3f 	bl	80044cc <HAL_GetTick>
 8008a4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a50:	e008      	b.n	8008a64 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a52:	f7fb fd3b 	bl	80044cc <HAL_GetTick>
 8008a56:	4602      	mov	r2, r0
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	1ad3      	subs	r3, r2, r3
 8008a5c:	2b02      	cmp	r3, #2
 8008a5e:	d901      	bls.n	8008a64 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008a60:	2303      	movs	r3, #3
 8008a62:	e10c      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a64:	4b6a      	ldr	r3, [pc, #424]	@ (8008c10 <HAL_RCC_OscConfig+0x474>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d0f0      	beq.n	8008a52 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	689b      	ldr	r3, [r3, #8]
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d106      	bne.n	8008a86 <HAL_RCC_OscConfig+0x2ea>
 8008a78:	4b64      	ldr	r3, [pc, #400]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008a7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a7c:	4a63      	ldr	r2, [pc, #396]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008a7e:	f043 0301 	orr.w	r3, r3, #1
 8008a82:	6713      	str	r3, [r2, #112]	@ 0x70
 8008a84:	e01c      	b.n	8008ac0 <HAL_RCC_OscConfig+0x324>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	2b05      	cmp	r3, #5
 8008a8c:	d10c      	bne.n	8008aa8 <HAL_RCC_OscConfig+0x30c>
 8008a8e:	4b5f      	ldr	r3, [pc, #380]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a92:	4a5e      	ldr	r2, [pc, #376]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008a94:	f043 0304 	orr.w	r3, r3, #4
 8008a98:	6713      	str	r3, [r2, #112]	@ 0x70
 8008a9a:	4b5c      	ldr	r3, [pc, #368]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a9e:	4a5b      	ldr	r2, [pc, #364]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008aa0:	f043 0301 	orr.w	r3, r3, #1
 8008aa4:	6713      	str	r3, [r2, #112]	@ 0x70
 8008aa6:	e00b      	b.n	8008ac0 <HAL_RCC_OscConfig+0x324>
 8008aa8:	4b58      	ldr	r3, [pc, #352]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008aac:	4a57      	ldr	r2, [pc, #348]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008aae:	f023 0301 	bic.w	r3, r3, #1
 8008ab2:	6713      	str	r3, [r2, #112]	@ 0x70
 8008ab4:	4b55      	ldr	r3, [pc, #340]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008ab6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ab8:	4a54      	ldr	r2, [pc, #336]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008aba:	f023 0304 	bic.w	r3, r3, #4
 8008abe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	689b      	ldr	r3, [r3, #8]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d015      	beq.n	8008af4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ac8:	f7fb fd00 	bl	80044cc <HAL_GetTick>
 8008acc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ace:	e00a      	b.n	8008ae6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008ad0:	f7fb fcfc 	bl	80044cc <HAL_GetTick>
 8008ad4:	4602      	mov	r2, r0
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	1ad3      	subs	r3, r2, r3
 8008ada:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d901      	bls.n	8008ae6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	e0cb      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ae6:	4b49      	ldr	r3, [pc, #292]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008aea:	f003 0302 	and.w	r3, r3, #2
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d0ee      	beq.n	8008ad0 <HAL_RCC_OscConfig+0x334>
 8008af2:	e014      	b.n	8008b1e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008af4:	f7fb fcea 	bl	80044cc <HAL_GetTick>
 8008af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008afa:	e00a      	b.n	8008b12 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008afc:	f7fb fce6 	bl	80044cc <HAL_GetTick>
 8008b00:	4602      	mov	r2, r0
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	1ad3      	subs	r3, r2, r3
 8008b06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d901      	bls.n	8008b12 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008b0e:	2303      	movs	r3, #3
 8008b10:	e0b5      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008b12:	4b3e      	ldr	r3, [pc, #248]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008b14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b16:	f003 0302 	and.w	r3, r3, #2
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d1ee      	bne.n	8008afc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008b1e:	7dfb      	ldrb	r3, [r7, #23]
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d105      	bne.n	8008b30 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008b24:	4b39      	ldr	r3, [pc, #228]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b28:	4a38      	ldr	r2, [pc, #224]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008b2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b2e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	699b      	ldr	r3, [r3, #24]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	f000 80a1 	beq.w	8008c7c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008b3a:	4b34      	ldr	r3, [pc, #208]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008b3c:	689b      	ldr	r3, [r3, #8]
 8008b3e:	f003 030c 	and.w	r3, r3, #12
 8008b42:	2b08      	cmp	r3, #8
 8008b44:	d05c      	beq.n	8008c00 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	699b      	ldr	r3, [r3, #24]
 8008b4a:	2b02      	cmp	r3, #2
 8008b4c:	d141      	bne.n	8008bd2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b4e:	4b31      	ldr	r3, [pc, #196]	@ (8008c14 <HAL_RCC_OscConfig+0x478>)
 8008b50:	2200      	movs	r2, #0
 8008b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b54:	f7fb fcba 	bl	80044cc <HAL_GetTick>
 8008b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b5a:	e008      	b.n	8008b6e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b5c:	f7fb fcb6 	bl	80044cc <HAL_GetTick>
 8008b60:	4602      	mov	r2, r0
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	1ad3      	subs	r3, r2, r3
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	d901      	bls.n	8008b6e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008b6a:	2303      	movs	r3, #3
 8008b6c:	e087      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b6e:	4b27      	ldr	r3, [pc, #156]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d1f0      	bne.n	8008b5c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	69da      	ldr	r2, [r3, #28]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6a1b      	ldr	r3, [r3, #32]
 8008b82:	431a      	orrs	r2, r3
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b88:	019b      	lsls	r3, r3, #6
 8008b8a:	431a      	orrs	r2, r3
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b90:	085b      	lsrs	r3, r3, #1
 8008b92:	3b01      	subs	r3, #1
 8008b94:	041b      	lsls	r3, r3, #16
 8008b96:	431a      	orrs	r2, r3
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b9c:	061b      	lsls	r3, r3, #24
 8008b9e:	491b      	ldr	r1, [pc, #108]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8008c14 <HAL_RCC_OscConfig+0x478>)
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008baa:	f7fb fc8f 	bl	80044cc <HAL_GetTick>
 8008bae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008bb0:	e008      	b.n	8008bc4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008bb2:	f7fb fc8b 	bl	80044cc <HAL_GetTick>
 8008bb6:	4602      	mov	r2, r0
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	1ad3      	subs	r3, r2, r3
 8008bbc:	2b02      	cmp	r3, #2
 8008bbe:	d901      	bls.n	8008bc4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008bc0:	2303      	movs	r3, #3
 8008bc2:	e05c      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008bc4:	4b11      	ldr	r3, [pc, #68]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d0f0      	beq.n	8008bb2 <HAL_RCC_OscConfig+0x416>
 8008bd0:	e054      	b.n	8008c7c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008bd2:	4b10      	ldr	r3, [pc, #64]	@ (8008c14 <HAL_RCC_OscConfig+0x478>)
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008bd8:	f7fb fc78 	bl	80044cc <HAL_GetTick>
 8008bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008bde:	e008      	b.n	8008bf2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008be0:	f7fb fc74 	bl	80044cc <HAL_GetTick>
 8008be4:	4602      	mov	r2, r0
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	1ad3      	subs	r3, r2, r3
 8008bea:	2b02      	cmp	r3, #2
 8008bec:	d901      	bls.n	8008bf2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008bee:	2303      	movs	r3, #3
 8008bf0:	e045      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008bf2:	4b06      	ldr	r3, [pc, #24]	@ (8008c0c <HAL_RCC_OscConfig+0x470>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d1f0      	bne.n	8008be0 <HAL_RCC_OscConfig+0x444>
 8008bfe:	e03d      	b.n	8008c7c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	699b      	ldr	r3, [r3, #24]
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d107      	bne.n	8008c18 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	e038      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
 8008c0c:	40023800 	.word	0x40023800
 8008c10:	40007000 	.word	0x40007000
 8008c14:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008c18:	4b1b      	ldr	r3, [pc, #108]	@ (8008c88 <HAL_RCC_OscConfig+0x4ec>)
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	699b      	ldr	r3, [r3, #24]
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d028      	beq.n	8008c78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008c30:	429a      	cmp	r2, r3
 8008c32:	d121      	bne.n	8008c78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d11a      	bne.n	8008c78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008c42:	68fa      	ldr	r2, [r7, #12]
 8008c44:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008c48:	4013      	ands	r3, r2
 8008c4a:	687a      	ldr	r2, [r7, #4]
 8008c4c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008c4e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d111      	bne.n	8008c78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c5e:	085b      	lsrs	r3, r3, #1
 8008c60:	3b01      	subs	r3, #1
 8008c62:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008c64:	429a      	cmp	r2, r3
 8008c66:	d107      	bne.n	8008c78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c72:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d001      	beq.n	8008c7c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008c78:	2301      	movs	r3, #1
 8008c7a:	e000      	b.n	8008c7e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008c7c:	2300      	movs	r3, #0
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3718      	adds	r7, #24
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}
 8008c86:	bf00      	nop
 8008c88:	40023800 	.word	0x40023800

08008c8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b084      	sub	sp, #16
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d101      	bne.n	8008ca0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	e0cc      	b.n	8008e3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008ca0:	4b68      	ldr	r3, [pc, #416]	@ (8008e44 <HAL_RCC_ClockConfig+0x1b8>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f003 0307 	and.w	r3, r3, #7
 8008ca8:	683a      	ldr	r2, [r7, #0]
 8008caa:	429a      	cmp	r2, r3
 8008cac:	d90c      	bls.n	8008cc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008cae:	4b65      	ldr	r3, [pc, #404]	@ (8008e44 <HAL_RCC_ClockConfig+0x1b8>)
 8008cb0:	683a      	ldr	r2, [r7, #0]
 8008cb2:	b2d2      	uxtb	r2, r2
 8008cb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008cb6:	4b63      	ldr	r3, [pc, #396]	@ (8008e44 <HAL_RCC_ClockConfig+0x1b8>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f003 0307 	and.w	r3, r3, #7
 8008cbe:	683a      	ldr	r2, [r7, #0]
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	d001      	beq.n	8008cc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	e0b8      	b.n	8008e3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f003 0302 	and.w	r3, r3, #2
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d020      	beq.n	8008d16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f003 0304 	and.w	r3, r3, #4
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d005      	beq.n	8008cec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008ce0:	4b59      	ldr	r3, [pc, #356]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008ce2:	689b      	ldr	r3, [r3, #8]
 8008ce4:	4a58      	ldr	r2, [pc, #352]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008ce6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008cea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f003 0308 	and.w	r3, r3, #8
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d005      	beq.n	8008d04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008cf8:	4b53      	ldr	r3, [pc, #332]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	4a52      	ldr	r2, [pc, #328]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008cfe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008d02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d04:	4b50      	ldr	r3, [pc, #320]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	689b      	ldr	r3, [r3, #8]
 8008d10:	494d      	ldr	r1, [pc, #308]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008d12:	4313      	orrs	r3, r2
 8008d14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f003 0301 	and.w	r3, r3, #1
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d044      	beq.n	8008dac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d107      	bne.n	8008d3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d2a:	4b47      	ldr	r3, [pc, #284]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d119      	bne.n	8008d6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	e07f      	b.n	8008e3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	2b02      	cmp	r3, #2
 8008d40:	d003      	beq.n	8008d4a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008d46:	2b03      	cmp	r3, #3
 8008d48:	d107      	bne.n	8008d5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008d4a:	4b3f      	ldr	r3, [pc, #252]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d109      	bne.n	8008d6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d56:	2301      	movs	r3, #1
 8008d58:	e06f      	b.n	8008e3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d5a:	4b3b      	ldr	r3, [pc, #236]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f003 0302 	and.w	r3, r3, #2
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d101      	bne.n	8008d6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d66:	2301      	movs	r3, #1
 8008d68:	e067      	b.n	8008e3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008d6a:	4b37      	ldr	r3, [pc, #220]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008d6c:	689b      	ldr	r3, [r3, #8]
 8008d6e:	f023 0203 	bic.w	r2, r3, #3
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	4934      	ldr	r1, [pc, #208]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008d78:	4313      	orrs	r3, r2
 8008d7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008d7c:	f7fb fba6 	bl	80044cc <HAL_GetTick>
 8008d80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d82:	e00a      	b.n	8008d9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008d84:	f7fb fba2 	bl	80044cc <HAL_GetTick>
 8008d88:	4602      	mov	r2, r0
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	1ad3      	subs	r3, r2, r3
 8008d8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d901      	bls.n	8008d9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008d96:	2303      	movs	r3, #3
 8008d98:	e04f      	b.n	8008e3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d9a:	4b2b      	ldr	r3, [pc, #172]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008d9c:	689b      	ldr	r3, [r3, #8]
 8008d9e:	f003 020c 	and.w	r2, r3, #12
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	685b      	ldr	r3, [r3, #4]
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	429a      	cmp	r2, r3
 8008daa:	d1eb      	bne.n	8008d84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008dac:	4b25      	ldr	r3, [pc, #148]	@ (8008e44 <HAL_RCC_ClockConfig+0x1b8>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f003 0307 	and.w	r3, r3, #7
 8008db4:	683a      	ldr	r2, [r7, #0]
 8008db6:	429a      	cmp	r2, r3
 8008db8:	d20c      	bcs.n	8008dd4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008dba:	4b22      	ldr	r3, [pc, #136]	@ (8008e44 <HAL_RCC_ClockConfig+0x1b8>)
 8008dbc:	683a      	ldr	r2, [r7, #0]
 8008dbe:	b2d2      	uxtb	r2, r2
 8008dc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008dc2:	4b20      	ldr	r3, [pc, #128]	@ (8008e44 <HAL_RCC_ClockConfig+0x1b8>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f003 0307 	and.w	r3, r3, #7
 8008dca:	683a      	ldr	r2, [r7, #0]
 8008dcc:	429a      	cmp	r2, r3
 8008dce:	d001      	beq.n	8008dd4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	e032      	b.n	8008e3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f003 0304 	and.w	r3, r3, #4
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d008      	beq.n	8008df2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008de0:	4b19      	ldr	r3, [pc, #100]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008de2:	689b      	ldr	r3, [r3, #8]
 8008de4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	68db      	ldr	r3, [r3, #12]
 8008dec:	4916      	ldr	r1, [pc, #88]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008dee:	4313      	orrs	r3, r2
 8008df0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f003 0308 	and.w	r3, r3, #8
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d009      	beq.n	8008e12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008dfe:	4b12      	ldr	r3, [pc, #72]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008e00:	689b      	ldr	r3, [r3, #8]
 8008e02:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	691b      	ldr	r3, [r3, #16]
 8008e0a:	00db      	lsls	r3, r3, #3
 8008e0c:	490e      	ldr	r1, [pc, #56]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008e12:	f000 f821 	bl	8008e58 <HAL_RCC_GetSysClockFreq>
 8008e16:	4602      	mov	r2, r0
 8008e18:	4b0b      	ldr	r3, [pc, #44]	@ (8008e48 <HAL_RCC_ClockConfig+0x1bc>)
 8008e1a:	689b      	ldr	r3, [r3, #8]
 8008e1c:	091b      	lsrs	r3, r3, #4
 8008e1e:	f003 030f 	and.w	r3, r3, #15
 8008e22:	490a      	ldr	r1, [pc, #40]	@ (8008e4c <HAL_RCC_ClockConfig+0x1c0>)
 8008e24:	5ccb      	ldrb	r3, [r1, r3]
 8008e26:	fa22 f303 	lsr.w	r3, r2, r3
 8008e2a:	4a09      	ldr	r2, [pc, #36]	@ (8008e50 <HAL_RCC_ClockConfig+0x1c4>)
 8008e2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008e2e:	4b09      	ldr	r3, [pc, #36]	@ (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4618      	mov	r0, r3
 8008e34:	f7fb fb06 	bl	8004444 <HAL_InitTick>

  return HAL_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3710      	adds	r7, #16
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
 8008e42:	bf00      	nop
 8008e44:	40023c00 	.word	0x40023c00
 8008e48:	40023800 	.word	0x40023800
 8008e4c:	080100a0 	.word	0x080100a0
 8008e50:	2000005c 	.word	0x2000005c
 8008e54:	20000068 	.word	0x20000068

08008e58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008e58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e5c:	b090      	sub	sp, #64	@ 0x40
 8008e5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008e60:	2300      	movs	r3, #0
 8008e62:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8008e64:	2300      	movs	r3, #0
 8008e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008e70:	4b59      	ldr	r3, [pc, #356]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008e72:	689b      	ldr	r3, [r3, #8]
 8008e74:	f003 030c 	and.w	r3, r3, #12
 8008e78:	2b08      	cmp	r3, #8
 8008e7a:	d00d      	beq.n	8008e98 <HAL_RCC_GetSysClockFreq+0x40>
 8008e7c:	2b08      	cmp	r3, #8
 8008e7e:	f200 80a1 	bhi.w	8008fc4 <HAL_RCC_GetSysClockFreq+0x16c>
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d002      	beq.n	8008e8c <HAL_RCC_GetSysClockFreq+0x34>
 8008e86:	2b04      	cmp	r3, #4
 8008e88:	d003      	beq.n	8008e92 <HAL_RCC_GetSysClockFreq+0x3a>
 8008e8a:	e09b      	b.n	8008fc4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008e8c:	4b53      	ldr	r3, [pc, #332]	@ (8008fdc <HAL_RCC_GetSysClockFreq+0x184>)
 8008e8e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008e90:	e09b      	b.n	8008fca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008e92:	4b53      	ldr	r3, [pc, #332]	@ (8008fe0 <HAL_RCC_GetSysClockFreq+0x188>)
 8008e94:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008e96:	e098      	b.n	8008fca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008e98:	4b4f      	ldr	r3, [pc, #316]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008e9a:	685b      	ldr	r3, [r3, #4]
 8008e9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ea0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008ea2:	4b4d      	ldr	r3, [pc, #308]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d028      	beq.n	8008f00 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008eae:	4b4a      	ldr	r3, [pc, #296]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	099b      	lsrs	r3, r3, #6
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	623b      	str	r3, [r7, #32]
 8008eb8:	627a      	str	r2, [r7, #36]	@ 0x24
 8008eba:	6a3b      	ldr	r3, [r7, #32]
 8008ebc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008ec0:	2100      	movs	r1, #0
 8008ec2:	4b47      	ldr	r3, [pc, #284]	@ (8008fe0 <HAL_RCC_GetSysClockFreq+0x188>)
 8008ec4:	fb03 f201 	mul.w	r2, r3, r1
 8008ec8:	2300      	movs	r3, #0
 8008eca:	fb00 f303 	mul.w	r3, r0, r3
 8008ece:	4413      	add	r3, r2
 8008ed0:	4a43      	ldr	r2, [pc, #268]	@ (8008fe0 <HAL_RCC_GetSysClockFreq+0x188>)
 8008ed2:	fba0 1202 	umull	r1, r2, r0, r2
 8008ed6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008ed8:	460a      	mov	r2, r1
 8008eda:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008edc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ede:	4413      	add	r3, r2
 8008ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	61bb      	str	r3, [r7, #24]
 8008ee8:	61fa      	str	r2, [r7, #28]
 8008eea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008eee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008ef2:	f7f7 ff33 	bl	8000d5c <__aeabi_uldivmod>
 8008ef6:	4602      	mov	r2, r0
 8008ef8:	460b      	mov	r3, r1
 8008efa:	4613      	mov	r3, r2
 8008efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008efe:	e053      	b.n	8008fa8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008f00:	4b35      	ldr	r3, [pc, #212]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	099b      	lsrs	r3, r3, #6
 8008f06:	2200      	movs	r2, #0
 8008f08:	613b      	str	r3, [r7, #16]
 8008f0a:	617a      	str	r2, [r7, #20]
 8008f0c:	693b      	ldr	r3, [r7, #16]
 8008f0e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008f12:	f04f 0b00 	mov.w	fp, #0
 8008f16:	4652      	mov	r2, sl
 8008f18:	465b      	mov	r3, fp
 8008f1a:	f04f 0000 	mov.w	r0, #0
 8008f1e:	f04f 0100 	mov.w	r1, #0
 8008f22:	0159      	lsls	r1, r3, #5
 8008f24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008f28:	0150      	lsls	r0, r2, #5
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	460b      	mov	r3, r1
 8008f2e:	ebb2 080a 	subs.w	r8, r2, sl
 8008f32:	eb63 090b 	sbc.w	r9, r3, fp
 8008f36:	f04f 0200 	mov.w	r2, #0
 8008f3a:	f04f 0300 	mov.w	r3, #0
 8008f3e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008f42:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008f46:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8008f4a:	ebb2 0408 	subs.w	r4, r2, r8
 8008f4e:	eb63 0509 	sbc.w	r5, r3, r9
 8008f52:	f04f 0200 	mov.w	r2, #0
 8008f56:	f04f 0300 	mov.w	r3, #0
 8008f5a:	00eb      	lsls	r3, r5, #3
 8008f5c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008f60:	00e2      	lsls	r2, r4, #3
 8008f62:	4614      	mov	r4, r2
 8008f64:	461d      	mov	r5, r3
 8008f66:	eb14 030a 	adds.w	r3, r4, sl
 8008f6a:	603b      	str	r3, [r7, #0]
 8008f6c:	eb45 030b 	adc.w	r3, r5, fp
 8008f70:	607b      	str	r3, [r7, #4]
 8008f72:	f04f 0200 	mov.w	r2, #0
 8008f76:	f04f 0300 	mov.w	r3, #0
 8008f7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008f7e:	4629      	mov	r1, r5
 8008f80:	028b      	lsls	r3, r1, #10
 8008f82:	4621      	mov	r1, r4
 8008f84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008f88:	4621      	mov	r1, r4
 8008f8a:	028a      	lsls	r2, r1, #10
 8008f8c:	4610      	mov	r0, r2
 8008f8e:	4619      	mov	r1, r3
 8008f90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f92:	2200      	movs	r2, #0
 8008f94:	60bb      	str	r3, [r7, #8]
 8008f96:	60fa      	str	r2, [r7, #12]
 8008f98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008f9c:	f7f7 fede 	bl	8000d5c <__aeabi_uldivmod>
 8008fa0:	4602      	mov	r2, r0
 8008fa2:	460b      	mov	r3, r1
 8008fa4:	4613      	mov	r3, r2
 8008fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	0c1b      	lsrs	r3, r3, #16
 8008fae:	f003 0303 	and.w	r3, r3, #3
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	005b      	lsls	r3, r3, #1
 8008fb6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008fb8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fc0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008fc2:	e002      	b.n	8008fca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008fc4:	4b05      	ldr	r3, [pc, #20]	@ (8008fdc <HAL_RCC_GetSysClockFreq+0x184>)
 8008fc6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008fc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3740      	adds	r7, #64	@ 0x40
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008fd6:	bf00      	nop
 8008fd8:	40023800 	.word	0x40023800
 8008fdc:	00f42400 	.word	0x00f42400
 8008fe0:	00b71b00 	.word	0x00b71b00

08008fe4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008fe8:	4b03      	ldr	r3, [pc, #12]	@ (8008ff8 <HAL_RCC_GetHCLKFreq+0x14>)
 8008fea:	681b      	ldr	r3, [r3, #0]
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr
 8008ff6:	bf00      	nop
 8008ff8:	2000005c 	.word	0x2000005c

08008ffc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009000:	f7ff fff0 	bl	8008fe4 <HAL_RCC_GetHCLKFreq>
 8009004:	4602      	mov	r2, r0
 8009006:	4b05      	ldr	r3, [pc, #20]	@ (800901c <HAL_RCC_GetPCLK1Freq+0x20>)
 8009008:	689b      	ldr	r3, [r3, #8]
 800900a:	0a9b      	lsrs	r3, r3, #10
 800900c:	f003 0307 	and.w	r3, r3, #7
 8009010:	4903      	ldr	r1, [pc, #12]	@ (8009020 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009012:	5ccb      	ldrb	r3, [r1, r3]
 8009014:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009018:	4618      	mov	r0, r3
 800901a:	bd80      	pop	{r7, pc}
 800901c:	40023800 	.word	0x40023800
 8009020:	080100b0 	.word	0x080100b0

08009024 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009028:	f7ff ffdc 	bl	8008fe4 <HAL_RCC_GetHCLKFreq>
 800902c:	4602      	mov	r2, r0
 800902e:	4b05      	ldr	r3, [pc, #20]	@ (8009044 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009030:	689b      	ldr	r3, [r3, #8]
 8009032:	0b5b      	lsrs	r3, r3, #13
 8009034:	f003 0307 	and.w	r3, r3, #7
 8009038:	4903      	ldr	r1, [pc, #12]	@ (8009048 <HAL_RCC_GetPCLK2Freq+0x24>)
 800903a:	5ccb      	ldrb	r3, [r1, r3]
 800903c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009040:	4618      	mov	r0, r3
 8009042:	bd80      	pop	{r7, pc}
 8009044:	40023800 	.word	0x40023800
 8009048:	080100b0 	.word	0x080100b0

0800904c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b082      	sub	sp, #8
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d101      	bne.n	800905e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800905a:	2301      	movs	r3, #1
 800905c:	e07b      	b.n	8009156 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009062:	2b00      	cmp	r3, #0
 8009064:	d108      	bne.n	8009078 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	685b      	ldr	r3, [r3, #4]
 800906a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800906e:	d009      	beq.n	8009084 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2200      	movs	r2, #0
 8009074:	61da      	str	r2, [r3, #28]
 8009076:	e005      	b.n	8009084 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2200      	movs	r2, #0
 800907c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2200      	movs	r2, #0
 8009082:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2200      	movs	r2, #0
 8009088:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009090:	b2db      	uxtb	r3, r3
 8009092:	2b00      	cmp	r3, #0
 8009094:	d106      	bne.n	80090a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2200      	movs	r2, #0
 800909a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f7fa fb00 	bl	80036a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2202      	movs	r2, #2
 80090a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	681a      	ldr	r2, [r3, #0]
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80090ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	689b      	ldr	r3, [r3, #8]
 80090c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80090cc:	431a      	orrs	r2, r3
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	68db      	ldr	r3, [r3, #12]
 80090d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80090d6:	431a      	orrs	r2, r3
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	691b      	ldr	r3, [r3, #16]
 80090dc:	f003 0302 	and.w	r3, r3, #2
 80090e0:	431a      	orrs	r2, r3
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	695b      	ldr	r3, [r3, #20]
 80090e6:	f003 0301 	and.w	r3, r3, #1
 80090ea:	431a      	orrs	r2, r3
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	699b      	ldr	r3, [r3, #24]
 80090f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80090f4:	431a      	orrs	r2, r3
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	69db      	ldr	r3, [r3, #28]
 80090fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80090fe:	431a      	orrs	r2, r3
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6a1b      	ldr	r3, [r3, #32]
 8009104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009108:	ea42 0103 	orr.w	r1, r2, r3
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009110:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	430a      	orrs	r2, r1
 800911a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	699b      	ldr	r3, [r3, #24]
 8009120:	0c1b      	lsrs	r3, r3, #16
 8009122:	f003 0104 	and.w	r1, r3, #4
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800912a:	f003 0210 	and.w	r2, r3, #16
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	430a      	orrs	r2, r1
 8009134:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	69da      	ldr	r2, [r3, #28]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009144:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2200      	movs	r2, #0
 800914a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2201      	movs	r2, #1
 8009150:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009154:	2300      	movs	r3, #0
}
 8009156:	4618      	mov	r0, r3
 8009158:	3708      	adds	r7, #8
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}

0800915e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800915e:	b580      	push	{r7, lr}
 8009160:	b082      	sub	sp, #8
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d101      	bne.n	8009170 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800916c:	2301      	movs	r3, #1
 800916e:	e041      	b.n	80091f4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009176:	b2db      	uxtb	r3, r3
 8009178:	2b00      	cmp	r3, #0
 800917a:	d106      	bne.n	800918a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2200      	movs	r2, #0
 8009180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f7fa fb0b 	bl	80037a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2202      	movs	r2, #2
 800918e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681a      	ldr	r2, [r3, #0]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	3304      	adds	r3, #4
 800919a:	4619      	mov	r1, r3
 800919c:	4610      	mov	r0, r2
 800919e:	f000 fc61 	bl	8009a64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2201      	movs	r2, #1
 80091a6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2201      	movs	r2, #1
 80091ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2201      	movs	r2, #1
 80091b6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2201      	movs	r2, #1
 80091be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2201      	movs	r2, #1
 80091c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2201      	movs	r2, #1
 80091ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2201      	movs	r2, #1
 80091d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2201      	movs	r2, #1
 80091de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2201      	movs	r2, #1
 80091e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2201      	movs	r2, #1
 80091ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80091f2:	2300      	movs	r3, #0
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	3708      	adds	r7, #8
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b085      	sub	sp, #20
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800920a:	b2db      	uxtb	r3, r3
 800920c:	2b01      	cmp	r3, #1
 800920e:	d001      	beq.n	8009214 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009210:	2301      	movs	r3, #1
 8009212:	e04e      	b.n	80092b2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2202      	movs	r2, #2
 8009218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	68da      	ldr	r2, [r3, #12]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f042 0201 	orr.w	r2, r2, #1
 800922a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a23      	ldr	r2, [pc, #140]	@ (80092c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d022      	beq.n	800927c <HAL_TIM_Base_Start_IT+0x80>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800923e:	d01d      	beq.n	800927c <HAL_TIM_Base_Start_IT+0x80>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a1f      	ldr	r2, [pc, #124]	@ (80092c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d018      	beq.n	800927c <HAL_TIM_Base_Start_IT+0x80>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a1e      	ldr	r2, [pc, #120]	@ (80092c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d013      	beq.n	800927c <HAL_TIM_Base_Start_IT+0x80>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a1c      	ldr	r2, [pc, #112]	@ (80092cc <HAL_TIM_Base_Start_IT+0xd0>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d00e      	beq.n	800927c <HAL_TIM_Base_Start_IT+0x80>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a1b      	ldr	r2, [pc, #108]	@ (80092d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d009      	beq.n	800927c <HAL_TIM_Base_Start_IT+0x80>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4a19      	ldr	r2, [pc, #100]	@ (80092d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d004      	beq.n	800927c <HAL_TIM_Base_Start_IT+0x80>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4a18      	ldr	r2, [pc, #96]	@ (80092d8 <HAL_TIM_Base_Start_IT+0xdc>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d111      	bne.n	80092a0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	689b      	ldr	r3, [r3, #8]
 8009282:	f003 0307 	and.w	r3, r3, #7
 8009286:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	2b06      	cmp	r3, #6
 800928c:	d010      	beq.n	80092b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	681a      	ldr	r2, [r3, #0]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f042 0201 	orr.w	r2, r2, #1
 800929c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800929e:	e007      	b.n	80092b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	681a      	ldr	r2, [r3, #0]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f042 0201 	orr.w	r2, r2, #1
 80092ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80092b0:	2300      	movs	r3, #0
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3714      	adds	r7, #20
 80092b6:	46bd      	mov	sp, r7
 80092b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092bc:	4770      	bx	lr
 80092be:	bf00      	nop
 80092c0:	40010000 	.word	0x40010000
 80092c4:	40000400 	.word	0x40000400
 80092c8:	40000800 	.word	0x40000800
 80092cc:	40000c00 	.word	0x40000c00
 80092d0:	40010400 	.word	0x40010400
 80092d4:	40014000 	.word	0x40014000
 80092d8:	40001800 	.word	0x40001800

080092dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b082      	sub	sp, #8
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d101      	bne.n	80092ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80092ea:	2301      	movs	r3, #1
 80092ec:	e041      	b.n	8009372 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092f4:	b2db      	uxtb	r3, r3
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d106      	bne.n	8009308 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2200      	movs	r2, #0
 80092fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f000 f839 	bl	800937a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2202      	movs	r2, #2
 800930c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	3304      	adds	r3, #4
 8009318:	4619      	mov	r1, r3
 800931a:	4610      	mov	r0, r2
 800931c:	f000 fba2 	bl	8009a64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2201      	movs	r2, #1
 8009324:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2201      	movs	r2, #1
 800932c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2201      	movs	r2, #1
 8009334:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2201      	movs	r2, #1
 800933c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2201      	movs	r2, #1
 8009344:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2201      	movs	r2, #1
 800934c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2201      	movs	r2, #1
 8009354:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2201      	movs	r2, #1
 800935c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2201      	movs	r2, #1
 8009364:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2201      	movs	r2, #1
 800936c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009370:	2300      	movs	r3, #0
}
 8009372:	4618      	mov	r0, r3
 8009374:	3708      	adds	r7, #8
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}

0800937a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800937a:	b480      	push	{r7}
 800937c:	b083      	sub	sp, #12
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009382:	bf00      	nop
 8009384:	370c      	adds	r7, #12
 8009386:	46bd      	mov	sp, r7
 8009388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938c:	4770      	bx	lr
	...

08009390 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b084      	sub	sp, #16
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d109      	bne.n	80093b4 <HAL_TIM_PWM_Start+0x24>
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80093a6:	b2db      	uxtb	r3, r3
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	bf14      	ite	ne
 80093ac:	2301      	movne	r3, #1
 80093ae:	2300      	moveq	r3, #0
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	e022      	b.n	80093fa <HAL_TIM_PWM_Start+0x6a>
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	2b04      	cmp	r3, #4
 80093b8:	d109      	bne.n	80093ce <HAL_TIM_PWM_Start+0x3e>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	bf14      	ite	ne
 80093c6:	2301      	movne	r3, #1
 80093c8:	2300      	moveq	r3, #0
 80093ca:	b2db      	uxtb	r3, r3
 80093cc:	e015      	b.n	80093fa <HAL_TIM_PWM_Start+0x6a>
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	2b08      	cmp	r3, #8
 80093d2:	d109      	bne.n	80093e8 <HAL_TIM_PWM_Start+0x58>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80093da:	b2db      	uxtb	r3, r3
 80093dc:	2b01      	cmp	r3, #1
 80093de:	bf14      	ite	ne
 80093e0:	2301      	movne	r3, #1
 80093e2:	2300      	moveq	r3, #0
 80093e4:	b2db      	uxtb	r3, r3
 80093e6:	e008      	b.n	80093fa <HAL_TIM_PWM_Start+0x6a>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093ee:	b2db      	uxtb	r3, r3
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	bf14      	ite	ne
 80093f4:	2301      	movne	r3, #1
 80093f6:	2300      	moveq	r3, #0
 80093f8:	b2db      	uxtb	r3, r3
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d001      	beq.n	8009402 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80093fe:	2301      	movs	r3, #1
 8009400:	e07c      	b.n	80094fc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d104      	bne.n	8009412 <HAL_TIM_PWM_Start+0x82>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2202      	movs	r2, #2
 800940c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009410:	e013      	b.n	800943a <HAL_TIM_PWM_Start+0xaa>
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	2b04      	cmp	r3, #4
 8009416:	d104      	bne.n	8009422 <HAL_TIM_PWM_Start+0x92>
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2202      	movs	r2, #2
 800941c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009420:	e00b      	b.n	800943a <HAL_TIM_PWM_Start+0xaa>
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	2b08      	cmp	r3, #8
 8009426:	d104      	bne.n	8009432 <HAL_TIM_PWM_Start+0xa2>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2202      	movs	r2, #2
 800942c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009430:	e003      	b.n	800943a <HAL_TIM_PWM_Start+0xaa>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2202      	movs	r2, #2
 8009436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	2201      	movs	r2, #1
 8009440:	6839      	ldr	r1, [r7, #0]
 8009442:	4618      	mov	r0, r3
 8009444:	f000 fe04 	bl	800a050 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	4a2d      	ldr	r2, [pc, #180]	@ (8009504 <HAL_TIM_PWM_Start+0x174>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d004      	beq.n	800945c <HAL_TIM_PWM_Start+0xcc>
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	4a2c      	ldr	r2, [pc, #176]	@ (8009508 <HAL_TIM_PWM_Start+0x178>)
 8009458:	4293      	cmp	r3, r2
 800945a:	d101      	bne.n	8009460 <HAL_TIM_PWM_Start+0xd0>
 800945c:	2301      	movs	r3, #1
 800945e:	e000      	b.n	8009462 <HAL_TIM_PWM_Start+0xd2>
 8009460:	2300      	movs	r3, #0
 8009462:	2b00      	cmp	r3, #0
 8009464:	d007      	beq.n	8009476 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009474:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4a22      	ldr	r2, [pc, #136]	@ (8009504 <HAL_TIM_PWM_Start+0x174>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d022      	beq.n	80094c6 <HAL_TIM_PWM_Start+0x136>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009488:	d01d      	beq.n	80094c6 <HAL_TIM_PWM_Start+0x136>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4a1f      	ldr	r2, [pc, #124]	@ (800950c <HAL_TIM_PWM_Start+0x17c>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d018      	beq.n	80094c6 <HAL_TIM_PWM_Start+0x136>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4a1d      	ldr	r2, [pc, #116]	@ (8009510 <HAL_TIM_PWM_Start+0x180>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d013      	beq.n	80094c6 <HAL_TIM_PWM_Start+0x136>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4a1c      	ldr	r2, [pc, #112]	@ (8009514 <HAL_TIM_PWM_Start+0x184>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d00e      	beq.n	80094c6 <HAL_TIM_PWM_Start+0x136>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4a16      	ldr	r2, [pc, #88]	@ (8009508 <HAL_TIM_PWM_Start+0x178>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d009      	beq.n	80094c6 <HAL_TIM_PWM_Start+0x136>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4a18      	ldr	r2, [pc, #96]	@ (8009518 <HAL_TIM_PWM_Start+0x188>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d004      	beq.n	80094c6 <HAL_TIM_PWM_Start+0x136>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	4a16      	ldr	r2, [pc, #88]	@ (800951c <HAL_TIM_PWM_Start+0x18c>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d111      	bne.n	80094ea <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	689b      	ldr	r3, [r3, #8]
 80094cc:	f003 0307 	and.w	r3, r3, #7
 80094d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2b06      	cmp	r3, #6
 80094d6:	d010      	beq.n	80094fa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	681a      	ldr	r2, [r3, #0]
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f042 0201 	orr.w	r2, r2, #1
 80094e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094e8:	e007      	b.n	80094fa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	681a      	ldr	r2, [r3, #0]
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f042 0201 	orr.w	r2, r2, #1
 80094f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80094fa:	2300      	movs	r3, #0
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	3710      	adds	r7, #16
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}
 8009504:	40010000 	.word	0x40010000
 8009508:	40010400 	.word	0x40010400
 800950c:	40000400 	.word	0x40000400
 8009510:	40000800 	.word	0x40000800
 8009514:	40000c00 	.word	0x40000c00
 8009518:	40014000 	.word	0x40014000
 800951c:	40001800 	.word	0x40001800

08009520 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b084      	sub	sp, #16
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	68db      	ldr	r3, [r3, #12]
 800952e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	691b      	ldr	r3, [r3, #16]
 8009536:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	f003 0302 	and.w	r3, r3, #2
 800953e:	2b00      	cmp	r3, #0
 8009540:	d020      	beq.n	8009584 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	f003 0302 	and.w	r3, r3, #2
 8009548:	2b00      	cmp	r3, #0
 800954a:	d01b      	beq.n	8009584 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f06f 0202 	mvn.w	r2, #2
 8009554:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2201      	movs	r2, #1
 800955a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	699b      	ldr	r3, [r3, #24]
 8009562:	f003 0303 	and.w	r3, r3, #3
 8009566:	2b00      	cmp	r3, #0
 8009568:	d003      	beq.n	8009572 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f000 fa5b 	bl	8009a26 <HAL_TIM_IC_CaptureCallback>
 8009570:	e005      	b.n	800957e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f000 fa4d 	bl	8009a12 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f000 fa5e 	bl	8009a3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2200      	movs	r2, #0
 8009582:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	f003 0304 	and.w	r3, r3, #4
 800958a:	2b00      	cmp	r3, #0
 800958c:	d020      	beq.n	80095d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	f003 0304 	and.w	r3, r3, #4
 8009594:	2b00      	cmp	r3, #0
 8009596:	d01b      	beq.n	80095d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f06f 0204 	mvn.w	r2, #4
 80095a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2202      	movs	r2, #2
 80095a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	699b      	ldr	r3, [r3, #24]
 80095ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d003      	beq.n	80095be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f000 fa35 	bl	8009a26 <HAL_TIM_IC_CaptureCallback>
 80095bc:	e005      	b.n	80095ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f000 fa27 	bl	8009a12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f000 fa38 	bl	8009a3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2200      	movs	r2, #0
 80095ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	f003 0308 	and.w	r3, r3, #8
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d020      	beq.n	800961c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f003 0308 	and.w	r3, r3, #8
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d01b      	beq.n	800961c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f06f 0208 	mvn.w	r2, #8
 80095ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2204      	movs	r2, #4
 80095f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	69db      	ldr	r3, [r3, #28]
 80095fa:	f003 0303 	and.w	r3, r3, #3
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d003      	beq.n	800960a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f000 fa0f 	bl	8009a26 <HAL_TIM_IC_CaptureCallback>
 8009608:	e005      	b.n	8009616 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	f000 fa01 	bl	8009a12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f000 fa12 	bl	8009a3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2200      	movs	r2, #0
 800961a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	f003 0310 	and.w	r3, r3, #16
 8009622:	2b00      	cmp	r3, #0
 8009624:	d020      	beq.n	8009668 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	f003 0310 	and.w	r3, r3, #16
 800962c:	2b00      	cmp	r3, #0
 800962e:	d01b      	beq.n	8009668 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f06f 0210 	mvn.w	r2, #16
 8009638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2208      	movs	r2, #8
 800963e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	69db      	ldr	r3, [r3, #28]
 8009646:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800964a:	2b00      	cmp	r3, #0
 800964c:	d003      	beq.n	8009656 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f000 f9e9 	bl	8009a26 <HAL_TIM_IC_CaptureCallback>
 8009654:	e005      	b.n	8009662 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f000 f9db 	bl	8009a12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f000 f9ec 	bl	8009a3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2200      	movs	r2, #0
 8009666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	f003 0301 	and.w	r3, r3, #1
 800966e:	2b00      	cmp	r3, #0
 8009670:	d00c      	beq.n	800968c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f003 0301 	and.w	r3, r3, #1
 8009678:	2b00      	cmp	r3, #0
 800967a:	d007      	beq.n	800968c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f06f 0201 	mvn.w	r2, #1
 8009684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f7f9 f89c 	bl	80027c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009692:	2b00      	cmp	r3, #0
 8009694:	d00c      	beq.n	80096b0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800969c:	2b00      	cmp	r3, #0
 800969e:	d007      	beq.n	80096b0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80096a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f000 fdce 	bl	800a24c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d00c      	beq.n	80096d4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d007      	beq.n	80096d4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80096cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f000 f9bd 	bl	8009a4e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	f003 0320 	and.w	r3, r3, #32
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d00c      	beq.n	80096f8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	f003 0320 	and.w	r3, r3, #32
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d007      	beq.n	80096f8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f06f 0220 	mvn.w	r2, #32
 80096f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f000 fda0 	bl	800a238 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80096f8:	bf00      	nop
 80096fa:	3710      	adds	r7, #16
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}

08009700 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b086      	sub	sp, #24
 8009704:	af00      	add	r7, sp, #0
 8009706:	60f8      	str	r0, [r7, #12]
 8009708:	60b9      	str	r1, [r7, #8]
 800970a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800970c:	2300      	movs	r3, #0
 800970e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009716:	2b01      	cmp	r3, #1
 8009718:	d101      	bne.n	800971e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800971a:	2302      	movs	r3, #2
 800971c:	e0ae      	b.n	800987c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2201      	movs	r2, #1
 8009722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2b0c      	cmp	r3, #12
 800972a:	f200 809f 	bhi.w	800986c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800972e:	a201      	add	r2, pc, #4	@ (adr r2, 8009734 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009734:	08009769 	.word	0x08009769
 8009738:	0800986d 	.word	0x0800986d
 800973c:	0800986d 	.word	0x0800986d
 8009740:	0800986d 	.word	0x0800986d
 8009744:	080097a9 	.word	0x080097a9
 8009748:	0800986d 	.word	0x0800986d
 800974c:	0800986d 	.word	0x0800986d
 8009750:	0800986d 	.word	0x0800986d
 8009754:	080097eb 	.word	0x080097eb
 8009758:	0800986d 	.word	0x0800986d
 800975c:	0800986d 	.word	0x0800986d
 8009760:	0800986d 	.word	0x0800986d
 8009764:	0800982b 	.word	0x0800982b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	68b9      	ldr	r1, [r7, #8]
 800976e:	4618      	mov	r0, r3
 8009770:	f000 fa24 	bl	8009bbc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	699a      	ldr	r2, [r3, #24]
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f042 0208 	orr.w	r2, r2, #8
 8009782:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	699a      	ldr	r2, [r3, #24]
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f022 0204 	bic.w	r2, r2, #4
 8009792:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	6999      	ldr	r1, [r3, #24]
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	691a      	ldr	r2, [r3, #16]
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	430a      	orrs	r2, r1
 80097a4:	619a      	str	r2, [r3, #24]
      break;
 80097a6:	e064      	b.n	8009872 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	68b9      	ldr	r1, [r7, #8]
 80097ae:	4618      	mov	r0, r3
 80097b0:	f000 fa74 	bl	8009c9c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	699a      	ldr	r2, [r3, #24]
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80097c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	699a      	ldr	r2, [r3, #24]
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80097d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	6999      	ldr	r1, [r3, #24]
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	691b      	ldr	r3, [r3, #16]
 80097de:	021a      	lsls	r2, r3, #8
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	430a      	orrs	r2, r1
 80097e6:	619a      	str	r2, [r3, #24]
      break;
 80097e8:	e043      	b.n	8009872 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	68b9      	ldr	r1, [r7, #8]
 80097f0:	4618      	mov	r0, r3
 80097f2:	f000 fac9 	bl	8009d88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	69da      	ldr	r2, [r3, #28]
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f042 0208 	orr.w	r2, r2, #8
 8009804:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	69da      	ldr	r2, [r3, #28]
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f022 0204 	bic.w	r2, r2, #4
 8009814:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	69d9      	ldr	r1, [r3, #28]
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	691a      	ldr	r2, [r3, #16]
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	430a      	orrs	r2, r1
 8009826:	61da      	str	r2, [r3, #28]
      break;
 8009828:	e023      	b.n	8009872 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	68b9      	ldr	r1, [r7, #8]
 8009830:	4618      	mov	r0, r3
 8009832:	f000 fb1d 	bl	8009e70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	69da      	ldr	r2, [r3, #28]
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009844:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	69da      	ldr	r2, [r3, #28]
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009854:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	69d9      	ldr	r1, [r3, #28]
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	691b      	ldr	r3, [r3, #16]
 8009860:	021a      	lsls	r2, r3, #8
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	430a      	orrs	r2, r1
 8009868:	61da      	str	r2, [r3, #28]
      break;
 800986a:	e002      	b.n	8009872 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800986c:	2301      	movs	r3, #1
 800986e:	75fb      	strb	r3, [r7, #23]
      break;
 8009870:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	2200      	movs	r2, #0
 8009876:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800987a:	7dfb      	ldrb	r3, [r7, #23]
}
 800987c:	4618      	mov	r0, r3
 800987e:	3718      	adds	r7, #24
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}

08009884 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b084      	sub	sp, #16
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
 800988c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800988e:	2300      	movs	r3, #0
 8009890:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009898:	2b01      	cmp	r3, #1
 800989a:	d101      	bne.n	80098a0 <HAL_TIM_ConfigClockSource+0x1c>
 800989c:	2302      	movs	r3, #2
 800989e:	e0b4      	b.n	8009a0a <HAL_TIM_ConfigClockSource+0x186>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2201      	movs	r2, #1
 80098a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2202      	movs	r2, #2
 80098ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	689b      	ldr	r3, [r3, #8]
 80098b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80098be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80098c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	68ba      	ldr	r2, [r7, #8]
 80098ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80098d8:	d03e      	beq.n	8009958 <HAL_TIM_ConfigClockSource+0xd4>
 80098da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80098de:	f200 8087 	bhi.w	80099f0 <HAL_TIM_ConfigClockSource+0x16c>
 80098e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098e6:	f000 8086 	beq.w	80099f6 <HAL_TIM_ConfigClockSource+0x172>
 80098ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098ee:	d87f      	bhi.n	80099f0 <HAL_TIM_ConfigClockSource+0x16c>
 80098f0:	2b70      	cmp	r3, #112	@ 0x70
 80098f2:	d01a      	beq.n	800992a <HAL_TIM_ConfigClockSource+0xa6>
 80098f4:	2b70      	cmp	r3, #112	@ 0x70
 80098f6:	d87b      	bhi.n	80099f0 <HAL_TIM_ConfigClockSource+0x16c>
 80098f8:	2b60      	cmp	r3, #96	@ 0x60
 80098fa:	d050      	beq.n	800999e <HAL_TIM_ConfigClockSource+0x11a>
 80098fc:	2b60      	cmp	r3, #96	@ 0x60
 80098fe:	d877      	bhi.n	80099f0 <HAL_TIM_ConfigClockSource+0x16c>
 8009900:	2b50      	cmp	r3, #80	@ 0x50
 8009902:	d03c      	beq.n	800997e <HAL_TIM_ConfigClockSource+0xfa>
 8009904:	2b50      	cmp	r3, #80	@ 0x50
 8009906:	d873      	bhi.n	80099f0 <HAL_TIM_ConfigClockSource+0x16c>
 8009908:	2b40      	cmp	r3, #64	@ 0x40
 800990a:	d058      	beq.n	80099be <HAL_TIM_ConfigClockSource+0x13a>
 800990c:	2b40      	cmp	r3, #64	@ 0x40
 800990e:	d86f      	bhi.n	80099f0 <HAL_TIM_ConfigClockSource+0x16c>
 8009910:	2b30      	cmp	r3, #48	@ 0x30
 8009912:	d064      	beq.n	80099de <HAL_TIM_ConfigClockSource+0x15a>
 8009914:	2b30      	cmp	r3, #48	@ 0x30
 8009916:	d86b      	bhi.n	80099f0 <HAL_TIM_ConfigClockSource+0x16c>
 8009918:	2b20      	cmp	r3, #32
 800991a:	d060      	beq.n	80099de <HAL_TIM_ConfigClockSource+0x15a>
 800991c:	2b20      	cmp	r3, #32
 800991e:	d867      	bhi.n	80099f0 <HAL_TIM_ConfigClockSource+0x16c>
 8009920:	2b00      	cmp	r3, #0
 8009922:	d05c      	beq.n	80099de <HAL_TIM_ConfigClockSource+0x15a>
 8009924:	2b10      	cmp	r3, #16
 8009926:	d05a      	beq.n	80099de <HAL_TIM_ConfigClockSource+0x15a>
 8009928:	e062      	b.n	80099f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800993a:	f000 fb69 	bl	800a010 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	689b      	ldr	r3, [r3, #8]
 8009944:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800994c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	68ba      	ldr	r2, [r7, #8]
 8009954:	609a      	str	r2, [r3, #8]
      break;
 8009956:	e04f      	b.n	80099f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009968:	f000 fb52 	bl	800a010 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	689a      	ldr	r2, [r3, #8]
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800997a:	609a      	str	r2, [r3, #8]
      break;
 800997c:	e03c      	b.n	80099f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800998a:	461a      	mov	r2, r3
 800998c:	f000 fac6 	bl	8009f1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	2150      	movs	r1, #80	@ 0x50
 8009996:	4618      	mov	r0, r3
 8009998:	f000 fb1f 	bl	8009fda <TIM_ITRx_SetConfig>
      break;
 800999c:	e02c      	b.n	80099f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80099aa:	461a      	mov	r2, r3
 80099ac:	f000 fae5 	bl	8009f7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	2160      	movs	r1, #96	@ 0x60
 80099b6:	4618      	mov	r0, r3
 80099b8:	f000 fb0f 	bl	8009fda <TIM_ITRx_SetConfig>
      break;
 80099bc:	e01c      	b.n	80099f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80099ca:	461a      	mov	r2, r3
 80099cc:	f000 faa6 	bl	8009f1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2140      	movs	r1, #64	@ 0x40
 80099d6:	4618      	mov	r0, r3
 80099d8:	f000 faff 	bl	8009fda <TIM_ITRx_SetConfig>
      break;
 80099dc:	e00c      	b.n	80099f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	4619      	mov	r1, r3
 80099e8:	4610      	mov	r0, r2
 80099ea:	f000 faf6 	bl	8009fda <TIM_ITRx_SetConfig>
      break;
 80099ee:	e003      	b.n	80099f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80099f0:	2301      	movs	r3, #1
 80099f2:	73fb      	strb	r3, [r7, #15]
      break;
 80099f4:	e000      	b.n	80099f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80099f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2201      	movs	r2, #1
 80099fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2200      	movs	r2, #0
 8009a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3710      	adds	r7, #16
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}

08009a12 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009a12:	b480      	push	{r7}
 8009a14:	b083      	sub	sp, #12
 8009a16:	af00      	add	r7, sp, #0
 8009a18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009a1a:	bf00      	nop
 8009a1c:	370c      	adds	r7, #12
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a24:	4770      	bx	lr

08009a26 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009a26:	b480      	push	{r7}
 8009a28:	b083      	sub	sp, #12
 8009a2a:	af00      	add	r7, sp, #0
 8009a2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009a2e:	bf00      	nop
 8009a30:	370c      	adds	r7, #12
 8009a32:	46bd      	mov	sp, r7
 8009a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a38:	4770      	bx	lr

08009a3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009a3a:	b480      	push	{r7}
 8009a3c:	b083      	sub	sp, #12
 8009a3e:	af00      	add	r7, sp, #0
 8009a40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009a42:	bf00      	nop
 8009a44:	370c      	adds	r7, #12
 8009a46:	46bd      	mov	sp, r7
 8009a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4c:	4770      	bx	lr

08009a4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009a4e:	b480      	push	{r7}
 8009a50:	b083      	sub	sp, #12
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009a56:	bf00      	nop
 8009a58:	370c      	adds	r7, #12
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a60:	4770      	bx	lr
	...

08009a64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009a64:	b480      	push	{r7}
 8009a66:	b085      	sub	sp, #20
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
 8009a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	4a46      	ldr	r2, [pc, #280]	@ (8009b90 <TIM_Base_SetConfig+0x12c>)
 8009a78:	4293      	cmp	r3, r2
 8009a7a:	d013      	beq.n	8009aa4 <TIM_Base_SetConfig+0x40>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a82:	d00f      	beq.n	8009aa4 <TIM_Base_SetConfig+0x40>
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	4a43      	ldr	r2, [pc, #268]	@ (8009b94 <TIM_Base_SetConfig+0x130>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d00b      	beq.n	8009aa4 <TIM_Base_SetConfig+0x40>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	4a42      	ldr	r2, [pc, #264]	@ (8009b98 <TIM_Base_SetConfig+0x134>)
 8009a90:	4293      	cmp	r3, r2
 8009a92:	d007      	beq.n	8009aa4 <TIM_Base_SetConfig+0x40>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	4a41      	ldr	r2, [pc, #260]	@ (8009b9c <TIM_Base_SetConfig+0x138>)
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d003      	beq.n	8009aa4 <TIM_Base_SetConfig+0x40>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	4a40      	ldr	r2, [pc, #256]	@ (8009ba0 <TIM_Base_SetConfig+0x13c>)
 8009aa0:	4293      	cmp	r3, r2
 8009aa2:	d108      	bne.n	8009ab6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009aaa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	685b      	ldr	r3, [r3, #4]
 8009ab0:	68fa      	ldr	r2, [r7, #12]
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	4a35      	ldr	r2, [pc, #212]	@ (8009b90 <TIM_Base_SetConfig+0x12c>)
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d02b      	beq.n	8009b16 <TIM_Base_SetConfig+0xb2>
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ac4:	d027      	beq.n	8009b16 <TIM_Base_SetConfig+0xb2>
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	4a32      	ldr	r2, [pc, #200]	@ (8009b94 <TIM_Base_SetConfig+0x130>)
 8009aca:	4293      	cmp	r3, r2
 8009acc:	d023      	beq.n	8009b16 <TIM_Base_SetConfig+0xb2>
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	4a31      	ldr	r2, [pc, #196]	@ (8009b98 <TIM_Base_SetConfig+0x134>)
 8009ad2:	4293      	cmp	r3, r2
 8009ad4:	d01f      	beq.n	8009b16 <TIM_Base_SetConfig+0xb2>
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	4a30      	ldr	r2, [pc, #192]	@ (8009b9c <TIM_Base_SetConfig+0x138>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d01b      	beq.n	8009b16 <TIM_Base_SetConfig+0xb2>
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	4a2f      	ldr	r2, [pc, #188]	@ (8009ba0 <TIM_Base_SetConfig+0x13c>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d017      	beq.n	8009b16 <TIM_Base_SetConfig+0xb2>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	4a2e      	ldr	r2, [pc, #184]	@ (8009ba4 <TIM_Base_SetConfig+0x140>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d013      	beq.n	8009b16 <TIM_Base_SetConfig+0xb2>
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	4a2d      	ldr	r2, [pc, #180]	@ (8009ba8 <TIM_Base_SetConfig+0x144>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d00f      	beq.n	8009b16 <TIM_Base_SetConfig+0xb2>
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	4a2c      	ldr	r2, [pc, #176]	@ (8009bac <TIM_Base_SetConfig+0x148>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d00b      	beq.n	8009b16 <TIM_Base_SetConfig+0xb2>
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	4a2b      	ldr	r2, [pc, #172]	@ (8009bb0 <TIM_Base_SetConfig+0x14c>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d007      	beq.n	8009b16 <TIM_Base_SetConfig+0xb2>
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	4a2a      	ldr	r2, [pc, #168]	@ (8009bb4 <TIM_Base_SetConfig+0x150>)
 8009b0a:	4293      	cmp	r3, r2
 8009b0c:	d003      	beq.n	8009b16 <TIM_Base_SetConfig+0xb2>
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	4a29      	ldr	r2, [pc, #164]	@ (8009bb8 <TIM_Base_SetConfig+0x154>)
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d108      	bne.n	8009b28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009b1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	68db      	ldr	r3, [r3, #12]
 8009b22:	68fa      	ldr	r2, [r7, #12]
 8009b24:	4313      	orrs	r3, r2
 8009b26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	695b      	ldr	r3, [r3, #20]
 8009b32:	4313      	orrs	r3, r2
 8009b34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	68fa      	ldr	r2, [r7, #12]
 8009b3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	689a      	ldr	r2, [r3, #8]
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	681a      	ldr	r2, [r3, #0]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	4a10      	ldr	r2, [pc, #64]	@ (8009b90 <TIM_Base_SetConfig+0x12c>)
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d003      	beq.n	8009b5c <TIM_Base_SetConfig+0xf8>
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	4a12      	ldr	r2, [pc, #72]	@ (8009ba0 <TIM_Base_SetConfig+0x13c>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d103      	bne.n	8009b64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	691a      	ldr	r2, [r3, #16]
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2201      	movs	r2, #1
 8009b68:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	691b      	ldr	r3, [r3, #16]
 8009b6e:	f003 0301 	and.w	r3, r3, #1
 8009b72:	2b01      	cmp	r3, #1
 8009b74:	d105      	bne.n	8009b82 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	691b      	ldr	r3, [r3, #16]
 8009b7a:	f023 0201 	bic.w	r2, r3, #1
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	611a      	str	r2, [r3, #16]
  }
}
 8009b82:	bf00      	nop
 8009b84:	3714      	adds	r7, #20
 8009b86:	46bd      	mov	sp, r7
 8009b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8c:	4770      	bx	lr
 8009b8e:	bf00      	nop
 8009b90:	40010000 	.word	0x40010000
 8009b94:	40000400 	.word	0x40000400
 8009b98:	40000800 	.word	0x40000800
 8009b9c:	40000c00 	.word	0x40000c00
 8009ba0:	40010400 	.word	0x40010400
 8009ba4:	40014000 	.word	0x40014000
 8009ba8:	40014400 	.word	0x40014400
 8009bac:	40014800 	.word	0x40014800
 8009bb0:	40001800 	.word	0x40001800
 8009bb4:	40001c00 	.word	0x40001c00
 8009bb8:	40002000 	.word	0x40002000

08009bbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b087      	sub	sp, #28
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
 8009bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6a1b      	ldr	r3, [r3, #32]
 8009bca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	6a1b      	ldr	r3, [r3, #32]
 8009bd0:	f023 0201 	bic.w	r2, r3, #1
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	699b      	ldr	r3, [r3, #24]
 8009be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	f023 0303 	bic.w	r3, r3, #3
 8009bf2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	68fa      	ldr	r2, [r7, #12]
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009bfe:	697b      	ldr	r3, [r7, #20]
 8009c00:	f023 0302 	bic.w	r3, r3, #2
 8009c04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	689b      	ldr	r3, [r3, #8]
 8009c0a:	697a      	ldr	r2, [r7, #20]
 8009c0c:	4313      	orrs	r3, r2
 8009c0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	4a20      	ldr	r2, [pc, #128]	@ (8009c94 <TIM_OC1_SetConfig+0xd8>)
 8009c14:	4293      	cmp	r3, r2
 8009c16:	d003      	beq.n	8009c20 <TIM_OC1_SetConfig+0x64>
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	4a1f      	ldr	r2, [pc, #124]	@ (8009c98 <TIM_OC1_SetConfig+0xdc>)
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	d10c      	bne.n	8009c3a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009c20:	697b      	ldr	r3, [r7, #20]
 8009c22:	f023 0308 	bic.w	r3, r3, #8
 8009c26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	68db      	ldr	r3, [r3, #12]
 8009c2c:	697a      	ldr	r2, [r7, #20]
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	f023 0304 	bic.w	r3, r3, #4
 8009c38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	4a15      	ldr	r2, [pc, #84]	@ (8009c94 <TIM_OC1_SetConfig+0xd8>)
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d003      	beq.n	8009c4a <TIM_OC1_SetConfig+0x8e>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	4a14      	ldr	r2, [pc, #80]	@ (8009c98 <TIM_OC1_SetConfig+0xdc>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d111      	bne.n	8009c6e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009c4a:	693b      	ldr	r3, [r7, #16]
 8009c4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009c52:	693b      	ldr	r3, [r7, #16]
 8009c54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009c58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	695b      	ldr	r3, [r3, #20]
 8009c5e:	693a      	ldr	r2, [r7, #16]
 8009c60:	4313      	orrs	r3, r2
 8009c62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	699b      	ldr	r3, [r3, #24]
 8009c68:	693a      	ldr	r2, [r7, #16]
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	693a      	ldr	r2, [r7, #16]
 8009c72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	68fa      	ldr	r2, [r7, #12]
 8009c78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	685a      	ldr	r2, [r3, #4]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	697a      	ldr	r2, [r7, #20]
 8009c86:	621a      	str	r2, [r3, #32]
}
 8009c88:	bf00      	nop
 8009c8a:	371c      	adds	r7, #28
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c92:	4770      	bx	lr
 8009c94:	40010000 	.word	0x40010000
 8009c98:	40010400 	.word	0x40010400

08009c9c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	b087      	sub	sp, #28
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
 8009ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6a1b      	ldr	r3, [r3, #32]
 8009caa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6a1b      	ldr	r3, [r3, #32]
 8009cb0:	f023 0210 	bic.w	r2, r3, #16
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	685b      	ldr	r3, [r3, #4]
 8009cbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	699b      	ldr	r3, [r3, #24]
 8009cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009cca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009cd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	021b      	lsls	r3, r3, #8
 8009cda:	68fa      	ldr	r2, [r7, #12]
 8009cdc:	4313      	orrs	r3, r2
 8009cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	f023 0320 	bic.w	r3, r3, #32
 8009ce6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	689b      	ldr	r3, [r3, #8]
 8009cec:	011b      	lsls	r3, r3, #4
 8009cee:	697a      	ldr	r2, [r7, #20]
 8009cf0:	4313      	orrs	r3, r2
 8009cf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	4a22      	ldr	r2, [pc, #136]	@ (8009d80 <TIM_OC2_SetConfig+0xe4>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d003      	beq.n	8009d04 <TIM_OC2_SetConfig+0x68>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	4a21      	ldr	r2, [pc, #132]	@ (8009d84 <TIM_OC2_SetConfig+0xe8>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d10d      	bne.n	8009d20 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009d04:	697b      	ldr	r3, [r7, #20]
 8009d06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	68db      	ldr	r3, [r3, #12]
 8009d10:	011b      	lsls	r3, r3, #4
 8009d12:	697a      	ldr	r2, [r7, #20]
 8009d14:	4313      	orrs	r3, r2
 8009d16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d1e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	4a17      	ldr	r2, [pc, #92]	@ (8009d80 <TIM_OC2_SetConfig+0xe4>)
 8009d24:	4293      	cmp	r3, r2
 8009d26:	d003      	beq.n	8009d30 <TIM_OC2_SetConfig+0x94>
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	4a16      	ldr	r2, [pc, #88]	@ (8009d84 <TIM_OC2_SetConfig+0xe8>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d113      	bne.n	8009d58 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009d30:	693b      	ldr	r3, [r7, #16]
 8009d32:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009d36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009d38:	693b      	ldr	r3, [r7, #16]
 8009d3a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009d3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	695b      	ldr	r3, [r3, #20]
 8009d44:	009b      	lsls	r3, r3, #2
 8009d46:	693a      	ldr	r2, [r7, #16]
 8009d48:	4313      	orrs	r3, r2
 8009d4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	699b      	ldr	r3, [r3, #24]
 8009d50:	009b      	lsls	r3, r3, #2
 8009d52:	693a      	ldr	r2, [r7, #16]
 8009d54:	4313      	orrs	r3, r2
 8009d56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	693a      	ldr	r2, [r7, #16]
 8009d5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	68fa      	ldr	r2, [r7, #12]
 8009d62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	685a      	ldr	r2, [r3, #4]
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	697a      	ldr	r2, [r7, #20]
 8009d70:	621a      	str	r2, [r3, #32]
}
 8009d72:	bf00      	nop
 8009d74:	371c      	adds	r7, #28
 8009d76:	46bd      	mov	sp, r7
 8009d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7c:	4770      	bx	lr
 8009d7e:	bf00      	nop
 8009d80:	40010000 	.word	0x40010000
 8009d84:	40010400 	.word	0x40010400

08009d88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b087      	sub	sp, #28
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6a1b      	ldr	r3, [r3, #32]
 8009d96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	6a1b      	ldr	r3, [r3, #32]
 8009d9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	69db      	ldr	r3, [r3, #28]
 8009dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f023 0303 	bic.w	r3, r3, #3
 8009dbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	68fa      	ldr	r2, [r7, #12]
 8009dc6:	4313      	orrs	r3, r2
 8009dc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009dd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	689b      	ldr	r3, [r3, #8]
 8009dd6:	021b      	lsls	r3, r3, #8
 8009dd8:	697a      	ldr	r2, [r7, #20]
 8009dda:	4313      	orrs	r3, r2
 8009ddc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	4a21      	ldr	r2, [pc, #132]	@ (8009e68 <TIM_OC3_SetConfig+0xe0>)
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d003      	beq.n	8009dee <TIM_OC3_SetConfig+0x66>
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	4a20      	ldr	r2, [pc, #128]	@ (8009e6c <TIM_OC3_SetConfig+0xe4>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d10d      	bne.n	8009e0a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009df4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	68db      	ldr	r3, [r3, #12]
 8009dfa:	021b      	lsls	r3, r3, #8
 8009dfc:	697a      	ldr	r2, [r7, #20]
 8009dfe:	4313      	orrs	r3, r2
 8009e00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009e02:	697b      	ldr	r3, [r7, #20]
 8009e04:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009e08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	4a16      	ldr	r2, [pc, #88]	@ (8009e68 <TIM_OC3_SetConfig+0xe0>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d003      	beq.n	8009e1a <TIM_OC3_SetConfig+0x92>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	4a15      	ldr	r2, [pc, #84]	@ (8009e6c <TIM_OC3_SetConfig+0xe4>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d113      	bne.n	8009e42 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009e22:	693b      	ldr	r3, [r7, #16]
 8009e24:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009e28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	695b      	ldr	r3, [r3, #20]
 8009e2e:	011b      	lsls	r3, r3, #4
 8009e30:	693a      	ldr	r2, [r7, #16]
 8009e32:	4313      	orrs	r3, r2
 8009e34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	699b      	ldr	r3, [r3, #24]
 8009e3a:	011b      	lsls	r3, r3, #4
 8009e3c:	693a      	ldr	r2, [r7, #16]
 8009e3e:	4313      	orrs	r3, r2
 8009e40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	693a      	ldr	r2, [r7, #16]
 8009e46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	68fa      	ldr	r2, [r7, #12]
 8009e4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	685a      	ldr	r2, [r3, #4]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	697a      	ldr	r2, [r7, #20]
 8009e5a:	621a      	str	r2, [r3, #32]
}
 8009e5c:	bf00      	nop
 8009e5e:	371c      	adds	r7, #28
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr
 8009e68:	40010000 	.word	0x40010000
 8009e6c:	40010400 	.word	0x40010400

08009e70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e70:	b480      	push	{r7}
 8009e72:	b087      	sub	sp, #28
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
 8009e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6a1b      	ldr	r3, [r3, #32]
 8009e7e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6a1b      	ldr	r3, [r3, #32]
 8009e84:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	69db      	ldr	r3, [r3, #28]
 8009e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ea6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	021b      	lsls	r3, r3, #8
 8009eae:	68fa      	ldr	r2, [r7, #12]
 8009eb0:	4313      	orrs	r3, r2
 8009eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009eba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	689b      	ldr	r3, [r3, #8]
 8009ec0:	031b      	lsls	r3, r3, #12
 8009ec2:	693a      	ldr	r2, [r7, #16]
 8009ec4:	4313      	orrs	r3, r2
 8009ec6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	4a12      	ldr	r2, [pc, #72]	@ (8009f14 <TIM_OC4_SetConfig+0xa4>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d003      	beq.n	8009ed8 <TIM_OC4_SetConfig+0x68>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	4a11      	ldr	r2, [pc, #68]	@ (8009f18 <TIM_OC4_SetConfig+0xa8>)
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d109      	bne.n	8009eec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009ede:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	695b      	ldr	r3, [r3, #20]
 8009ee4:	019b      	lsls	r3, r3, #6
 8009ee6:	697a      	ldr	r2, [r7, #20]
 8009ee8:	4313      	orrs	r3, r2
 8009eea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	697a      	ldr	r2, [r7, #20]
 8009ef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	68fa      	ldr	r2, [r7, #12]
 8009ef6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	685a      	ldr	r2, [r3, #4]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	693a      	ldr	r2, [r7, #16]
 8009f04:	621a      	str	r2, [r3, #32]
}
 8009f06:	bf00      	nop
 8009f08:	371c      	adds	r7, #28
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f10:	4770      	bx	lr
 8009f12:	bf00      	nop
 8009f14:	40010000 	.word	0x40010000
 8009f18:	40010400 	.word	0x40010400

08009f1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b087      	sub	sp, #28
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	60f8      	str	r0, [r7, #12]
 8009f24:	60b9      	str	r1, [r7, #8]
 8009f26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	6a1b      	ldr	r3, [r3, #32]
 8009f2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	6a1b      	ldr	r3, [r3, #32]
 8009f32:	f023 0201 	bic.w	r2, r3, #1
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	699b      	ldr	r3, [r3, #24]
 8009f3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009f40:	693b      	ldr	r3, [r7, #16]
 8009f42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009f46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	011b      	lsls	r3, r3, #4
 8009f4c:	693a      	ldr	r2, [r7, #16]
 8009f4e:	4313      	orrs	r3, r2
 8009f50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	f023 030a 	bic.w	r3, r3, #10
 8009f58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009f5a:	697a      	ldr	r2, [r7, #20]
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	693a      	ldr	r2, [r7, #16]
 8009f66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	697a      	ldr	r2, [r7, #20]
 8009f6c:	621a      	str	r2, [r3, #32]
}
 8009f6e:	bf00      	nop
 8009f70:	371c      	adds	r7, #28
 8009f72:	46bd      	mov	sp, r7
 8009f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f78:	4770      	bx	lr

08009f7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f7a:	b480      	push	{r7}
 8009f7c:	b087      	sub	sp, #28
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	60f8      	str	r0, [r7, #12]
 8009f82:	60b9      	str	r1, [r7, #8]
 8009f84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	6a1b      	ldr	r3, [r3, #32]
 8009f8a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	6a1b      	ldr	r3, [r3, #32]
 8009f90:	f023 0210 	bic.w	r2, r3, #16
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	699b      	ldr	r3, [r3, #24]
 8009f9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009fa4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	031b      	lsls	r3, r3, #12
 8009faa:	693a      	ldr	r2, [r7, #16]
 8009fac:	4313      	orrs	r3, r2
 8009fae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009fb0:	697b      	ldr	r3, [r7, #20]
 8009fb2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009fb6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	011b      	lsls	r3, r3, #4
 8009fbc:	697a      	ldr	r2, [r7, #20]
 8009fbe:	4313      	orrs	r3, r2
 8009fc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	693a      	ldr	r2, [r7, #16]
 8009fc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	697a      	ldr	r2, [r7, #20]
 8009fcc:	621a      	str	r2, [r3, #32]
}
 8009fce:	bf00      	nop
 8009fd0:	371c      	adds	r7, #28
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd8:	4770      	bx	lr

08009fda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009fda:	b480      	push	{r7}
 8009fdc:	b085      	sub	sp, #20
 8009fde:	af00      	add	r7, sp, #0
 8009fe0:	6078      	str	r0, [r7, #4]
 8009fe2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	689b      	ldr	r3, [r3, #8]
 8009fe8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ff0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009ff2:	683a      	ldr	r2, [r7, #0]
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	4313      	orrs	r3, r2
 8009ff8:	f043 0307 	orr.w	r3, r3, #7
 8009ffc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	68fa      	ldr	r2, [r7, #12]
 800a002:	609a      	str	r2, [r3, #8]
}
 800a004:	bf00      	nop
 800a006:	3714      	adds	r7, #20
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a010:	b480      	push	{r7}
 800a012:	b087      	sub	sp, #28
 800a014:	af00      	add	r7, sp, #0
 800a016:	60f8      	str	r0, [r7, #12]
 800a018:	60b9      	str	r1, [r7, #8]
 800a01a:	607a      	str	r2, [r7, #4]
 800a01c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	689b      	ldr	r3, [r3, #8]
 800a022:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a02a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	021a      	lsls	r2, r3, #8
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	431a      	orrs	r2, r3
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	4313      	orrs	r3, r2
 800a038:	697a      	ldr	r2, [r7, #20]
 800a03a:	4313      	orrs	r3, r2
 800a03c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	697a      	ldr	r2, [r7, #20]
 800a042:	609a      	str	r2, [r3, #8]
}
 800a044:	bf00      	nop
 800a046:	371c      	adds	r7, #28
 800a048:	46bd      	mov	sp, r7
 800a04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04e:	4770      	bx	lr

0800a050 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a050:	b480      	push	{r7}
 800a052:	b087      	sub	sp, #28
 800a054:	af00      	add	r7, sp, #0
 800a056:	60f8      	str	r0, [r7, #12]
 800a058:	60b9      	str	r1, [r7, #8]
 800a05a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a05c:	68bb      	ldr	r3, [r7, #8]
 800a05e:	f003 031f 	and.w	r3, r3, #31
 800a062:	2201      	movs	r2, #1
 800a064:	fa02 f303 	lsl.w	r3, r2, r3
 800a068:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	6a1a      	ldr	r2, [r3, #32]
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	43db      	mvns	r3, r3
 800a072:	401a      	ands	r2, r3
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	6a1a      	ldr	r2, [r3, #32]
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	f003 031f 	and.w	r3, r3, #31
 800a082:	6879      	ldr	r1, [r7, #4]
 800a084:	fa01 f303 	lsl.w	r3, r1, r3
 800a088:	431a      	orrs	r2, r3
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	621a      	str	r2, [r3, #32]
}
 800a08e:	bf00      	nop
 800a090:	371c      	adds	r7, #28
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr
	...

0800a09c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b085      	sub	sp, #20
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
 800a0a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a0ac:	2b01      	cmp	r3, #1
 800a0ae:	d101      	bne.n	800a0b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a0b0:	2302      	movs	r3, #2
 800a0b2:	e05a      	b.n	800a16a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2201      	movs	r2, #1
 800a0b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2202      	movs	r2, #2
 800a0c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	685b      	ldr	r3, [r3, #4]
 800a0ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	689b      	ldr	r3, [r3, #8]
 800a0d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	68fa      	ldr	r2, [r7, #12]
 800a0e2:	4313      	orrs	r3, r2
 800a0e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	68fa      	ldr	r2, [r7, #12]
 800a0ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	4a21      	ldr	r2, [pc, #132]	@ (800a178 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a0f4:	4293      	cmp	r3, r2
 800a0f6:	d022      	beq.n	800a13e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a100:	d01d      	beq.n	800a13e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	4a1d      	ldr	r2, [pc, #116]	@ (800a17c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	d018      	beq.n	800a13e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	4a1b      	ldr	r2, [pc, #108]	@ (800a180 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a112:	4293      	cmp	r3, r2
 800a114:	d013      	beq.n	800a13e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4a1a      	ldr	r2, [pc, #104]	@ (800a184 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a11c:	4293      	cmp	r3, r2
 800a11e:	d00e      	beq.n	800a13e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	4a18      	ldr	r2, [pc, #96]	@ (800a188 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d009      	beq.n	800a13e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	4a17      	ldr	r2, [pc, #92]	@ (800a18c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a130:	4293      	cmp	r3, r2
 800a132:	d004      	beq.n	800a13e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	4a15      	ldr	r2, [pc, #84]	@ (800a190 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a13a:	4293      	cmp	r3, r2
 800a13c:	d10c      	bne.n	800a158 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a144:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	68ba      	ldr	r2, [r7, #8]
 800a14c:	4313      	orrs	r3, r2
 800a14e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	68ba      	ldr	r2, [r7, #8]
 800a156:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2201      	movs	r2, #1
 800a15c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2200      	movs	r2, #0
 800a164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a168:	2300      	movs	r3, #0
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3714      	adds	r7, #20
 800a16e:	46bd      	mov	sp, r7
 800a170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a174:	4770      	bx	lr
 800a176:	bf00      	nop
 800a178:	40010000 	.word	0x40010000
 800a17c:	40000400 	.word	0x40000400
 800a180:	40000800 	.word	0x40000800
 800a184:	40000c00 	.word	0x40000c00
 800a188:	40010400 	.word	0x40010400
 800a18c:	40014000 	.word	0x40014000
 800a190:	40001800 	.word	0x40001800

0800a194 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a194:	b480      	push	{r7}
 800a196:	b085      	sub	sp, #20
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
 800a19c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a19e:	2300      	movs	r3, #0
 800a1a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a1a8:	2b01      	cmp	r3, #1
 800a1aa:	d101      	bne.n	800a1b0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a1ac:	2302      	movs	r3, #2
 800a1ae:	e03d      	b.n	800a22c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	68db      	ldr	r3, [r3, #12]
 800a1c2:	4313      	orrs	r3, r2
 800a1c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	689b      	ldr	r3, [r3, #8]
 800a1d0:	4313      	orrs	r3, r2
 800a1d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	685b      	ldr	r3, [r3, #4]
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	4313      	orrs	r3, r2
 800a1ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	691b      	ldr	r3, [r3, #16]
 800a1fa:	4313      	orrs	r3, r2
 800a1fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	695b      	ldr	r3, [r3, #20]
 800a208:	4313      	orrs	r3, r2
 800a20a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	69db      	ldr	r3, [r3, #28]
 800a216:	4313      	orrs	r3, r2
 800a218:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	68fa      	ldr	r2, [r7, #12]
 800a220:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2200      	movs	r2, #0
 800a226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a22a:	2300      	movs	r3, #0
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3714      	adds	r7, #20
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr

0800a238 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a238:	b480      	push	{r7}
 800a23a:	b083      	sub	sp, #12
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a240:	bf00      	nop
 800a242:	370c      	adds	r7, #12
 800a244:	46bd      	mov	sp, r7
 800a246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24a:	4770      	bx	lr

0800a24c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a24c:	b480      	push	{r7}
 800a24e:	b083      	sub	sp, #12
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a254:	bf00      	nop
 800a256:	370c      	adds	r7, #12
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr

0800a260 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b082      	sub	sp, #8
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d101      	bne.n	800a272 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a26e:	2301      	movs	r3, #1
 800a270:	e042      	b.n	800a2f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a278:	b2db      	uxtb	r3, r3
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d106      	bne.n	800a28c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2200      	movs	r2, #0
 800a282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f7f9 fb58 	bl	800393c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2224      	movs	r2, #36	@ 0x24
 800a290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	68da      	ldr	r2, [r3, #12]
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a2a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 ff81 	bl	800b1ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	691a      	ldr	r2, [r3, #16]
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a2b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	695a      	ldr	r2, [r3, #20]
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a2c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	68da      	ldr	r2, [r3, #12]
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a2d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2200      	movs	r2, #0
 800a2de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2220      	movs	r2, #32
 800a2e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2220      	movs	r2, #32
 800a2ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a2f6:	2300      	movs	r3, #0
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3708      	adds	r7, #8
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	bd80      	pop	{r7, pc}

0800a300 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b08c      	sub	sp, #48	@ 0x30
 800a304:	af00      	add	r7, sp, #0
 800a306:	60f8      	str	r0, [r7, #12]
 800a308:	60b9      	str	r1, [r7, #8]
 800a30a:	4613      	mov	r3, r2
 800a30c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a314:	b2db      	uxtb	r3, r3
 800a316:	2b20      	cmp	r3, #32
 800a318:	d14a      	bne.n	800a3b0 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d002      	beq.n	800a326 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800a320:	88fb      	ldrh	r3, [r7, #6]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d101      	bne.n	800a32a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800a326:	2301      	movs	r3, #1
 800a328:	e043      	b.n	800a3b2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	2201      	movs	r2, #1
 800a32e:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	2200      	movs	r2, #0
 800a334:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800a336:	88fb      	ldrh	r3, [r7, #6]
 800a338:	461a      	mov	r2, r3
 800a33a:	68b9      	ldr	r1, [r7, #8]
 800a33c:	68f8      	ldr	r0, [r7, #12]
 800a33e:	f000 fcd5 	bl	800acec <UART_Start_Receive_DMA>
 800a342:	4603      	mov	r3, r0
 800a344:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a348:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d12c      	bne.n	800a3aa <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a354:	2b01      	cmp	r3, #1
 800a356:	d125      	bne.n	800a3a4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a358:	2300      	movs	r3, #0
 800a35a:	613b      	str	r3, [r7, #16]
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	613b      	str	r3, [r7, #16]
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	685b      	ldr	r3, [r3, #4]
 800a36a:	613b      	str	r3, [r7, #16]
 800a36c:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	330c      	adds	r3, #12
 800a374:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a376:	69bb      	ldr	r3, [r7, #24]
 800a378:	e853 3f00 	ldrex	r3, [r3]
 800a37c:	617b      	str	r3, [r7, #20]
   return(result);
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	f043 0310 	orr.w	r3, r3, #16
 800a384:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	330c      	adds	r3, #12
 800a38c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a38e:	627a      	str	r2, [r7, #36]	@ 0x24
 800a390:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a392:	6a39      	ldr	r1, [r7, #32]
 800a394:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a396:	e841 2300 	strex	r3, r2, [r1]
 800a39a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a39c:	69fb      	ldr	r3, [r7, #28]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d1e5      	bne.n	800a36e <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800a3a2:	e002      	b.n	800a3aa <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800a3aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a3ae:	e000      	b.n	800a3b2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800a3b0:	2302      	movs	r3, #2
  }
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3730      	adds	r7, #48	@ 0x30
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}

0800a3ba <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800a3ba:	b580      	push	{r7, lr}
 800a3bc:	b0a0      	sub	sp, #128	@ 0x80
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	330c      	adds	r3, #12
 800a3c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3cc:	e853 3f00 	ldrex	r3, [r3]
 800a3d0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a3d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a3d4:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800a3d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	330c      	adds	r3, #12
 800a3e0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a3e2:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a3e4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a3e8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a3ea:	e841 2300 	strex	r3, r2, [r1]
 800a3ee:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a3f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d1e5      	bne.n	800a3c2 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	3314      	adds	r3, #20
 800a3fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a400:	e853 3f00 	ldrex	r3, [r3]
 800a404:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a406:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a408:	f023 0301 	bic.w	r3, r3, #1
 800a40c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	3314      	adds	r3, #20
 800a414:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800a416:	657a      	str	r2, [r7, #84]	@ 0x54
 800a418:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a41a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a41c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a41e:	e841 2300 	strex	r3, r2, [r1]
 800a422:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a424:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a426:	2b00      	cmp	r3, #0
 800a428:	d1e5      	bne.n	800a3f6 <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a42e:	2b01      	cmp	r3, #1
 800a430:	d119      	bne.n	800a466 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	330c      	adds	r3, #12
 800a438:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a43a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a43c:	e853 3f00 	ldrex	r3, [r3]
 800a440:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a444:	f023 0310 	bic.w	r3, r3, #16
 800a448:	677b      	str	r3, [r7, #116]	@ 0x74
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	330c      	adds	r3, #12
 800a450:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a452:	643a      	str	r2, [r7, #64]	@ 0x40
 800a454:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a456:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a458:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a45a:	e841 2300 	strex	r3, r2, [r1]
 800a45e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a462:	2b00      	cmp	r3, #0
 800a464:	d1e5      	bne.n	800a432 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	695b      	ldr	r3, [r3, #20]
 800a46c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a470:	2b80      	cmp	r3, #128	@ 0x80
 800a472:	d136      	bne.n	800a4e2 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	3314      	adds	r3, #20
 800a47a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a47c:	6a3b      	ldr	r3, [r7, #32]
 800a47e:	e853 3f00 	ldrex	r3, [r3]
 800a482:	61fb      	str	r3, [r7, #28]
   return(result);
 800a484:	69fb      	ldr	r3, [r7, #28]
 800a486:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a48a:	673b      	str	r3, [r7, #112]	@ 0x70
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	3314      	adds	r3, #20
 800a492:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a494:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a496:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a498:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a49a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a49c:	e841 2300 	strex	r3, r2, [r1]
 800a4a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a4a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d1e5      	bne.n	800a474 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d018      	beq.n	800a4e2 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4bc:	4618      	mov	r0, r3
 800a4be:	f7fa fcfd 	bl	8004ebc <HAL_DMA_Abort>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d00c      	beq.n	800a4e2 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	f7fa ff1f 	bl	8005310 <HAL_DMA_GetError>
 800a4d2:	4603      	mov	r3, r0
 800a4d4:	2b20      	cmp	r3, #32
 800a4d6:	d104      	bne.n	800a4e2 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2210      	movs	r2, #16
 800a4dc:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800a4de:	2303      	movs	r3, #3
 800a4e0:	e052      	b.n	800a588 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	695b      	ldr	r3, [r3, #20]
 800a4e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4ec:	2b40      	cmp	r3, #64	@ 0x40
 800a4ee:	d136      	bne.n	800a55e <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	3314      	adds	r3, #20
 800a4f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	e853 3f00 	ldrex	r3, [r3]
 800a4fe:	60bb      	str	r3, [r7, #8]
   return(result);
 800a500:	68bb      	ldr	r3, [r7, #8]
 800a502:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a506:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	3314      	adds	r3, #20
 800a50e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a510:	61ba      	str	r2, [r7, #24]
 800a512:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a514:	6979      	ldr	r1, [r7, #20]
 800a516:	69ba      	ldr	r2, [r7, #24]
 800a518:	e841 2300 	strex	r3, r2, [r1]
 800a51c:	613b      	str	r3, [r7, #16]
   return(result);
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d1e5      	bne.n	800a4f0 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d018      	beq.n	800a55e <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a530:	2200      	movs	r2, #0
 800a532:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a538:	4618      	mov	r0, r3
 800a53a:	f7fa fcbf 	bl	8004ebc <HAL_DMA_Abort>
 800a53e:	4603      	mov	r3, r0
 800a540:	2b00      	cmp	r3, #0
 800a542:	d00c      	beq.n	800a55e <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a548:	4618      	mov	r0, r3
 800a54a:	f7fa fee1 	bl	8005310 <HAL_DMA_GetError>
 800a54e:	4603      	mov	r3, r0
 800a550:	2b20      	cmp	r3, #32
 800a552:	d104      	bne.n	800a55e <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2210      	movs	r2, #16
 800a558:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800a55a:	2303      	movs	r3, #3
 800a55c:	e014      	b.n	800a588 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2200      	movs	r2, #0
 800a562:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2200      	movs	r2, #0
 800a568:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	2200      	movs	r2, #0
 800a56e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2220      	movs	r2, #32
 800a574:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2220      	movs	r2, #32
 800a57c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2200      	movs	r2, #0
 800a584:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800a586:	2300      	movs	r3, #0
}
 800a588:	4618      	mov	r0, r3
 800a58a:	3780      	adds	r7, #128	@ 0x80
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}

0800a590 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b0ba      	sub	sp, #232	@ 0xe8
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	68db      	ldr	r3, [r3, #12]
 800a5a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	695b      	ldr	r3, [r3, #20]
 800a5b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a5c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5c6:	f003 030f 	and.w	r3, r3, #15
 800a5ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a5ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d10f      	bne.n	800a5f6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a5d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5da:	f003 0320 	and.w	r3, r3, #32
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d009      	beq.n	800a5f6 <HAL_UART_IRQHandler+0x66>
 800a5e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5e6:	f003 0320 	and.w	r3, r3, #32
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d003      	beq.n	800a5f6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f000 fd1d 	bl	800b02e <UART_Receive_IT>
      return;
 800a5f4:	e25b      	b.n	800aaae <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a5f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	f000 80de 	beq.w	800a7bc <HAL_UART_IRQHandler+0x22c>
 800a600:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a604:	f003 0301 	and.w	r3, r3, #1
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d106      	bne.n	800a61a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a60c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a610:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a614:	2b00      	cmp	r3, #0
 800a616:	f000 80d1 	beq.w	800a7bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a61a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a61e:	f003 0301 	and.w	r3, r3, #1
 800a622:	2b00      	cmp	r3, #0
 800a624:	d00b      	beq.n	800a63e <HAL_UART_IRQHandler+0xae>
 800a626:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a62a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d005      	beq.n	800a63e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a636:	f043 0201 	orr.w	r2, r3, #1
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a63e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a642:	f003 0304 	and.w	r3, r3, #4
 800a646:	2b00      	cmp	r3, #0
 800a648:	d00b      	beq.n	800a662 <HAL_UART_IRQHandler+0xd2>
 800a64a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a64e:	f003 0301 	and.w	r3, r3, #1
 800a652:	2b00      	cmp	r3, #0
 800a654:	d005      	beq.n	800a662 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a65a:	f043 0202 	orr.w	r2, r3, #2
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a666:	f003 0302 	and.w	r3, r3, #2
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d00b      	beq.n	800a686 <HAL_UART_IRQHandler+0xf6>
 800a66e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a672:	f003 0301 	and.w	r3, r3, #1
 800a676:	2b00      	cmp	r3, #0
 800a678:	d005      	beq.n	800a686 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a67e:	f043 0204 	orr.w	r2, r3, #4
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a68a:	f003 0308 	and.w	r3, r3, #8
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d011      	beq.n	800a6b6 <HAL_UART_IRQHandler+0x126>
 800a692:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a696:	f003 0320 	and.w	r3, r3, #32
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d105      	bne.n	800a6aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a69e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a6a2:	f003 0301 	and.w	r3, r3, #1
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d005      	beq.n	800a6b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6ae:	f043 0208 	orr.w	r2, r3, #8
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	f000 81f2 	beq.w	800aaa4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a6c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6c4:	f003 0320 	and.w	r3, r3, #32
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d008      	beq.n	800a6de <HAL_UART_IRQHandler+0x14e>
 800a6cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6d0:	f003 0320 	and.w	r3, r3, #32
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d002      	beq.n	800a6de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	f000 fca8 	bl	800b02e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	695b      	ldr	r3, [r3, #20]
 800a6e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6e8:	2b40      	cmp	r3, #64	@ 0x40
 800a6ea:	bf0c      	ite	eq
 800a6ec:	2301      	moveq	r3, #1
 800a6ee:	2300      	movne	r3, #0
 800a6f0:	b2db      	uxtb	r3, r3
 800a6f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6fa:	f003 0308 	and.w	r3, r3, #8
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d103      	bne.n	800a70a <HAL_UART_IRQHandler+0x17a>
 800a702:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a706:	2b00      	cmp	r3, #0
 800a708:	d04f      	beq.n	800a7aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	f000 fbb0 	bl	800ae70 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	695b      	ldr	r3, [r3, #20]
 800a716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a71a:	2b40      	cmp	r3, #64	@ 0x40
 800a71c:	d141      	bne.n	800a7a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	3314      	adds	r3, #20
 800a724:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a728:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a72c:	e853 3f00 	ldrex	r3, [r3]
 800a730:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a734:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a738:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a73c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	3314      	adds	r3, #20
 800a746:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a74a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a74e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a752:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a756:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a75a:	e841 2300 	strex	r3, r2, [r1]
 800a75e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a762:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d1d9      	bne.n	800a71e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d013      	beq.n	800a79a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a776:	4a7e      	ldr	r2, [pc, #504]	@ (800a970 <HAL_UART_IRQHandler+0x3e0>)
 800a778:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a77e:	4618      	mov	r0, r3
 800a780:	f7fa fc0c 	bl	8004f9c <HAL_DMA_Abort_IT>
 800a784:	4603      	mov	r3, r0
 800a786:	2b00      	cmp	r3, #0
 800a788:	d016      	beq.n	800a7b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a78e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a790:	687a      	ldr	r2, [r7, #4]
 800a792:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a794:	4610      	mov	r0, r2
 800a796:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a798:	e00e      	b.n	800a7b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a79a:	6878      	ldr	r0, [r7, #4]
 800a79c:	f7f8 f800 	bl	80027a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7a0:	e00a      	b.n	800a7b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f7f7 fffc 	bl	80027a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7a8:	e006      	b.n	800a7b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f7f7 fff8 	bl	80027a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800a7b6:	e175      	b.n	800aaa4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7b8:	bf00      	nop
    return;
 800a7ba:	e173      	b.n	800aaa4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7c0:	2b01      	cmp	r3, #1
 800a7c2:	f040 814f 	bne.w	800aa64 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a7c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a7ca:	f003 0310 	and.w	r3, r3, #16
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	f000 8148 	beq.w	800aa64 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a7d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a7d8:	f003 0310 	and.w	r3, r3, #16
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	f000 8141 	beq.w	800aa64 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	60bb      	str	r3, [r7, #8]
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	60bb      	str	r3, [r7, #8]
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	685b      	ldr	r3, [r3, #4]
 800a7f4:	60bb      	str	r3, [r7, #8]
 800a7f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	695b      	ldr	r3, [r3, #20]
 800a7fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a802:	2b40      	cmp	r3, #64	@ 0x40
 800a804:	f040 80b6 	bne.w	800a974 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	685b      	ldr	r3, [r3, #4]
 800a810:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a814:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a818:	2b00      	cmp	r3, #0
 800a81a:	f000 8145 	beq.w	800aaa8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a822:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a826:	429a      	cmp	r2, r3
 800a828:	f080 813e 	bcs.w	800aaa8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a832:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a838:	69db      	ldr	r3, [r3, #28]
 800a83a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a83e:	f000 8088 	beq.w	800a952 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	330c      	adds	r3, #12
 800a848:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a84c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a850:	e853 3f00 	ldrex	r3, [r3]
 800a854:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a858:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a85c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a860:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	330c      	adds	r3, #12
 800a86a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a86e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a872:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a876:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a87a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a87e:	e841 2300 	strex	r3, r2, [r1]
 800a882:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a886:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d1d9      	bne.n	800a842 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	3314      	adds	r3, #20
 800a894:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a896:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a898:	e853 3f00 	ldrex	r3, [r3]
 800a89c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a89e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a8a0:	f023 0301 	bic.w	r3, r3, #1
 800a8a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	3314      	adds	r3, #20
 800a8ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a8b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a8b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a8ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a8be:	e841 2300 	strex	r3, r2, [r1]
 800a8c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a8c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d1e1      	bne.n	800a88e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	3314      	adds	r3, #20
 800a8d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a8d4:	e853 3f00 	ldrex	r3, [r3]
 800a8d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a8da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a8dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a8e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	3314      	adds	r3, #20
 800a8ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a8ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a8f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a8f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a8f6:	e841 2300 	strex	r3, r2, [r1]
 800a8fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a8fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d1e3      	bne.n	800a8ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2220      	movs	r2, #32
 800a906:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2200      	movs	r2, #0
 800a90e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	330c      	adds	r3, #12
 800a916:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a918:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a91a:	e853 3f00 	ldrex	r3, [r3]
 800a91e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a920:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a922:	f023 0310 	bic.w	r3, r3, #16
 800a926:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	330c      	adds	r3, #12
 800a930:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a934:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a936:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a938:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a93a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a93c:	e841 2300 	strex	r3, r2, [r1]
 800a940:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a942:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a944:	2b00      	cmp	r3, #0
 800a946:	d1e3      	bne.n	800a910 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a94c:	4618      	mov	r0, r3
 800a94e:	f7fa fab5 	bl	8004ebc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	2202      	movs	r2, #2
 800a956:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a960:	b29b      	uxth	r3, r3
 800a962:	1ad3      	subs	r3, r2, r3
 800a964:	b29b      	uxth	r3, r3
 800a966:	4619      	mov	r1, r3
 800a968:	6878      	ldr	r0, [r7, #4]
 800a96a:	f7f7 ff03 	bl	8002774 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a96e:	e09b      	b.n	800aaa8 <HAL_UART_IRQHandler+0x518>
 800a970:	0800af37 	.word	0x0800af37
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a97c:	b29b      	uxth	r3, r3
 800a97e:	1ad3      	subs	r3, r2, r3
 800a980:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a988:	b29b      	uxth	r3, r3
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	f000 808e 	beq.w	800aaac <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a990:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a994:	2b00      	cmp	r3, #0
 800a996:	f000 8089 	beq.w	800aaac <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	330c      	adds	r3, #12
 800a9a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a4:	e853 3f00 	ldrex	r3, [r3]
 800a9a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a9aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a9b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	330c      	adds	r3, #12
 800a9ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a9be:	647a      	str	r2, [r7, #68]	@ 0x44
 800a9c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a9c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a9c6:	e841 2300 	strex	r3, r2, [r1]
 800a9ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a9cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d1e3      	bne.n	800a99a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	3314      	adds	r3, #20
 800a9d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9dc:	e853 3f00 	ldrex	r3, [r3]
 800a9e0:	623b      	str	r3, [r7, #32]
   return(result);
 800a9e2:	6a3b      	ldr	r3, [r7, #32]
 800a9e4:	f023 0301 	bic.w	r3, r3, #1
 800a9e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	3314      	adds	r3, #20
 800a9f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a9f6:	633a      	str	r2, [r7, #48]	@ 0x30
 800a9f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a9fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9fe:	e841 2300 	strex	r3, r2, [r1]
 800aa02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aa04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d1e3      	bne.n	800a9d2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2220      	movs	r2, #32
 800aa0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2200      	movs	r2, #0
 800aa16:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	330c      	adds	r3, #12
 800aa1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa20:	693b      	ldr	r3, [r7, #16]
 800aa22:	e853 3f00 	ldrex	r3, [r3]
 800aa26:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	f023 0310 	bic.w	r3, r3, #16
 800aa2e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	330c      	adds	r3, #12
 800aa38:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800aa3c:	61fa      	str	r2, [r7, #28]
 800aa3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa40:	69b9      	ldr	r1, [r7, #24]
 800aa42:	69fa      	ldr	r2, [r7, #28]
 800aa44:	e841 2300 	strex	r3, r2, [r1]
 800aa48:	617b      	str	r3, [r7, #20]
   return(result);
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d1e3      	bne.n	800aa18 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2202      	movs	r2, #2
 800aa54:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800aa56:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800aa5a:	4619      	mov	r1, r3
 800aa5c:	6878      	ldr	r0, [r7, #4]
 800aa5e:	f7f7 fe89 	bl	8002774 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800aa62:	e023      	b.n	800aaac <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800aa64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d009      	beq.n	800aa84 <HAL_UART_IRQHandler+0x4f4>
 800aa70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d003      	beq.n	800aa84 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f000 fa6e 	bl	800af5e <UART_Transmit_IT>
    return;
 800aa82:	e014      	b.n	800aaae <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800aa84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d00e      	beq.n	800aaae <HAL_UART_IRQHandler+0x51e>
 800aa90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d008      	beq.n	800aaae <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f000 faae 	bl	800affe <UART_EndTransmit_IT>
    return;
 800aaa2:	e004      	b.n	800aaae <HAL_UART_IRQHandler+0x51e>
    return;
 800aaa4:	bf00      	nop
 800aaa6:	e002      	b.n	800aaae <HAL_UART_IRQHandler+0x51e>
      return;
 800aaa8:	bf00      	nop
 800aaaa:	e000      	b.n	800aaae <HAL_UART_IRQHandler+0x51e>
      return;
 800aaac:	bf00      	nop
  }
}
 800aaae:	37e8      	adds	r7, #232	@ 0xe8
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b083      	sub	sp, #12
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800aabc:	bf00      	nop
 800aabe:	370c      	adds	r7, #12
 800aac0:	46bd      	mov	sp, r7
 800aac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac6:	4770      	bx	lr

0800aac8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800aac8:	b480      	push	{r7}
 800aaca:	b083      	sub	sp, #12
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800aad0:	bf00      	nop
 800aad2:	370c      	adds	r7, #12
 800aad4:	46bd      	mov	sp, r7
 800aad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aada:	4770      	bx	lr

0800aadc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aadc:	b480      	push	{r7}
 800aade:	b083      	sub	sp, #12
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800aae4:	bf00      	nop
 800aae6:	370c      	adds	r7, #12
 800aae8:	46bd      	mov	sp, r7
 800aaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaee:	4770      	bx	lr

0800aaf0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b09c      	sub	sp, #112	@ 0x70
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aafc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d172      	bne.n	800abf2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800ab0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab0e:	2200      	movs	r2, #0
 800ab10:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ab12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	330c      	adds	r3, #12
 800ab18:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab1c:	e853 3f00 	ldrex	r3, [r3]
 800ab20:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ab22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab28:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ab2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	330c      	adds	r3, #12
 800ab30:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ab32:	65ba      	str	r2, [r7, #88]	@ 0x58
 800ab34:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ab38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ab3a:	e841 2300 	strex	r3, r2, [r1]
 800ab3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ab40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d1e5      	bne.n	800ab12 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	3314      	adds	r3, #20
 800ab4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab50:	e853 3f00 	ldrex	r3, [r3]
 800ab54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ab56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab58:	f023 0301 	bic.w	r3, r3, #1
 800ab5c:	667b      	str	r3, [r7, #100]	@ 0x64
 800ab5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	3314      	adds	r3, #20
 800ab64:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ab66:	647a      	str	r2, [r7, #68]	@ 0x44
 800ab68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ab6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ab6e:	e841 2300 	strex	r3, r2, [r1]
 800ab72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ab74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d1e5      	bne.n	800ab46 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	3314      	adds	r3, #20
 800ab80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab84:	e853 3f00 	ldrex	r3, [r3]
 800ab88:	623b      	str	r3, [r7, #32]
   return(result);
 800ab8a:	6a3b      	ldr	r3, [r7, #32]
 800ab8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab90:	663b      	str	r3, [r7, #96]	@ 0x60
 800ab92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	3314      	adds	r3, #20
 800ab98:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ab9a:	633a      	str	r2, [r7, #48]	@ 0x30
 800ab9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aba0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aba2:	e841 2300 	strex	r3, r2, [r1]
 800aba6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d1e5      	bne.n	800ab7a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800abae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abb0:	2220      	movs	r2, #32
 800abb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abba:	2b01      	cmp	r3, #1
 800abbc:	d119      	bne.n	800abf2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	330c      	adds	r3, #12
 800abc4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abc6:	693b      	ldr	r3, [r7, #16]
 800abc8:	e853 3f00 	ldrex	r3, [r3]
 800abcc:	60fb      	str	r3, [r7, #12]
   return(result);
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	f023 0310 	bic.w	r3, r3, #16
 800abd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800abd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	330c      	adds	r3, #12
 800abdc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800abde:	61fa      	str	r2, [r7, #28]
 800abe0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abe2:	69b9      	ldr	r1, [r7, #24]
 800abe4:	69fa      	ldr	r2, [r7, #28]
 800abe6:	e841 2300 	strex	r3, r2, [r1]
 800abea:	617b      	str	r3, [r7, #20]
   return(result);
 800abec:	697b      	ldr	r3, [r7, #20]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d1e5      	bne.n	800abbe <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800abf2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abf4:	2200      	movs	r2, #0
 800abf6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abfc:	2b01      	cmp	r3, #1
 800abfe:	d106      	bne.n	800ac0e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ac00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ac02:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ac04:	4619      	mov	r1, r3
 800ac06:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ac08:	f7f7 fdb4 	bl	8002774 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ac0c:	e002      	b.n	800ac14 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ac0e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ac10:	f7ff ff5a 	bl	800aac8 <HAL_UART_RxCpltCallback>
}
 800ac14:	bf00      	nop
 800ac16:	3770      	adds	r7, #112	@ 0x70
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}

0800ac1c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b084      	sub	sp, #16
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac28:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	2201      	movs	r2, #1
 800ac2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac34:	2b01      	cmp	r3, #1
 800ac36:	d108      	bne.n	800ac4a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ac3c:	085b      	lsrs	r3, r3, #1
 800ac3e:	b29b      	uxth	r3, r3
 800ac40:	4619      	mov	r1, r3
 800ac42:	68f8      	ldr	r0, [r7, #12]
 800ac44:	f7f7 fd96 	bl	8002774 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ac48:	e002      	b.n	800ac50 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800ac4a:	68f8      	ldr	r0, [r7, #12]
 800ac4c:	f7ff ff46 	bl	800aadc <HAL_UART_RxHalfCpltCallback>
}
 800ac50:	bf00      	nop
 800ac52:	3710      	adds	r7, #16
 800ac54:	46bd      	mov	sp, r7
 800ac56:	bd80      	pop	{r7, pc}

0800ac58 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b084      	sub	sp, #16
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800ac60:	2300      	movs	r3, #0
 800ac62:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac68:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	695b      	ldr	r3, [r3, #20]
 800ac70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac74:	2b80      	cmp	r3, #128	@ 0x80
 800ac76:	bf0c      	ite	eq
 800ac78:	2301      	moveq	r3, #1
 800ac7a:	2300      	movne	r3, #0
 800ac7c:	b2db      	uxtb	r3, r3
 800ac7e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac86:	b2db      	uxtb	r3, r3
 800ac88:	2b21      	cmp	r3, #33	@ 0x21
 800ac8a:	d108      	bne.n	800ac9e <UART_DMAError+0x46>
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d005      	beq.n	800ac9e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	2200      	movs	r2, #0
 800ac96:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800ac98:	68b8      	ldr	r0, [r7, #8]
 800ac9a:	f000 f8c1 	bl	800ae20 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	695b      	ldr	r3, [r3, #20]
 800aca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aca8:	2b40      	cmp	r3, #64	@ 0x40
 800acaa:	bf0c      	ite	eq
 800acac:	2301      	moveq	r3, #1
 800acae:	2300      	movne	r3, #0
 800acb0:	b2db      	uxtb	r3, r3
 800acb2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800acba:	b2db      	uxtb	r3, r3
 800acbc:	2b22      	cmp	r3, #34	@ 0x22
 800acbe:	d108      	bne.n	800acd2 <UART_DMAError+0x7a>
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d005      	beq.n	800acd2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	2200      	movs	r2, #0
 800acca:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800accc:	68b8      	ldr	r0, [r7, #8]
 800acce:	f000 f8cf 	bl	800ae70 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800acd2:	68bb      	ldr	r3, [r7, #8]
 800acd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acd6:	f043 0210 	orr.w	r2, r3, #16
 800acda:	68bb      	ldr	r3, [r7, #8]
 800acdc:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800acde:	68b8      	ldr	r0, [r7, #8]
 800ace0:	f7f7 fd5e 	bl	80027a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ace4:	bf00      	nop
 800ace6:	3710      	adds	r7, #16
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}

0800acec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b098      	sub	sp, #96	@ 0x60
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	60f8      	str	r0, [r7, #12]
 800acf4:	60b9      	str	r1, [r7, #8]
 800acf6:	4613      	mov	r3, r2
 800acf8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800acfa:	68ba      	ldr	r2, [r7, #8]
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	88fa      	ldrh	r2, [r7, #6]
 800ad04:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	2222      	movs	r2, #34	@ 0x22
 800ad10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad18:	4a3e      	ldr	r2, [pc, #248]	@ (800ae14 <UART_Start_Receive_DMA+0x128>)
 800ad1a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad20:	4a3d      	ldr	r2, [pc, #244]	@ (800ae18 <UART_Start_Receive_DMA+0x12c>)
 800ad22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad28:	4a3c      	ldr	r2, [pc, #240]	@ (800ae1c <UART_Start_Receive_DMA+0x130>)
 800ad2a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad30:	2200      	movs	r2, #0
 800ad32:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800ad34:	f107 0308 	add.w	r3, r7, #8
 800ad38:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	3304      	adds	r3, #4
 800ad44:	4619      	mov	r1, r3
 800ad46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ad48:	681a      	ldr	r2, [r3, #0]
 800ad4a:	88fb      	ldrh	r3, [r7, #6]
 800ad4c:	f7fa f85e 	bl	8004e0c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800ad50:	2300      	movs	r3, #0
 800ad52:	613b      	str	r3, [r7, #16]
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	613b      	str	r3, [r7, #16]
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	685b      	ldr	r3, [r3, #4]
 800ad62:	613b      	str	r3, [r7, #16]
 800ad64:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	691b      	ldr	r3, [r3, #16]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d019      	beq.n	800ada2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	330c      	adds	r3, #12
 800ad74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad78:	e853 3f00 	ldrex	r3, [r3]
 800ad7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ad7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ad84:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	330c      	adds	r3, #12
 800ad8c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad8e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800ad90:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad92:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800ad94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ad96:	e841 2300 	strex	r3, r2, [r1]
 800ad9a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ad9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d1e5      	bne.n	800ad6e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	3314      	adds	r3, #20
 800ada8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adac:	e853 3f00 	ldrex	r3, [r3]
 800adb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800adb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adb4:	f043 0301 	orr.w	r3, r3, #1
 800adb8:	657b      	str	r3, [r7, #84]	@ 0x54
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	3314      	adds	r3, #20
 800adc0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800adc2:	63ba      	str	r2, [r7, #56]	@ 0x38
 800adc4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adc6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800adc8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800adca:	e841 2300 	strex	r3, r2, [r1]
 800adce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800add0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800add2:	2b00      	cmp	r3, #0
 800add4:	d1e5      	bne.n	800ada2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	3314      	adds	r3, #20
 800addc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adde:	69bb      	ldr	r3, [r7, #24]
 800ade0:	e853 3f00 	ldrex	r3, [r3]
 800ade4:	617b      	str	r3, [r7, #20]
   return(result);
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800adec:	653b      	str	r3, [r7, #80]	@ 0x50
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	3314      	adds	r3, #20
 800adf4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800adf6:	627a      	str	r2, [r7, #36]	@ 0x24
 800adf8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adfa:	6a39      	ldr	r1, [r7, #32]
 800adfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adfe:	e841 2300 	strex	r3, r2, [r1]
 800ae02:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae04:	69fb      	ldr	r3, [r7, #28]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d1e5      	bne.n	800add6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800ae0a:	2300      	movs	r3, #0
}
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	3760      	adds	r7, #96	@ 0x60
 800ae10:	46bd      	mov	sp, r7
 800ae12:	bd80      	pop	{r7, pc}
 800ae14:	0800aaf1 	.word	0x0800aaf1
 800ae18:	0800ac1d 	.word	0x0800ac1d
 800ae1c:	0800ac59 	.word	0x0800ac59

0800ae20 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ae20:	b480      	push	{r7}
 800ae22:	b089      	sub	sp, #36	@ 0x24
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	330c      	adds	r3, #12
 800ae2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	e853 3f00 	ldrex	r3, [r3]
 800ae36:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ae3e:	61fb      	str	r3, [r7, #28]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	330c      	adds	r3, #12
 800ae46:	69fa      	ldr	r2, [r7, #28]
 800ae48:	61ba      	str	r2, [r7, #24]
 800ae4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae4c:	6979      	ldr	r1, [r7, #20]
 800ae4e:	69ba      	ldr	r2, [r7, #24]
 800ae50:	e841 2300 	strex	r3, r2, [r1]
 800ae54:	613b      	str	r3, [r7, #16]
   return(result);
 800ae56:	693b      	ldr	r3, [r7, #16]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d1e5      	bne.n	800ae28 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	2220      	movs	r2, #32
 800ae60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800ae64:	bf00      	nop
 800ae66:	3724      	adds	r7, #36	@ 0x24
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6e:	4770      	bx	lr

0800ae70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ae70:	b480      	push	{r7}
 800ae72:	b095      	sub	sp, #84	@ 0x54
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	330c      	adds	r3, #12
 800ae7e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae82:	e853 3f00 	ldrex	r3, [r3]
 800ae86:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ae88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ae8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	330c      	adds	r3, #12
 800ae96:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ae98:	643a      	str	r2, [r7, #64]	@ 0x40
 800ae9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae9c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ae9e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aea0:	e841 2300 	strex	r3, r2, [r1]
 800aea4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d1e5      	bne.n	800ae78 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	3314      	adds	r3, #20
 800aeb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeb4:	6a3b      	ldr	r3, [r7, #32]
 800aeb6:	e853 3f00 	ldrex	r3, [r3]
 800aeba:	61fb      	str	r3, [r7, #28]
   return(result);
 800aebc:	69fb      	ldr	r3, [r7, #28]
 800aebe:	f023 0301 	bic.w	r3, r3, #1
 800aec2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	3314      	adds	r3, #20
 800aeca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aecc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aece:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aed0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aed2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aed4:	e841 2300 	strex	r3, r2, [r1]
 800aed8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aeda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d1e5      	bne.n	800aeac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aee4:	2b01      	cmp	r3, #1
 800aee6:	d119      	bne.n	800af1c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	330c      	adds	r3, #12
 800aeee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	e853 3f00 	ldrex	r3, [r3]
 800aef6:	60bb      	str	r3, [r7, #8]
   return(result);
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	f023 0310 	bic.w	r3, r3, #16
 800aefe:	647b      	str	r3, [r7, #68]	@ 0x44
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	330c      	adds	r3, #12
 800af06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af08:	61ba      	str	r2, [r7, #24]
 800af0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af0c:	6979      	ldr	r1, [r7, #20]
 800af0e:	69ba      	ldr	r2, [r7, #24]
 800af10:	e841 2300 	strex	r3, r2, [r1]
 800af14:	613b      	str	r3, [r7, #16]
   return(result);
 800af16:	693b      	ldr	r3, [r7, #16]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d1e5      	bne.n	800aee8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2220      	movs	r2, #32
 800af20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2200      	movs	r2, #0
 800af28:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800af2a:	bf00      	nop
 800af2c:	3754      	adds	r7, #84	@ 0x54
 800af2e:	46bd      	mov	sp, r7
 800af30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af34:	4770      	bx	lr

0800af36 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800af36:	b580      	push	{r7, lr}
 800af38:	b084      	sub	sp, #16
 800af3a:	af00      	add	r7, sp, #0
 800af3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af42:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	2200      	movs	r2, #0
 800af48:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	2200      	movs	r2, #0
 800af4e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800af50:	68f8      	ldr	r0, [r7, #12]
 800af52:	f7f7 fc25 	bl	80027a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af56:	bf00      	nop
 800af58:	3710      	adds	r7, #16
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}

0800af5e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800af5e:	b480      	push	{r7}
 800af60:	b085      	sub	sp, #20
 800af62:	af00      	add	r7, sp, #0
 800af64:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af6c:	b2db      	uxtb	r3, r3
 800af6e:	2b21      	cmp	r3, #33	@ 0x21
 800af70:	d13e      	bne.n	800aff0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	689b      	ldr	r3, [r3, #8]
 800af76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af7a:	d114      	bne.n	800afa6 <UART_Transmit_IT+0x48>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	691b      	ldr	r3, [r3, #16]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d110      	bne.n	800afa6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	6a1b      	ldr	r3, [r3, #32]
 800af88:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	881b      	ldrh	r3, [r3, #0]
 800af8e:	461a      	mov	r2, r3
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800af98:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	6a1b      	ldr	r3, [r3, #32]
 800af9e:	1c9a      	adds	r2, r3, #2
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	621a      	str	r2, [r3, #32]
 800afa4:	e008      	b.n	800afb8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6a1b      	ldr	r3, [r3, #32]
 800afaa:	1c59      	adds	r1, r3, #1
 800afac:	687a      	ldr	r2, [r7, #4]
 800afae:	6211      	str	r1, [r2, #32]
 800afb0:	781a      	ldrb	r2, [r3, #0]
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800afbc:	b29b      	uxth	r3, r3
 800afbe:	3b01      	subs	r3, #1
 800afc0:	b29b      	uxth	r3, r3
 800afc2:	687a      	ldr	r2, [r7, #4]
 800afc4:	4619      	mov	r1, r3
 800afc6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d10f      	bne.n	800afec <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	68da      	ldr	r2, [r3, #12]
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800afda:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	68da      	ldr	r2, [r3, #12]
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800afea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800afec:	2300      	movs	r3, #0
 800afee:	e000      	b.n	800aff2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800aff0:	2302      	movs	r3, #2
  }
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3714      	adds	r7, #20
 800aff6:	46bd      	mov	sp, r7
 800aff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affc:	4770      	bx	lr

0800affe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800affe:	b580      	push	{r7, lr}
 800b000:	b082      	sub	sp, #8
 800b002:	af00      	add	r7, sp, #0
 800b004:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	68da      	ldr	r2, [r3, #12]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b014:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2220      	movs	r2, #32
 800b01a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b01e:	6878      	ldr	r0, [r7, #4]
 800b020:	f7ff fd48 	bl	800aab4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b024:	2300      	movs	r3, #0
}
 800b026:	4618      	mov	r0, r3
 800b028:	3708      	adds	r7, #8
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}

0800b02e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b02e:	b580      	push	{r7, lr}
 800b030:	b08c      	sub	sp, #48	@ 0x30
 800b032:	af00      	add	r7, sp, #0
 800b034:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b03c:	b2db      	uxtb	r3, r3
 800b03e:	2b22      	cmp	r3, #34	@ 0x22
 800b040:	f040 80ae 	bne.w	800b1a0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b04c:	d117      	bne.n	800b07e <UART_Receive_IT+0x50>
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	691b      	ldr	r3, [r3, #16]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d113      	bne.n	800b07e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b056:	2300      	movs	r3, #0
 800b058:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b05e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	b29b      	uxth	r3, r3
 800b068:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b06c:	b29a      	uxth	r2, r3
 800b06e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b070:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b076:	1c9a      	adds	r2, r3, #2
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	629a      	str	r2, [r3, #40]	@ 0x28
 800b07c:	e026      	b.n	800b0cc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b082:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800b084:	2300      	movs	r3, #0
 800b086:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	689b      	ldr	r3, [r3, #8]
 800b08c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b090:	d007      	beq.n	800b0a2 <UART_Receive_IT+0x74>
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	689b      	ldr	r3, [r3, #8]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d10a      	bne.n	800b0b0 <UART_Receive_IT+0x82>
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	691b      	ldr	r3, [r3, #16]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d106      	bne.n	800b0b0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	b2da      	uxtb	r2, r3
 800b0aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ac:	701a      	strb	r2, [r3, #0]
 800b0ae:	e008      	b.n	800b0c2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	685b      	ldr	r3, [r3, #4]
 800b0b6:	b2db      	uxtb	r3, r3
 800b0b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0bc:	b2da      	uxtb	r2, r3
 800b0be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0c0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0c6:	1c5a      	adds	r2, r3, #1
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b0d0:	b29b      	uxth	r3, r3
 800b0d2:	3b01      	subs	r3, #1
 800b0d4:	b29b      	uxth	r3, r3
 800b0d6:	687a      	ldr	r2, [r7, #4]
 800b0d8:	4619      	mov	r1, r3
 800b0da:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d15d      	bne.n	800b19c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	68da      	ldr	r2, [r3, #12]
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	f022 0220 	bic.w	r2, r2, #32
 800b0ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	68da      	ldr	r2, [r3, #12]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b0fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	695a      	ldr	r2, [r3, #20]
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	f022 0201 	bic.w	r2, r2, #1
 800b10e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	2220      	movs	r2, #32
 800b114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2200      	movs	r2, #0
 800b11c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b122:	2b01      	cmp	r3, #1
 800b124:	d135      	bne.n	800b192 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2200      	movs	r2, #0
 800b12a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	330c      	adds	r3, #12
 800b132:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b134:	697b      	ldr	r3, [r7, #20]
 800b136:	e853 3f00 	ldrex	r3, [r3]
 800b13a:	613b      	str	r3, [r7, #16]
   return(result);
 800b13c:	693b      	ldr	r3, [r7, #16]
 800b13e:	f023 0310 	bic.w	r3, r3, #16
 800b142:	627b      	str	r3, [r7, #36]	@ 0x24
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	330c      	adds	r3, #12
 800b14a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b14c:	623a      	str	r2, [r7, #32]
 800b14e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b150:	69f9      	ldr	r1, [r7, #28]
 800b152:	6a3a      	ldr	r2, [r7, #32]
 800b154:	e841 2300 	strex	r3, r2, [r1]
 800b158:	61bb      	str	r3, [r7, #24]
   return(result);
 800b15a:	69bb      	ldr	r3, [r7, #24]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d1e5      	bne.n	800b12c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f003 0310 	and.w	r3, r3, #16
 800b16a:	2b10      	cmp	r3, #16
 800b16c:	d10a      	bne.n	800b184 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b16e:	2300      	movs	r3, #0
 800b170:	60fb      	str	r3, [r7, #12]
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	60fb      	str	r3, [r7, #12]
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	685b      	ldr	r3, [r3, #4]
 800b180:	60fb      	str	r3, [r7, #12]
 800b182:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b188:	4619      	mov	r1, r3
 800b18a:	6878      	ldr	r0, [r7, #4]
 800b18c:	f7f7 faf2 	bl	8002774 <HAL_UARTEx_RxEventCallback>
 800b190:	e002      	b.n	800b198 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	f7ff fc98 	bl	800aac8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b198:	2300      	movs	r3, #0
 800b19a:	e002      	b.n	800b1a2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b19c:	2300      	movs	r3, #0
 800b19e:	e000      	b.n	800b1a2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b1a0:	2302      	movs	r3, #2
  }
}
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	3730      	adds	r7, #48	@ 0x30
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	bd80      	pop	{r7, pc}
	...

0800b1ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b1ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b1b0:	b0c0      	sub	sp, #256	@ 0x100
 800b1b2:	af00      	add	r7, sp, #0
 800b1b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b1b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	691b      	ldr	r3, [r3, #16]
 800b1c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b1c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1c8:	68d9      	ldr	r1, [r3, #12]
 800b1ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1ce:	681a      	ldr	r2, [r3, #0]
 800b1d0:	ea40 0301 	orr.w	r3, r0, r1
 800b1d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b1d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1da:	689a      	ldr	r2, [r3, #8]
 800b1dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1e0:	691b      	ldr	r3, [r3, #16]
 800b1e2:	431a      	orrs	r2, r3
 800b1e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1e8:	695b      	ldr	r3, [r3, #20]
 800b1ea:	431a      	orrs	r2, r3
 800b1ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1f0:	69db      	ldr	r3, [r3, #28]
 800b1f2:	4313      	orrs	r3, r2
 800b1f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b1f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	68db      	ldr	r3, [r3, #12]
 800b200:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800b204:	f021 010c 	bic.w	r1, r1, #12
 800b208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b20c:	681a      	ldr	r2, [r3, #0]
 800b20e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b212:	430b      	orrs	r3, r1
 800b214:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	695b      	ldr	r3, [r3, #20]
 800b21e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800b222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b226:	6999      	ldr	r1, [r3, #24]
 800b228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b22c:	681a      	ldr	r2, [r3, #0]
 800b22e:	ea40 0301 	orr.w	r3, r0, r1
 800b232:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b238:	681a      	ldr	r2, [r3, #0]
 800b23a:	4b8f      	ldr	r3, [pc, #572]	@ (800b478 <UART_SetConfig+0x2cc>)
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d005      	beq.n	800b24c <UART_SetConfig+0xa0>
 800b240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b244:	681a      	ldr	r2, [r3, #0]
 800b246:	4b8d      	ldr	r3, [pc, #564]	@ (800b47c <UART_SetConfig+0x2d0>)
 800b248:	429a      	cmp	r2, r3
 800b24a:	d104      	bne.n	800b256 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b24c:	f7fd feea 	bl	8009024 <HAL_RCC_GetPCLK2Freq>
 800b250:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800b254:	e003      	b.n	800b25e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b256:	f7fd fed1 	bl	8008ffc <HAL_RCC_GetPCLK1Freq>
 800b25a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b25e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b262:	69db      	ldr	r3, [r3, #28]
 800b264:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b268:	f040 810c 	bne.w	800b484 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b26c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b270:	2200      	movs	r2, #0
 800b272:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b276:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b27a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b27e:	4622      	mov	r2, r4
 800b280:	462b      	mov	r3, r5
 800b282:	1891      	adds	r1, r2, r2
 800b284:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b286:	415b      	adcs	r3, r3
 800b288:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b28a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800b28e:	4621      	mov	r1, r4
 800b290:	eb12 0801 	adds.w	r8, r2, r1
 800b294:	4629      	mov	r1, r5
 800b296:	eb43 0901 	adc.w	r9, r3, r1
 800b29a:	f04f 0200 	mov.w	r2, #0
 800b29e:	f04f 0300 	mov.w	r3, #0
 800b2a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b2a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b2aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b2ae:	4690      	mov	r8, r2
 800b2b0:	4699      	mov	r9, r3
 800b2b2:	4623      	mov	r3, r4
 800b2b4:	eb18 0303 	adds.w	r3, r8, r3
 800b2b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b2bc:	462b      	mov	r3, r5
 800b2be:	eb49 0303 	adc.w	r3, r9, r3
 800b2c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b2c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b2ca:	685b      	ldr	r3, [r3, #4]
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b2d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b2d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b2da:	460b      	mov	r3, r1
 800b2dc:	18db      	adds	r3, r3, r3
 800b2de:	653b      	str	r3, [r7, #80]	@ 0x50
 800b2e0:	4613      	mov	r3, r2
 800b2e2:	eb42 0303 	adc.w	r3, r2, r3
 800b2e6:	657b      	str	r3, [r7, #84]	@ 0x54
 800b2e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b2ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800b2f0:	f7f5 fd34 	bl	8000d5c <__aeabi_uldivmod>
 800b2f4:	4602      	mov	r2, r0
 800b2f6:	460b      	mov	r3, r1
 800b2f8:	4b61      	ldr	r3, [pc, #388]	@ (800b480 <UART_SetConfig+0x2d4>)
 800b2fa:	fba3 2302 	umull	r2, r3, r3, r2
 800b2fe:	095b      	lsrs	r3, r3, #5
 800b300:	011c      	lsls	r4, r3, #4
 800b302:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b306:	2200      	movs	r2, #0
 800b308:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b30c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b310:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800b314:	4642      	mov	r2, r8
 800b316:	464b      	mov	r3, r9
 800b318:	1891      	adds	r1, r2, r2
 800b31a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b31c:	415b      	adcs	r3, r3
 800b31e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b320:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b324:	4641      	mov	r1, r8
 800b326:	eb12 0a01 	adds.w	sl, r2, r1
 800b32a:	4649      	mov	r1, r9
 800b32c:	eb43 0b01 	adc.w	fp, r3, r1
 800b330:	f04f 0200 	mov.w	r2, #0
 800b334:	f04f 0300 	mov.w	r3, #0
 800b338:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b33c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b340:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b344:	4692      	mov	sl, r2
 800b346:	469b      	mov	fp, r3
 800b348:	4643      	mov	r3, r8
 800b34a:	eb1a 0303 	adds.w	r3, sl, r3
 800b34e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b352:	464b      	mov	r3, r9
 800b354:	eb4b 0303 	adc.w	r3, fp, r3
 800b358:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b35c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b360:	685b      	ldr	r3, [r3, #4]
 800b362:	2200      	movs	r2, #0
 800b364:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b368:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b36c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b370:	460b      	mov	r3, r1
 800b372:	18db      	adds	r3, r3, r3
 800b374:	643b      	str	r3, [r7, #64]	@ 0x40
 800b376:	4613      	mov	r3, r2
 800b378:	eb42 0303 	adc.w	r3, r2, r3
 800b37c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b37e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b382:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800b386:	f7f5 fce9 	bl	8000d5c <__aeabi_uldivmod>
 800b38a:	4602      	mov	r2, r0
 800b38c:	460b      	mov	r3, r1
 800b38e:	4611      	mov	r1, r2
 800b390:	4b3b      	ldr	r3, [pc, #236]	@ (800b480 <UART_SetConfig+0x2d4>)
 800b392:	fba3 2301 	umull	r2, r3, r3, r1
 800b396:	095b      	lsrs	r3, r3, #5
 800b398:	2264      	movs	r2, #100	@ 0x64
 800b39a:	fb02 f303 	mul.w	r3, r2, r3
 800b39e:	1acb      	subs	r3, r1, r3
 800b3a0:	00db      	lsls	r3, r3, #3
 800b3a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800b3a6:	4b36      	ldr	r3, [pc, #216]	@ (800b480 <UART_SetConfig+0x2d4>)
 800b3a8:	fba3 2302 	umull	r2, r3, r3, r2
 800b3ac:	095b      	lsrs	r3, r3, #5
 800b3ae:	005b      	lsls	r3, r3, #1
 800b3b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800b3b4:	441c      	add	r4, r3
 800b3b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b3c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b3c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800b3c8:	4642      	mov	r2, r8
 800b3ca:	464b      	mov	r3, r9
 800b3cc:	1891      	adds	r1, r2, r2
 800b3ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b3d0:	415b      	adcs	r3, r3
 800b3d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b3d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b3d8:	4641      	mov	r1, r8
 800b3da:	1851      	adds	r1, r2, r1
 800b3dc:	6339      	str	r1, [r7, #48]	@ 0x30
 800b3de:	4649      	mov	r1, r9
 800b3e0:	414b      	adcs	r3, r1
 800b3e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3e4:	f04f 0200 	mov.w	r2, #0
 800b3e8:	f04f 0300 	mov.w	r3, #0
 800b3ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800b3f0:	4659      	mov	r1, fp
 800b3f2:	00cb      	lsls	r3, r1, #3
 800b3f4:	4651      	mov	r1, sl
 800b3f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b3fa:	4651      	mov	r1, sl
 800b3fc:	00ca      	lsls	r2, r1, #3
 800b3fe:	4610      	mov	r0, r2
 800b400:	4619      	mov	r1, r3
 800b402:	4603      	mov	r3, r0
 800b404:	4642      	mov	r2, r8
 800b406:	189b      	adds	r3, r3, r2
 800b408:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b40c:	464b      	mov	r3, r9
 800b40e:	460a      	mov	r2, r1
 800b410:	eb42 0303 	adc.w	r3, r2, r3
 800b414:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b41c:	685b      	ldr	r3, [r3, #4]
 800b41e:	2200      	movs	r2, #0
 800b420:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b424:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b428:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b42c:	460b      	mov	r3, r1
 800b42e:	18db      	adds	r3, r3, r3
 800b430:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b432:	4613      	mov	r3, r2
 800b434:	eb42 0303 	adc.w	r3, r2, r3
 800b438:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b43a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b43e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800b442:	f7f5 fc8b 	bl	8000d5c <__aeabi_uldivmod>
 800b446:	4602      	mov	r2, r0
 800b448:	460b      	mov	r3, r1
 800b44a:	4b0d      	ldr	r3, [pc, #52]	@ (800b480 <UART_SetConfig+0x2d4>)
 800b44c:	fba3 1302 	umull	r1, r3, r3, r2
 800b450:	095b      	lsrs	r3, r3, #5
 800b452:	2164      	movs	r1, #100	@ 0x64
 800b454:	fb01 f303 	mul.w	r3, r1, r3
 800b458:	1ad3      	subs	r3, r2, r3
 800b45a:	00db      	lsls	r3, r3, #3
 800b45c:	3332      	adds	r3, #50	@ 0x32
 800b45e:	4a08      	ldr	r2, [pc, #32]	@ (800b480 <UART_SetConfig+0x2d4>)
 800b460:	fba2 2303 	umull	r2, r3, r2, r3
 800b464:	095b      	lsrs	r3, r3, #5
 800b466:	f003 0207 	and.w	r2, r3, #7
 800b46a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	4422      	add	r2, r4
 800b472:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b474:	e106      	b.n	800b684 <UART_SetConfig+0x4d8>
 800b476:	bf00      	nop
 800b478:	40011000 	.word	0x40011000
 800b47c:	40011400 	.word	0x40011400
 800b480:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b484:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b488:	2200      	movs	r2, #0
 800b48a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b48e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b492:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b496:	4642      	mov	r2, r8
 800b498:	464b      	mov	r3, r9
 800b49a:	1891      	adds	r1, r2, r2
 800b49c:	6239      	str	r1, [r7, #32]
 800b49e:	415b      	adcs	r3, r3
 800b4a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b4a6:	4641      	mov	r1, r8
 800b4a8:	1854      	adds	r4, r2, r1
 800b4aa:	4649      	mov	r1, r9
 800b4ac:	eb43 0501 	adc.w	r5, r3, r1
 800b4b0:	f04f 0200 	mov.w	r2, #0
 800b4b4:	f04f 0300 	mov.w	r3, #0
 800b4b8:	00eb      	lsls	r3, r5, #3
 800b4ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b4be:	00e2      	lsls	r2, r4, #3
 800b4c0:	4614      	mov	r4, r2
 800b4c2:	461d      	mov	r5, r3
 800b4c4:	4643      	mov	r3, r8
 800b4c6:	18e3      	adds	r3, r4, r3
 800b4c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b4cc:	464b      	mov	r3, r9
 800b4ce:	eb45 0303 	adc.w	r3, r5, r3
 800b4d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b4d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4da:	685b      	ldr	r3, [r3, #4]
 800b4dc:	2200      	movs	r2, #0
 800b4de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b4e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b4e6:	f04f 0200 	mov.w	r2, #0
 800b4ea:	f04f 0300 	mov.w	r3, #0
 800b4ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b4f2:	4629      	mov	r1, r5
 800b4f4:	008b      	lsls	r3, r1, #2
 800b4f6:	4621      	mov	r1, r4
 800b4f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b4fc:	4621      	mov	r1, r4
 800b4fe:	008a      	lsls	r2, r1, #2
 800b500:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b504:	f7f5 fc2a 	bl	8000d5c <__aeabi_uldivmod>
 800b508:	4602      	mov	r2, r0
 800b50a:	460b      	mov	r3, r1
 800b50c:	4b60      	ldr	r3, [pc, #384]	@ (800b690 <UART_SetConfig+0x4e4>)
 800b50e:	fba3 2302 	umull	r2, r3, r3, r2
 800b512:	095b      	lsrs	r3, r3, #5
 800b514:	011c      	lsls	r4, r3, #4
 800b516:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b51a:	2200      	movs	r2, #0
 800b51c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b520:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b524:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b528:	4642      	mov	r2, r8
 800b52a:	464b      	mov	r3, r9
 800b52c:	1891      	adds	r1, r2, r2
 800b52e:	61b9      	str	r1, [r7, #24]
 800b530:	415b      	adcs	r3, r3
 800b532:	61fb      	str	r3, [r7, #28]
 800b534:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b538:	4641      	mov	r1, r8
 800b53a:	1851      	adds	r1, r2, r1
 800b53c:	6139      	str	r1, [r7, #16]
 800b53e:	4649      	mov	r1, r9
 800b540:	414b      	adcs	r3, r1
 800b542:	617b      	str	r3, [r7, #20]
 800b544:	f04f 0200 	mov.w	r2, #0
 800b548:	f04f 0300 	mov.w	r3, #0
 800b54c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b550:	4659      	mov	r1, fp
 800b552:	00cb      	lsls	r3, r1, #3
 800b554:	4651      	mov	r1, sl
 800b556:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b55a:	4651      	mov	r1, sl
 800b55c:	00ca      	lsls	r2, r1, #3
 800b55e:	4610      	mov	r0, r2
 800b560:	4619      	mov	r1, r3
 800b562:	4603      	mov	r3, r0
 800b564:	4642      	mov	r2, r8
 800b566:	189b      	adds	r3, r3, r2
 800b568:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b56c:	464b      	mov	r3, r9
 800b56e:	460a      	mov	r2, r1
 800b570:	eb42 0303 	adc.w	r3, r2, r3
 800b574:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b57c:	685b      	ldr	r3, [r3, #4]
 800b57e:	2200      	movs	r2, #0
 800b580:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b582:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b584:	f04f 0200 	mov.w	r2, #0
 800b588:	f04f 0300 	mov.w	r3, #0
 800b58c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800b590:	4649      	mov	r1, r9
 800b592:	008b      	lsls	r3, r1, #2
 800b594:	4641      	mov	r1, r8
 800b596:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b59a:	4641      	mov	r1, r8
 800b59c:	008a      	lsls	r2, r1, #2
 800b59e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b5a2:	f7f5 fbdb 	bl	8000d5c <__aeabi_uldivmod>
 800b5a6:	4602      	mov	r2, r0
 800b5a8:	460b      	mov	r3, r1
 800b5aa:	4611      	mov	r1, r2
 800b5ac:	4b38      	ldr	r3, [pc, #224]	@ (800b690 <UART_SetConfig+0x4e4>)
 800b5ae:	fba3 2301 	umull	r2, r3, r3, r1
 800b5b2:	095b      	lsrs	r3, r3, #5
 800b5b4:	2264      	movs	r2, #100	@ 0x64
 800b5b6:	fb02 f303 	mul.w	r3, r2, r3
 800b5ba:	1acb      	subs	r3, r1, r3
 800b5bc:	011b      	lsls	r3, r3, #4
 800b5be:	3332      	adds	r3, #50	@ 0x32
 800b5c0:	4a33      	ldr	r2, [pc, #204]	@ (800b690 <UART_SetConfig+0x4e4>)
 800b5c2:	fba2 2303 	umull	r2, r3, r2, r3
 800b5c6:	095b      	lsrs	r3, r3, #5
 800b5c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b5cc:	441c      	add	r4, r3
 800b5ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	673b      	str	r3, [r7, #112]	@ 0x70
 800b5d6:	677a      	str	r2, [r7, #116]	@ 0x74
 800b5d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800b5dc:	4642      	mov	r2, r8
 800b5de:	464b      	mov	r3, r9
 800b5e0:	1891      	adds	r1, r2, r2
 800b5e2:	60b9      	str	r1, [r7, #8]
 800b5e4:	415b      	adcs	r3, r3
 800b5e6:	60fb      	str	r3, [r7, #12]
 800b5e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b5ec:	4641      	mov	r1, r8
 800b5ee:	1851      	adds	r1, r2, r1
 800b5f0:	6039      	str	r1, [r7, #0]
 800b5f2:	4649      	mov	r1, r9
 800b5f4:	414b      	adcs	r3, r1
 800b5f6:	607b      	str	r3, [r7, #4]
 800b5f8:	f04f 0200 	mov.w	r2, #0
 800b5fc:	f04f 0300 	mov.w	r3, #0
 800b600:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b604:	4659      	mov	r1, fp
 800b606:	00cb      	lsls	r3, r1, #3
 800b608:	4651      	mov	r1, sl
 800b60a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b60e:	4651      	mov	r1, sl
 800b610:	00ca      	lsls	r2, r1, #3
 800b612:	4610      	mov	r0, r2
 800b614:	4619      	mov	r1, r3
 800b616:	4603      	mov	r3, r0
 800b618:	4642      	mov	r2, r8
 800b61a:	189b      	adds	r3, r3, r2
 800b61c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b61e:	464b      	mov	r3, r9
 800b620:	460a      	mov	r2, r1
 800b622:	eb42 0303 	adc.w	r3, r2, r3
 800b626:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b62c:	685b      	ldr	r3, [r3, #4]
 800b62e:	2200      	movs	r2, #0
 800b630:	663b      	str	r3, [r7, #96]	@ 0x60
 800b632:	667a      	str	r2, [r7, #100]	@ 0x64
 800b634:	f04f 0200 	mov.w	r2, #0
 800b638:	f04f 0300 	mov.w	r3, #0
 800b63c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800b640:	4649      	mov	r1, r9
 800b642:	008b      	lsls	r3, r1, #2
 800b644:	4641      	mov	r1, r8
 800b646:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b64a:	4641      	mov	r1, r8
 800b64c:	008a      	lsls	r2, r1, #2
 800b64e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800b652:	f7f5 fb83 	bl	8000d5c <__aeabi_uldivmod>
 800b656:	4602      	mov	r2, r0
 800b658:	460b      	mov	r3, r1
 800b65a:	4b0d      	ldr	r3, [pc, #52]	@ (800b690 <UART_SetConfig+0x4e4>)
 800b65c:	fba3 1302 	umull	r1, r3, r3, r2
 800b660:	095b      	lsrs	r3, r3, #5
 800b662:	2164      	movs	r1, #100	@ 0x64
 800b664:	fb01 f303 	mul.w	r3, r1, r3
 800b668:	1ad3      	subs	r3, r2, r3
 800b66a:	011b      	lsls	r3, r3, #4
 800b66c:	3332      	adds	r3, #50	@ 0x32
 800b66e:	4a08      	ldr	r2, [pc, #32]	@ (800b690 <UART_SetConfig+0x4e4>)
 800b670:	fba2 2303 	umull	r2, r3, r2, r3
 800b674:	095b      	lsrs	r3, r3, #5
 800b676:	f003 020f 	and.w	r2, r3, #15
 800b67a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	4422      	add	r2, r4
 800b682:	609a      	str	r2, [r3, #8]
}
 800b684:	bf00      	nop
 800b686:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800b68a:	46bd      	mov	sp, r7
 800b68c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b690:	51eb851f 	.word	0x51eb851f

0800b694 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b694:	b084      	sub	sp, #16
 800b696:	b580      	push	{r7, lr}
 800b698:	b084      	sub	sp, #16
 800b69a:	af00      	add	r7, sp, #0
 800b69c:	6078      	str	r0, [r7, #4]
 800b69e:	f107 001c 	add.w	r0, r7, #28
 800b6a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b6a6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800b6aa:	2b01      	cmp	r3, #1
 800b6ac:	d123      	bne.n	800b6f6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	68db      	ldr	r3, [r3, #12]
 800b6be:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800b6c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b6c6:	687a      	ldr	r2, [r7, #4]
 800b6c8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	68db      	ldr	r3, [r3, #12]
 800b6ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b6d6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b6da:	2b01      	cmp	r3, #1
 800b6dc:	d105      	bne.n	800b6ea <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	68db      	ldr	r3, [r3, #12]
 800b6e2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b6ea:	6878      	ldr	r0, [r7, #4]
 800b6ec:	f001 fae8 	bl	800ccc0 <USB_CoreReset>
 800b6f0:	4603      	mov	r3, r0
 800b6f2:	73fb      	strb	r3, [r7, #15]
 800b6f4:	e01b      	b.n	800b72e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	68db      	ldr	r3, [r3, #12]
 800b6fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	f001 fadc 	bl	800ccc0 <USB_CoreReset>
 800b708:	4603      	mov	r3, r0
 800b70a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800b70c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b710:	2b00      	cmp	r3, #0
 800b712:	d106      	bne.n	800b722 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b718:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	639a      	str	r2, [r3, #56]	@ 0x38
 800b720:	e005      	b.n	800b72e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b726:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b72e:	7fbb      	ldrb	r3, [r7, #30]
 800b730:	2b01      	cmp	r3, #1
 800b732:	d10b      	bne.n	800b74c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	689b      	ldr	r3, [r3, #8]
 800b738:	f043 0206 	orr.w	r2, r3, #6
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	689b      	ldr	r3, [r3, #8]
 800b744:	f043 0220 	orr.w	r2, r3, #32
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b74c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b74e:	4618      	mov	r0, r3
 800b750:	3710      	adds	r7, #16
 800b752:	46bd      	mov	sp, r7
 800b754:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b758:	b004      	add	sp, #16
 800b75a:	4770      	bx	lr

0800b75c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b75c:	b480      	push	{r7}
 800b75e:	b087      	sub	sp, #28
 800b760:	af00      	add	r7, sp, #0
 800b762:	60f8      	str	r0, [r7, #12]
 800b764:	60b9      	str	r1, [r7, #8]
 800b766:	4613      	mov	r3, r2
 800b768:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b76a:	79fb      	ldrb	r3, [r7, #7]
 800b76c:	2b02      	cmp	r3, #2
 800b76e:	d165      	bne.n	800b83c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	4a41      	ldr	r2, [pc, #260]	@ (800b878 <USB_SetTurnaroundTime+0x11c>)
 800b774:	4293      	cmp	r3, r2
 800b776:	d906      	bls.n	800b786 <USB_SetTurnaroundTime+0x2a>
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	4a40      	ldr	r2, [pc, #256]	@ (800b87c <USB_SetTurnaroundTime+0x120>)
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d202      	bcs.n	800b786 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b780:	230f      	movs	r3, #15
 800b782:	617b      	str	r3, [r7, #20]
 800b784:	e062      	b.n	800b84c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	4a3c      	ldr	r2, [pc, #240]	@ (800b87c <USB_SetTurnaroundTime+0x120>)
 800b78a:	4293      	cmp	r3, r2
 800b78c:	d306      	bcc.n	800b79c <USB_SetTurnaroundTime+0x40>
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	4a3b      	ldr	r2, [pc, #236]	@ (800b880 <USB_SetTurnaroundTime+0x124>)
 800b792:	4293      	cmp	r3, r2
 800b794:	d202      	bcs.n	800b79c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b796:	230e      	movs	r3, #14
 800b798:	617b      	str	r3, [r7, #20]
 800b79a:	e057      	b.n	800b84c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	4a38      	ldr	r2, [pc, #224]	@ (800b880 <USB_SetTurnaroundTime+0x124>)
 800b7a0:	4293      	cmp	r3, r2
 800b7a2:	d306      	bcc.n	800b7b2 <USB_SetTurnaroundTime+0x56>
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	4a37      	ldr	r2, [pc, #220]	@ (800b884 <USB_SetTurnaroundTime+0x128>)
 800b7a8:	4293      	cmp	r3, r2
 800b7aa:	d202      	bcs.n	800b7b2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b7ac:	230d      	movs	r3, #13
 800b7ae:	617b      	str	r3, [r7, #20]
 800b7b0:	e04c      	b.n	800b84c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b7b2:	68bb      	ldr	r3, [r7, #8]
 800b7b4:	4a33      	ldr	r2, [pc, #204]	@ (800b884 <USB_SetTurnaroundTime+0x128>)
 800b7b6:	4293      	cmp	r3, r2
 800b7b8:	d306      	bcc.n	800b7c8 <USB_SetTurnaroundTime+0x6c>
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	4a32      	ldr	r2, [pc, #200]	@ (800b888 <USB_SetTurnaroundTime+0x12c>)
 800b7be:	4293      	cmp	r3, r2
 800b7c0:	d802      	bhi.n	800b7c8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b7c2:	230c      	movs	r3, #12
 800b7c4:	617b      	str	r3, [r7, #20]
 800b7c6:	e041      	b.n	800b84c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	4a2f      	ldr	r2, [pc, #188]	@ (800b888 <USB_SetTurnaroundTime+0x12c>)
 800b7cc:	4293      	cmp	r3, r2
 800b7ce:	d906      	bls.n	800b7de <USB_SetTurnaroundTime+0x82>
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	4a2e      	ldr	r2, [pc, #184]	@ (800b88c <USB_SetTurnaroundTime+0x130>)
 800b7d4:	4293      	cmp	r3, r2
 800b7d6:	d802      	bhi.n	800b7de <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b7d8:	230b      	movs	r3, #11
 800b7da:	617b      	str	r3, [r7, #20]
 800b7dc:	e036      	b.n	800b84c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	4a2a      	ldr	r2, [pc, #168]	@ (800b88c <USB_SetTurnaroundTime+0x130>)
 800b7e2:	4293      	cmp	r3, r2
 800b7e4:	d906      	bls.n	800b7f4 <USB_SetTurnaroundTime+0x98>
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	4a29      	ldr	r2, [pc, #164]	@ (800b890 <USB_SetTurnaroundTime+0x134>)
 800b7ea:	4293      	cmp	r3, r2
 800b7ec:	d802      	bhi.n	800b7f4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b7ee:	230a      	movs	r3, #10
 800b7f0:	617b      	str	r3, [r7, #20]
 800b7f2:	e02b      	b.n	800b84c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	4a26      	ldr	r2, [pc, #152]	@ (800b890 <USB_SetTurnaroundTime+0x134>)
 800b7f8:	4293      	cmp	r3, r2
 800b7fa:	d906      	bls.n	800b80a <USB_SetTurnaroundTime+0xae>
 800b7fc:	68bb      	ldr	r3, [r7, #8]
 800b7fe:	4a25      	ldr	r2, [pc, #148]	@ (800b894 <USB_SetTurnaroundTime+0x138>)
 800b800:	4293      	cmp	r3, r2
 800b802:	d202      	bcs.n	800b80a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b804:	2309      	movs	r3, #9
 800b806:	617b      	str	r3, [r7, #20]
 800b808:	e020      	b.n	800b84c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	4a21      	ldr	r2, [pc, #132]	@ (800b894 <USB_SetTurnaroundTime+0x138>)
 800b80e:	4293      	cmp	r3, r2
 800b810:	d306      	bcc.n	800b820 <USB_SetTurnaroundTime+0xc4>
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	4a20      	ldr	r2, [pc, #128]	@ (800b898 <USB_SetTurnaroundTime+0x13c>)
 800b816:	4293      	cmp	r3, r2
 800b818:	d802      	bhi.n	800b820 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b81a:	2308      	movs	r3, #8
 800b81c:	617b      	str	r3, [r7, #20]
 800b81e:	e015      	b.n	800b84c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	4a1d      	ldr	r2, [pc, #116]	@ (800b898 <USB_SetTurnaroundTime+0x13c>)
 800b824:	4293      	cmp	r3, r2
 800b826:	d906      	bls.n	800b836 <USB_SetTurnaroundTime+0xda>
 800b828:	68bb      	ldr	r3, [r7, #8]
 800b82a:	4a1c      	ldr	r2, [pc, #112]	@ (800b89c <USB_SetTurnaroundTime+0x140>)
 800b82c:	4293      	cmp	r3, r2
 800b82e:	d202      	bcs.n	800b836 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b830:	2307      	movs	r3, #7
 800b832:	617b      	str	r3, [r7, #20]
 800b834:	e00a      	b.n	800b84c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b836:	2306      	movs	r3, #6
 800b838:	617b      	str	r3, [r7, #20]
 800b83a:	e007      	b.n	800b84c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b83c:	79fb      	ldrb	r3, [r7, #7]
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d102      	bne.n	800b848 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b842:	2309      	movs	r3, #9
 800b844:	617b      	str	r3, [r7, #20]
 800b846:	e001      	b.n	800b84c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b848:	2309      	movs	r3, #9
 800b84a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	68db      	ldr	r3, [r3, #12]
 800b850:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	68da      	ldr	r2, [r3, #12]
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	029b      	lsls	r3, r3, #10
 800b860:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800b864:	431a      	orrs	r2, r3
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b86a:	2300      	movs	r3, #0
}
 800b86c:	4618      	mov	r0, r3
 800b86e:	371c      	adds	r7, #28
 800b870:	46bd      	mov	sp, r7
 800b872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b876:	4770      	bx	lr
 800b878:	00d8acbf 	.word	0x00d8acbf
 800b87c:	00e4e1c0 	.word	0x00e4e1c0
 800b880:	00f42400 	.word	0x00f42400
 800b884:	01067380 	.word	0x01067380
 800b888:	011a499f 	.word	0x011a499f
 800b88c:	01312cff 	.word	0x01312cff
 800b890:	014ca43f 	.word	0x014ca43f
 800b894:	016e3600 	.word	0x016e3600
 800b898:	01a6ab1f 	.word	0x01a6ab1f
 800b89c:	01e84800 	.word	0x01e84800

0800b8a0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b083      	sub	sp, #12
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	689b      	ldr	r3, [r3, #8]
 800b8ac:	f043 0201 	orr.w	r2, r3, #1
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b8b4:	2300      	movs	r3, #0
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	370c      	adds	r7, #12
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c0:	4770      	bx	lr

0800b8c2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b8c2:	b480      	push	{r7}
 800b8c4:	b083      	sub	sp, #12
 800b8c6:	af00      	add	r7, sp, #0
 800b8c8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	689b      	ldr	r3, [r3, #8]
 800b8ce:	f023 0201 	bic.w	r2, r3, #1
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b8d6:	2300      	movs	r3, #0
}
 800b8d8:	4618      	mov	r0, r3
 800b8da:	370c      	adds	r7, #12
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e2:	4770      	bx	lr

0800b8e4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b084      	sub	sp, #16
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
 800b8ec:	460b      	mov	r3, r1
 800b8ee:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	68db      	ldr	r3, [r3, #12]
 800b8f8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b900:	78fb      	ldrb	r3, [r7, #3]
 800b902:	2b01      	cmp	r3, #1
 800b904:	d115      	bne.n	800b932 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	68db      	ldr	r3, [r3, #12]
 800b90a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b912:	200a      	movs	r0, #10
 800b914:	f7f8 fde6 	bl	80044e4 <HAL_Delay>
      ms += 10U;
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	330a      	adds	r3, #10
 800b91c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b91e:	6878      	ldr	r0, [r7, #4]
 800b920:	f001 f93f 	bl	800cba2 <USB_GetMode>
 800b924:	4603      	mov	r3, r0
 800b926:	2b01      	cmp	r3, #1
 800b928:	d01e      	beq.n	800b968 <USB_SetCurrentMode+0x84>
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	2bc7      	cmp	r3, #199	@ 0xc7
 800b92e:	d9f0      	bls.n	800b912 <USB_SetCurrentMode+0x2e>
 800b930:	e01a      	b.n	800b968 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b932:	78fb      	ldrb	r3, [r7, #3]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d115      	bne.n	800b964 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	68db      	ldr	r3, [r3, #12]
 800b93c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b944:	200a      	movs	r0, #10
 800b946:	f7f8 fdcd 	bl	80044e4 <HAL_Delay>
      ms += 10U;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	330a      	adds	r3, #10
 800b94e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b950:	6878      	ldr	r0, [r7, #4]
 800b952:	f001 f926 	bl	800cba2 <USB_GetMode>
 800b956:	4603      	mov	r3, r0
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d005      	beq.n	800b968 <USB_SetCurrentMode+0x84>
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	2bc7      	cmp	r3, #199	@ 0xc7
 800b960:	d9f0      	bls.n	800b944 <USB_SetCurrentMode+0x60>
 800b962:	e001      	b.n	800b968 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b964:	2301      	movs	r3, #1
 800b966:	e005      	b.n	800b974 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	2bc8      	cmp	r3, #200	@ 0xc8
 800b96c:	d101      	bne.n	800b972 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b96e:	2301      	movs	r3, #1
 800b970:	e000      	b.n	800b974 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b972:	2300      	movs	r3, #0
}
 800b974:	4618      	mov	r0, r3
 800b976:	3710      	adds	r7, #16
 800b978:	46bd      	mov	sp, r7
 800b97a:	bd80      	pop	{r7, pc}

0800b97c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b97c:	b084      	sub	sp, #16
 800b97e:	b580      	push	{r7, lr}
 800b980:	b086      	sub	sp, #24
 800b982:	af00      	add	r7, sp, #0
 800b984:	6078      	str	r0, [r7, #4]
 800b986:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b98a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b98e:	2300      	movs	r3, #0
 800b990:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b996:	2300      	movs	r3, #0
 800b998:	613b      	str	r3, [r7, #16]
 800b99a:	e009      	b.n	800b9b0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b99c:	687a      	ldr	r2, [r7, #4]
 800b99e:	693b      	ldr	r3, [r7, #16]
 800b9a0:	3340      	adds	r3, #64	@ 0x40
 800b9a2:	009b      	lsls	r3, r3, #2
 800b9a4:	4413      	add	r3, r2
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b9aa:	693b      	ldr	r3, [r7, #16]
 800b9ac:	3301      	adds	r3, #1
 800b9ae:	613b      	str	r3, [r7, #16]
 800b9b0:	693b      	ldr	r3, [r7, #16]
 800b9b2:	2b0e      	cmp	r3, #14
 800b9b4:	d9f2      	bls.n	800b99c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b9b6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d11c      	bne.n	800b9f8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9c4:	685b      	ldr	r3, [r3, #4]
 800b9c6:	68fa      	ldr	r2, [r7, #12]
 800b9c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b9cc:	f043 0302 	orr.w	r3, r3, #2
 800b9d0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9d6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9e2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9ee:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	639a      	str	r2, [r3, #56]	@ 0x38
 800b9f6:	e00b      	b.n	800ba10 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9fc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba08:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ba16:	461a      	mov	r2, r3
 800ba18:	2300      	movs	r3, #0
 800ba1a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ba1c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ba20:	2b01      	cmp	r3, #1
 800ba22:	d10d      	bne.n	800ba40 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ba24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d104      	bne.n	800ba36 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ba2c:	2100      	movs	r1, #0
 800ba2e:	6878      	ldr	r0, [r7, #4]
 800ba30:	f000 f968 	bl	800bd04 <USB_SetDevSpeed>
 800ba34:	e008      	b.n	800ba48 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ba36:	2101      	movs	r1, #1
 800ba38:	6878      	ldr	r0, [r7, #4]
 800ba3a:	f000 f963 	bl	800bd04 <USB_SetDevSpeed>
 800ba3e:	e003      	b.n	800ba48 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ba40:	2103      	movs	r1, #3
 800ba42:	6878      	ldr	r0, [r7, #4]
 800ba44:	f000 f95e 	bl	800bd04 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ba48:	2110      	movs	r1, #16
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f000 f8fa 	bl	800bc44 <USB_FlushTxFifo>
 800ba50:	4603      	mov	r3, r0
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d001      	beq.n	800ba5a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800ba56:	2301      	movs	r3, #1
 800ba58:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	f000 f924 	bl	800bca8 <USB_FlushRxFifo>
 800ba60:	4603      	mov	r3, r0
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d001      	beq.n	800ba6a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800ba66:	2301      	movs	r3, #1
 800ba68:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba70:	461a      	mov	r2, r3
 800ba72:	2300      	movs	r3, #0
 800ba74:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba7c:	461a      	mov	r2, r3
 800ba7e:	2300      	movs	r3, #0
 800ba80:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba88:	461a      	mov	r2, r3
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ba8e:	2300      	movs	r3, #0
 800ba90:	613b      	str	r3, [r7, #16]
 800ba92:	e043      	b.n	800bb1c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ba94:	693b      	ldr	r3, [r7, #16]
 800ba96:	015a      	lsls	r2, r3, #5
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	4413      	add	r3, r2
 800ba9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800baa6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800baaa:	d118      	bne.n	800bade <USB_DevInit+0x162>
    {
      if (i == 0U)
 800baac:	693b      	ldr	r3, [r7, #16]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d10a      	bne.n	800bac8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800bab2:	693b      	ldr	r3, [r7, #16]
 800bab4:	015a      	lsls	r2, r3, #5
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	4413      	add	r3, r2
 800baba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800babe:	461a      	mov	r2, r3
 800bac0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800bac4:	6013      	str	r3, [r2, #0]
 800bac6:	e013      	b.n	800baf0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800bac8:	693b      	ldr	r3, [r7, #16]
 800baca:	015a      	lsls	r2, r3, #5
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	4413      	add	r3, r2
 800bad0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bad4:	461a      	mov	r2, r3
 800bad6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800bada:	6013      	str	r3, [r2, #0]
 800badc:	e008      	b.n	800baf0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800bade:	693b      	ldr	r3, [r7, #16]
 800bae0:	015a      	lsls	r2, r3, #5
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	4413      	add	r3, r2
 800bae6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800baea:	461a      	mov	r2, r3
 800baec:	2300      	movs	r3, #0
 800baee:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800baf0:	693b      	ldr	r3, [r7, #16]
 800baf2:	015a      	lsls	r2, r3, #5
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	4413      	add	r3, r2
 800baf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bafc:	461a      	mov	r2, r3
 800bafe:	2300      	movs	r3, #0
 800bb00:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800bb02:	693b      	ldr	r3, [r7, #16]
 800bb04:	015a      	lsls	r2, r3, #5
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	4413      	add	r3, r2
 800bb0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb0e:	461a      	mov	r2, r3
 800bb10:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bb14:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bb16:	693b      	ldr	r3, [r7, #16]
 800bb18:	3301      	adds	r3, #1
 800bb1a:	613b      	str	r3, [r7, #16]
 800bb1c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bb20:	461a      	mov	r2, r3
 800bb22:	693b      	ldr	r3, [r7, #16]
 800bb24:	4293      	cmp	r3, r2
 800bb26:	d3b5      	bcc.n	800ba94 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bb28:	2300      	movs	r3, #0
 800bb2a:	613b      	str	r3, [r7, #16]
 800bb2c:	e043      	b.n	800bbb6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bb2e:	693b      	ldr	r3, [r7, #16]
 800bb30:	015a      	lsls	r2, r3, #5
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	4413      	add	r3, r2
 800bb36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bb40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bb44:	d118      	bne.n	800bb78 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800bb46:	693b      	ldr	r3, [r7, #16]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d10a      	bne.n	800bb62 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800bb4c:	693b      	ldr	r3, [r7, #16]
 800bb4e:	015a      	lsls	r2, r3, #5
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	4413      	add	r3, r2
 800bb54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb58:	461a      	mov	r2, r3
 800bb5a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800bb5e:	6013      	str	r3, [r2, #0]
 800bb60:	e013      	b.n	800bb8a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800bb62:	693b      	ldr	r3, [r7, #16]
 800bb64:	015a      	lsls	r2, r3, #5
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	4413      	add	r3, r2
 800bb6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb6e:	461a      	mov	r2, r3
 800bb70:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800bb74:	6013      	str	r3, [r2, #0]
 800bb76:	e008      	b.n	800bb8a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800bb78:	693b      	ldr	r3, [r7, #16]
 800bb7a:	015a      	lsls	r2, r3, #5
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	4413      	add	r3, r2
 800bb80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb84:	461a      	mov	r2, r3
 800bb86:	2300      	movs	r3, #0
 800bb88:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800bb8a:	693b      	ldr	r3, [r7, #16]
 800bb8c:	015a      	lsls	r2, r3, #5
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	4413      	add	r3, r2
 800bb92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb96:	461a      	mov	r2, r3
 800bb98:	2300      	movs	r3, #0
 800bb9a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800bb9c:	693b      	ldr	r3, [r7, #16]
 800bb9e:	015a      	lsls	r2, r3, #5
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	4413      	add	r3, r2
 800bba4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bba8:	461a      	mov	r2, r3
 800bbaa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bbae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bbb0:	693b      	ldr	r3, [r7, #16]
 800bbb2:	3301      	adds	r3, #1
 800bbb4:	613b      	str	r3, [r7, #16]
 800bbb6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bbba:	461a      	mov	r2, r3
 800bbbc:	693b      	ldr	r3, [r7, #16]
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d3b5      	bcc.n	800bb2e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbc8:	691b      	ldr	r3, [r3, #16]
 800bbca:	68fa      	ldr	r2, [r7, #12]
 800bbcc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bbd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bbd4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800bbe2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800bbe4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d105      	bne.n	800bbf8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	699b      	ldr	r3, [r3, #24]
 800bbf0:	f043 0210 	orr.w	r2, r3, #16
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	699a      	ldr	r2, [r3, #24]
 800bbfc:	4b10      	ldr	r3, [pc, #64]	@ (800bc40 <USB_DevInit+0x2c4>)
 800bbfe:	4313      	orrs	r3, r2
 800bc00:	687a      	ldr	r2, [r7, #4]
 800bc02:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800bc04:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d005      	beq.n	800bc18 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	699b      	ldr	r3, [r3, #24]
 800bc10:	f043 0208 	orr.w	r2, r3, #8
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800bc18:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bc1c:	2b01      	cmp	r3, #1
 800bc1e:	d107      	bne.n	800bc30 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	699b      	ldr	r3, [r3, #24]
 800bc24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bc28:	f043 0304 	orr.w	r3, r3, #4
 800bc2c:	687a      	ldr	r2, [r7, #4]
 800bc2e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800bc30:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3718      	adds	r7, #24
 800bc36:	46bd      	mov	sp, r7
 800bc38:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bc3c:	b004      	add	sp, #16
 800bc3e:	4770      	bx	lr
 800bc40:	803c3800 	.word	0x803c3800

0800bc44 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bc44:	b480      	push	{r7}
 800bc46:	b085      	sub	sp, #20
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	6078      	str	r0, [r7, #4]
 800bc4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bc4e:	2300      	movs	r3, #0
 800bc50:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	3301      	adds	r3, #1
 800bc56:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bc5e:	d901      	bls.n	800bc64 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800bc60:	2303      	movs	r3, #3
 800bc62:	e01b      	b.n	800bc9c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	691b      	ldr	r3, [r3, #16]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	daf2      	bge.n	800bc52 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	019b      	lsls	r3, r3, #6
 800bc74:	f043 0220 	orr.w	r2, r3, #32
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	3301      	adds	r3, #1
 800bc80:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bc88:	d901      	bls.n	800bc8e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800bc8a:	2303      	movs	r3, #3
 800bc8c:	e006      	b.n	800bc9c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	691b      	ldr	r3, [r3, #16]
 800bc92:	f003 0320 	and.w	r3, r3, #32
 800bc96:	2b20      	cmp	r3, #32
 800bc98:	d0f0      	beq.n	800bc7c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800bc9a:	2300      	movs	r3, #0
}
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	3714      	adds	r7, #20
 800bca0:	46bd      	mov	sp, r7
 800bca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca6:	4770      	bx	lr

0800bca8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bca8:	b480      	push	{r7}
 800bcaa:	b085      	sub	sp, #20
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	3301      	adds	r3, #1
 800bcb8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bcc0:	d901      	bls.n	800bcc6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800bcc2:	2303      	movs	r3, #3
 800bcc4:	e018      	b.n	800bcf8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	691b      	ldr	r3, [r3, #16]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	daf2      	bge.n	800bcb4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800bcce:	2300      	movs	r3, #0
 800bcd0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	2210      	movs	r2, #16
 800bcd6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	3301      	adds	r3, #1
 800bcdc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bce4:	d901      	bls.n	800bcea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800bce6:	2303      	movs	r3, #3
 800bce8:	e006      	b.n	800bcf8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	691b      	ldr	r3, [r3, #16]
 800bcee:	f003 0310 	and.w	r3, r3, #16
 800bcf2:	2b10      	cmp	r3, #16
 800bcf4:	d0f0      	beq.n	800bcd8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800bcf6:	2300      	movs	r3, #0
}
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	3714      	adds	r7, #20
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd02:	4770      	bx	lr

0800bd04 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800bd04:	b480      	push	{r7}
 800bd06:	b085      	sub	sp, #20
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	460b      	mov	r3, r1
 800bd0e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd1a:	681a      	ldr	r2, [r3, #0]
 800bd1c:	78fb      	ldrb	r3, [r7, #3]
 800bd1e:	68f9      	ldr	r1, [r7, #12]
 800bd20:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bd24:	4313      	orrs	r3, r2
 800bd26:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800bd28:	2300      	movs	r3, #0
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	3714      	adds	r7, #20
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd34:	4770      	bx	lr

0800bd36 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800bd36:	b480      	push	{r7}
 800bd38:	b087      	sub	sp, #28
 800bd3a:	af00      	add	r7, sp, #0
 800bd3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800bd42:	693b      	ldr	r3, [r7, #16]
 800bd44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd48:	689b      	ldr	r3, [r3, #8]
 800bd4a:	f003 0306 	and.w	r3, r3, #6
 800bd4e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d102      	bne.n	800bd5c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800bd56:	2300      	movs	r3, #0
 800bd58:	75fb      	strb	r3, [r7, #23]
 800bd5a:	e00a      	b.n	800bd72 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	2b02      	cmp	r3, #2
 800bd60:	d002      	beq.n	800bd68 <USB_GetDevSpeed+0x32>
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	2b06      	cmp	r3, #6
 800bd66:	d102      	bne.n	800bd6e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800bd68:	2302      	movs	r3, #2
 800bd6a:	75fb      	strb	r3, [r7, #23]
 800bd6c:	e001      	b.n	800bd72 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800bd6e:	230f      	movs	r3, #15
 800bd70:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800bd72:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd74:	4618      	mov	r0, r3
 800bd76:	371c      	adds	r7, #28
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7e:	4770      	bx	lr

0800bd80 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bd80:	b480      	push	{r7}
 800bd82:	b085      	sub	sp, #20
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
 800bd88:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	781b      	ldrb	r3, [r3, #0]
 800bd92:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	785b      	ldrb	r3, [r3, #1]
 800bd98:	2b01      	cmp	r3, #1
 800bd9a:	d13a      	bne.n	800be12 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bda2:	69da      	ldr	r2, [r3, #28]
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	781b      	ldrb	r3, [r3, #0]
 800bda8:	f003 030f 	and.w	r3, r3, #15
 800bdac:	2101      	movs	r1, #1
 800bdae:	fa01 f303 	lsl.w	r3, r1, r3
 800bdb2:	b29b      	uxth	r3, r3
 800bdb4:	68f9      	ldr	r1, [r7, #12]
 800bdb6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bdba:	4313      	orrs	r3, r2
 800bdbc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bdbe:	68bb      	ldr	r3, [r7, #8]
 800bdc0:	015a      	lsls	r2, r3, #5
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	4413      	add	r3, r2
 800bdc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d155      	bne.n	800be80 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bdd4:	68bb      	ldr	r3, [r7, #8]
 800bdd6:	015a      	lsls	r2, r3, #5
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	4413      	add	r3, r2
 800bddc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bde0:	681a      	ldr	r2, [r3, #0]
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	689b      	ldr	r3, [r3, #8]
 800bde6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	791b      	ldrb	r3, [r3, #4]
 800bdee:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bdf0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bdf2:	68bb      	ldr	r3, [r7, #8]
 800bdf4:	059b      	lsls	r3, r3, #22
 800bdf6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bdf8:	4313      	orrs	r3, r2
 800bdfa:	68ba      	ldr	r2, [r7, #8]
 800bdfc:	0151      	lsls	r1, r2, #5
 800bdfe:	68fa      	ldr	r2, [r7, #12]
 800be00:	440a      	add	r2, r1
 800be02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800be06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800be0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be0e:	6013      	str	r3, [r2, #0]
 800be10:	e036      	b.n	800be80 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be18:	69da      	ldr	r2, [r3, #28]
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	781b      	ldrb	r3, [r3, #0]
 800be1e:	f003 030f 	and.w	r3, r3, #15
 800be22:	2101      	movs	r1, #1
 800be24:	fa01 f303 	lsl.w	r3, r1, r3
 800be28:	041b      	lsls	r3, r3, #16
 800be2a:	68f9      	ldr	r1, [r7, #12]
 800be2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800be30:	4313      	orrs	r3, r2
 800be32:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800be34:	68bb      	ldr	r3, [r7, #8]
 800be36:	015a      	lsls	r2, r3, #5
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	4413      	add	r3, r2
 800be3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800be46:	2b00      	cmp	r3, #0
 800be48:	d11a      	bne.n	800be80 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800be4a:	68bb      	ldr	r3, [r7, #8]
 800be4c:	015a      	lsls	r2, r3, #5
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	4413      	add	r3, r2
 800be52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be56:	681a      	ldr	r2, [r3, #0]
 800be58:	683b      	ldr	r3, [r7, #0]
 800be5a:	689b      	ldr	r3, [r3, #8]
 800be5c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800be60:	683b      	ldr	r3, [r7, #0]
 800be62:	791b      	ldrb	r3, [r3, #4]
 800be64:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800be66:	430b      	orrs	r3, r1
 800be68:	4313      	orrs	r3, r2
 800be6a:	68ba      	ldr	r2, [r7, #8]
 800be6c:	0151      	lsls	r1, r2, #5
 800be6e:	68fa      	ldr	r2, [r7, #12]
 800be70:	440a      	add	r2, r1
 800be72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800be7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be7e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800be80:	2300      	movs	r3, #0
}
 800be82:	4618      	mov	r0, r3
 800be84:	3714      	adds	r7, #20
 800be86:	46bd      	mov	sp, r7
 800be88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8c:	4770      	bx	lr
	...

0800be90 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800be90:	b480      	push	{r7}
 800be92:	b085      	sub	sp, #20
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
 800be98:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800be9e:	683b      	ldr	r3, [r7, #0]
 800bea0:	781b      	ldrb	r3, [r3, #0]
 800bea2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800bea4:	683b      	ldr	r3, [r7, #0]
 800bea6:	785b      	ldrb	r3, [r3, #1]
 800bea8:	2b01      	cmp	r3, #1
 800beaa:	d161      	bne.n	800bf70 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800beac:	68bb      	ldr	r3, [r7, #8]
 800beae:	015a      	lsls	r2, r3, #5
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	4413      	add	r3, r2
 800beb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bebe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bec2:	d11f      	bne.n	800bf04 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	015a      	lsls	r2, r3, #5
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	4413      	add	r3, r2
 800becc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	68ba      	ldr	r2, [r7, #8]
 800bed4:	0151      	lsls	r1, r2, #5
 800bed6:	68fa      	ldr	r2, [r7, #12]
 800bed8:	440a      	add	r2, r1
 800beda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bede:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bee2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800bee4:	68bb      	ldr	r3, [r7, #8]
 800bee6:	015a      	lsls	r2, r3, #5
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	4413      	add	r3, r2
 800beec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	68ba      	ldr	r2, [r7, #8]
 800bef4:	0151      	lsls	r1, r2, #5
 800bef6:	68fa      	ldr	r2, [r7, #12]
 800bef8:	440a      	add	r2, r1
 800befa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800befe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bf02:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf0c:	683b      	ldr	r3, [r7, #0]
 800bf0e:	781b      	ldrb	r3, [r3, #0]
 800bf10:	f003 030f 	and.w	r3, r3, #15
 800bf14:	2101      	movs	r1, #1
 800bf16:	fa01 f303 	lsl.w	r3, r1, r3
 800bf1a:	b29b      	uxth	r3, r3
 800bf1c:	43db      	mvns	r3, r3
 800bf1e:	68f9      	ldr	r1, [r7, #12]
 800bf20:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bf24:	4013      	ands	r3, r2
 800bf26:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf2e:	69da      	ldr	r2, [r3, #28]
 800bf30:	683b      	ldr	r3, [r7, #0]
 800bf32:	781b      	ldrb	r3, [r3, #0]
 800bf34:	f003 030f 	and.w	r3, r3, #15
 800bf38:	2101      	movs	r1, #1
 800bf3a:	fa01 f303 	lsl.w	r3, r1, r3
 800bf3e:	b29b      	uxth	r3, r3
 800bf40:	43db      	mvns	r3, r3
 800bf42:	68f9      	ldr	r1, [r7, #12]
 800bf44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bf48:	4013      	ands	r3, r2
 800bf4a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800bf4c:	68bb      	ldr	r3, [r7, #8]
 800bf4e:	015a      	lsls	r2, r3, #5
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	4413      	add	r3, r2
 800bf54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf58:	681a      	ldr	r2, [r3, #0]
 800bf5a:	68bb      	ldr	r3, [r7, #8]
 800bf5c:	0159      	lsls	r1, r3, #5
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	440b      	add	r3, r1
 800bf62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf66:	4619      	mov	r1, r3
 800bf68:	4b35      	ldr	r3, [pc, #212]	@ (800c040 <USB_DeactivateEndpoint+0x1b0>)
 800bf6a:	4013      	ands	r3, r2
 800bf6c:	600b      	str	r3, [r1, #0]
 800bf6e:	e060      	b.n	800c032 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	015a      	lsls	r2, r3, #5
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	4413      	add	r3, r2
 800bf78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bf82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bf86:	d11f      	bne.n	800bfc8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bf88:	68bb      	ldr	r3, [r7, #8]
 800bf8a:	015a      	lsls	r2, r3, #5
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	4413      	add	r3, r2
 800bf90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	68ba      	ldr	r2, [r7, #8]
 800bf98:	0151      	lsls	r1, r2, #5
 800bf9a:	68fa      	ldr	r2, [r7, #12]
 800bf9c:	440a      	add	r2, r1
 800bf9e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bfa2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bfa6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800bfa8:	68bb      	ldr	r3, [r7, #8]
 800bfaa:	015a      	lsls	r2, r3, #5
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	4413      	add	r3, r2
 800bfb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	68ba      	ldr	r2, [r7, #8]
 800bfb8:	0151      	lsls	r1, r2, #5
 800bfba:	68fa      	ldr	r2, [r7, #12]
 800bfbc:	440a      	add	r2, r1
 800bfbe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bfc2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bfc6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bfce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bfd0:	683b      	ldr	r3, [r7, #0]
 800bfd2:	781b      	ldrb	r3, [r3, #0]
 800bfd4:	f003 030f 	and.w	r3, r3, #15
 800bfd8:	2101      	movs	r1, #1
 800bfda:	fa01 f303 	lsl.w	r3, r1, r3
 800bfde:	041b      	lsls	r3, r3, #16
 800bfe0:	43db      	mvns	r3, r3
 800bfe2:	68f9      	ldr	r1, [r7, #12]
 800bfe4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bfe8:	4013      	ands	r3, r2
 800bfea:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bff2:	69da      	ldr	r2, [r3, #28]
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	781b      	ldrb	r3, [r3, #0]
 800bff8:	f003 030f 	and.w	r3, r3, #15
 800bffc:	2101      	movs	r1, #1
 800bffe:	fa01 f303 	lsl.w	r3, r1, r3
 800c002:	041b      	lsls	r3, r3, #16
 800c004:	43db      	mvns	r3, r3
 800c006:	68f9      	ldr	r1, [r7, #12]
 800c008:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c00c:	4013      	ands	r3, r2
 800c00e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c010:	68bb      	ldr	r3, [r7, #8]
 800c012:	015a      	lsls	r2, r3, #5
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	4413      	add	r3, r2
 800c018:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c01c:	681a      	ldr	r2, [r3, #0]
 800c01e:	68bb      	ldr	r3, [r7, #8]
 800c020:	0159      	lsls	r1, r3, #5
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	440b      	add	r3, r1
 800c026:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c02a:	4619      	mov	r1, r3
 800c02c:	4b05      	ldr	r3, [pc, #20]	@ (800c044 <USB_DeactivateEndpoint+0x1b4>)
 800c02e:	4013      	ands	r3, r2
 800c030:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c032:	2300      	movs	r3, #0
}
 800c034:	4618      	mov	r0, r3
 800c036:	3714      	adds	r7, #20
 800c038:	46bd      	mov	sp, r7
 800c03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03e:	4770      	bx	lr
 800c040:	ec337800 	.word	0xec337800
 800c044:	eff37800 	.word	0xeff37800

0800c048 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b08a      	sub	sp, #40	@ 0x28
 800c04c:	af02      	add	r7, sp, #8
 800c04e:	60f8      	str	r0, [r7, #12]
 800c050:	60b9      	str	r1, [r7, #8]
 800c052:	4613      	mov	r3, r2
 800c054:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c05a:	68bb      	ldr	r3, [r7, #8]
 800c05c:	781b      	ldrb	r3, [r3, #0]
 800c05e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c060:	68bb      	ldr	r3, [r7, #8]
 800c062:	785b      	ldrb	r3, [r3, #1]
 800c064:	2b01      	cmp	r3, #1
 800c066:	f040 817f 	bne.w	800c368 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	691b      	ldr	r3, [r3, #16]
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d132      	bne.n	800c0d8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c072:	69bb      	ldr	r3, [r7, #24]
 800c074:	015a      	lsls	r2, r3, #5
 800c076:	69fb      	ldr	r3, [r7, #28]
 800c078:	4413      	add	r3, r2
 800c07a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c07e:	691b      	ldr	r3, [r3, #16]
 800c080:	69ba      	ldr	r2, [r7, #24]
 800c082:	0151      	lsls	r1, r2, #5
 800c084:	69fa      	ldr	r2, [r7, #28]
 800c086:	440a      	add	r2, r1
 800c088:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c08c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800c090:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800c094:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c096:	69bb      	ldr	r3, [r7, #24]
 800c098:	015a      	lsls	r2, r3, #5
 800c09a:	69fb      	ldr	r3, [r7, #28]
 800c09c:	4413      	add	r3, r2
 800c09e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0a2:	691b      	ldr	r3, [r3, #16]
 800c0a4:	69ba      	ldr	r2, [r7, #24]
 800c0a6:	0151      	lsls	r1, r2, #5
 800c0a8:	69fa      	ldr	r2, [r7, #28]
 800c0aa:	440a      	add	r2, r1
 800c0ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c0b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c0b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c0b6:	69bb      	ldr	r3, [r7, #24]
 800c0b8:	015a      	lsls	r2, r3, #5
 800c0ba:	69fb      	ldr	r3, [r7, #28]
 800c0bc:	4413      	add	r3, r2
 800c0be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0c2:	691b      	ldr	r3, [r3, #16]
 800c0c4:	69ba      	ldr	r2, [r7, #24]
 800c0c6:	0151      	lsls	r1, r2, #5
 800c0c8:	69fa      	ldr	r2, [r7, #28]
 800c0ca:	440a      	add	r2, r1
 800c0cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c0d0:	0cdb      	lsrs	r3, r3, #19
 800c0d2:	04db      	lsls	r3, r3, #19
 800c0d4:	6113      	str	r3, [r2, #16]
 800c0d6:	e097      	b.n	800c208 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c0d8:	69bb      	ldr	r3, [r7, #24]
 800c0da:	015a      	lsls	r2, r3, #5
 800c0dc:	69fb      	ldr	r3, [r7, #28]
 800c0de:	4413      	add	r3, r2
 800c0e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0e4:	691b      	ldr	r3, [r3, #16]
 800c0e6:	69ba      	ldr	r2, [r7, #24]
 800c0e8:	0151      	lsls	r1, r2, #5
 800c0ea:	69fa      	ldr	r2, [r7, #28]
 800c0ec:	440a      	add	r2, r1
 800c0ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c0f2:	0cdb      	lsrs	r3, r3, #19
 800c0f4:	04db      	lsls	r3, r3, #19
 800c0f6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c0f8:	69bb      	ldr	r3, [r7, #24]
 800c0fa:	015a      	lsls	r2, r3, #5
 800c0fc:	69fb      	ldr	r3, [r7, #28]
 800c0fe:	4413      	add	r3, r2
 800c100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c104:	691b      	ldr	r3, [r3, #16]
 800c106:	69ba      	ldr	r2, [r7, #24]
 800c108:	0151      	lsls	r1, r2, #5
 800c10a:	69fa      	ldr	r2, [r7, #28]
 800c10c:	440a      	add	r2, r1
 800c10e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c112:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800c116:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800c11a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800c11c:	69bb      	ldr	r3, [r7, #24]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d11a      	bne.n	800c158 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800c122:	68bb      	ldr	r3, [r7, #8]
 800c124:	691a      	ldr	r2, [r3, #16]
 800c126:	68bb      	ldr	r3, [r7, #8]
 800c128:	689b      	ldr	r3, [r3, #8]
 800c12a:	429a      	cmp	r2, r3
 800c12c:	d903      	bls.n	800c136 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800c12e:	68bb      	ldr	r3, [r7, #8]
 800c130:	689a      	ldr	r2, [r3, #8]
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c136:	69bb      	ldr	r3, [r7, #24]
 800c138:	015a      	lsls	r2, r3, #5
 800c13a:	69fb      	ldr	r3, [r7, #28]
 800c13c:	4413      	add	r3, r2
 800c13e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c142:	691b      	ldr	r3, [r3, #16]
 800c144:	69ba      	ldr	r2, [r7, #24]
 800c146:	0151      	lsls	r1, r2, #5
 800c148:	69fa      	ldr	r2, [r7, #28]
 800c14a:	440a      	add	r2, r1
 800c14c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c150:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c154:	6113      	str	r3, [r2, #16]
 800c156:	e044      	b.n	800c1e2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c158:	68bb      	ldr	r3, [r7, #8]
 800c15a:	691a      	ldr	r2, [r3, #16]
 800c15c:	68bb      	ldr	r3, [r7, #8]
 800c15e:	689b      	ldr	r3, [r3, #8]
 800c160:	4413      	add	r3, r2
 800c162:	1e5a      	subs	r2, r3, #1
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	689b      	ldr	r3, [r3, #8]
 800c168:	fbb2 f3f3 	udiv	r3, r2, r3
 800c16c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800c16e:	69bb      	ldr	r3, [r7, #24]
 800c170:	015a      	lsls	r2, r3, #5
 800c172:	69fb      	ldr	r3, [r7, #28]
 800c174:	4413      	add	r3, r2
 800c176:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c17a:	691a      	ldr	r2, [r3, #16]
 800c17c:	8afb      	ldrh	r3, [r7, #22]
 800c17e:	04d9      	lsls	r1, r3, #19
 800c180:	4ba4      	ldr	r3, [pc, #656]	@ (800c414 <USB_EPStartXfer+0x3cc>)
 800c182:	400b      	ands	r3, r1
 800c184:	69b9      	ldr	r1, [r7, #24]
 800c186:	0148      	lsls	r0, r1, #5
 800c188:	69f9      	ldr	r1, [r7, #28]
 800c18a:	4401      	add	r1, r0
 800c18c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c190:	4313      	orrs	r3, r2
 800c192:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800c194:	68bb      	ldr	r3, [r7, #8]
 800c196:	791b      	ldrb	r3, [r3, #4]
 800c198:	2b01      	cmp	r3, #1
 800c19a:	d122      	bne.n	800c1e2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c19c:	69bb      	ldr	r3, [r7, #24]
 800c19e:	015a      	lsls	r2, r3, #5
 800c1a0:	69fb      	ldr	r3, [r7, #28]
 800c1a2:	4413      	add	r3, r2
 800c1a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1a8:	691b      	ldr	r3, [r3, #16]
 800c1aa:	69ba      	ldr	r2, [r7, #24]
 800c1ac:	0151      	lsls	r1, r2, #5
 800c1ae:	69fa      	ldr	r2, [r7, #28]
 800c1b0:	440a      	add	r2, r1
 800c1b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c1b6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800c1ba:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800c1bc:	69bb      	ldr	r3, [r7, #24]
 800c1be:	015a      	lsls	r2, r3, #5
 800c1c0:	69fb      	ldr	r3, [r7, #28]
 800c1c2:	4413      	add	r3, r2
 800c1c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1c8:	691a      	ldr	r2, [r3, #16]
 800c1ca:	8afb      	ldrh	r3, [r7, #22]
 800c1cc:	075b      	lsls	r3, r3, #29
 800c1ce:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800c1d2:	69b9      	ldr	r1, [r7, #24]
 800c1d4:	0148      	lsls	r0, r1, #5
 800c1d6:	69f9      	ldr	r1, [r7, #28]
 800c1d8:	4401      	add	r1, r0
 800c1da:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c1de:	4313      	orrs	r3, r2
 800c1e0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c1e2:	69bb      	ldr	r3, [r7, #24]
 800c1e4:	015a      	lsls	r2, r3, #5
 800c1e6:	69fb      	ldr	r3, [r7, #28]
 800c1e8:	4413      	add	r3, r2
 800c1ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1ee:	691a      	ldr	r2, [r3, #16]
 800c1f0:	68bb      	ldr	r3, [r7, #8]
 800c1f2:	691b      	ldr	r3, [r3, #16]
 800c1f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c1f8:	69b9      	ldr	r1, [r7, #24]
 800c1fa:	0148      	lsls	r0, r1, #5
 800c1fc:	69f9      	ldr	r1, [r7, #28]
 800c1fe:	4401      	add	r1, r0
 800c200:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c204:	4313      	orrs	r3, r2
 800c206:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c208:	79fb      	ldrb	r3, [r7, #7]
 800c20a:	2b01      	cmp	r3, #1
 800c20c:	d14b      	bne.n	800c2a6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c20e:	68bb      	ldr	r3, [r7, #8]
 800c210:	69db      	ldr	r3, [r3, #28]
 800c212:	2b00      	cmp	r3, #0
 800c214:	d009      	beq.n	800c22a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c216:	69bb      	ldr	r3, [r7, #24]
 800c218:	015a      	lsls	r2, r3, #5
 800c21a:	69fb      	ldr	r3, [r7, #28]
 800c21c:	4413      	add	r3, r2
 800c21e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c222:	461a      	mov	r2, r3
 800c224:	68bb      	ldr	r3, [r7, #8]
 800c226:	69db      	ldr	r3, [r3, #28]
 800c228:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c22a:	68bb      	ldr	r3, [r7, #8]
 800c22c:	791b      	ldrb	r3, [r3, #4]
 800c22e:	2b01      	cmp	r3, #1
 800c230:	d128      	bne.n	800c284 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c232:	69fb      	ldr	r3, [r7, #28]
 800c234:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c238:	689b      	ldr	r3, [r3, #8]
 800c23a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d110      	bne.n	800c264 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c242:	69bb      	ldr	r3, [r7, #24]
 800c244:	015a      	lsls	r2, r3, #5
 800c246:	69fb      	ldr	r3, [r7, #28]
 800c248:	4413      	add	r3, r2
 800c24a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	69ba      	ldr	r2, [r7, #24]
 800c252:	0151      	lsls	r1, r2, #5
 800c254:	69fa      	ldr	r2, [r7, #28]
 800c256:	440a      	add	r2, r1
 800c258:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c25c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c260:	6013      	str	r3, [r2, #0]
 800c262:	e00f      	b.n	800c284 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c264:	69bb      	ldr	r3, [r7, #24]
 800c266:	015a      	lsls	r2, r3, #5
 800c268:	69fb      	ldr	r3, [r7, #28]
 800c26a:	4413      	add	r3, r2
 800c26c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	69ba      	ldr	r2, [r7, #24]
 800c274:	0151      	lsls	r1, r2, #5
 800c276:	69fa      	ldr	r2, [r7, #28]
 800c278:	440a      	add	r2, r1
 800c27a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c27e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c282:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c284:	69bb      	ldr	r3, [r7, #24]
 800c286:	015a      	lsls	r2, r3, #5
 800c288:	69fb      	ldr	r3, [r7, #28]
 800c28a:	4413      	add	r3, r2
 800c28c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	69ba      	ldr	r2, [r7, #24]
 800c294:	0151      	lsls	r1, r2, #5
 800c296:	69fa      	ldr	r2, [r7, #28]
 800c298:	440a      	add	r2, r1
 800c29a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c29e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c2a2:	6013      	str	r3, [r2, #0]
 800c2a4:	e166      	b.n	800c574 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c2a6:	69bb      	ldr	r3, [r7, #24]
 800c2a8:	015a      	lsls	r2, r3, #5
 800c2aa:	69fb      	ldr	r3, [r7, #28]
 800c2ac:	4413      	add	r3, r2
 800c2ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	69ba      	ldr	r2, [r7, #24]
 800c2b6:	0151      	lsls	r1, r2, #5
 800c2b8:	69fa      	ldr	r2, [r7, #28]
 800c2ba:	440a      	add	r2, r1
 800c2bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2c0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c2c4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c2c6:	68bb      	ldr	r3, [r7, #8]
 800c2c8:	791b      	ldrb	r3, [r3, #4]
 800c2ca:	2b01      	cmp	r3, #1
 800c2cc:	d015      	beq.n	800c2fa <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c2ce:	68bb      	ldr	r3, [r7, #8]
 800c2d0:	691b      	ldr	r3, [r3, #16]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	f000 814e 	beq.w	800c574 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c2d8:	69fb      	ldr	r3, [r7, #28]
 800c2da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c2e0:	68bb      	ldr	r3, [r7, #8]
 800c2e2:	781b      	ldrb	r3, [r3, #0]
 800c2e4:	f003 030f 	and.w	r3, r3, #15
 800c2e8:	2101      	movs	r1, #1
 800c2ea:	fa01 f303 	lsl.w	r3, r1, r3
 800c2ee:	69f9      	ldr	r1, [r7, #28]
 800c2f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c2f4:	4313      	orrs	r3, r2
 800c2f6:	634b      	str	r3, [r1, #52]	@ 0x34
 800c2f8:	e13c      	b.n	800c574 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c2fa:	69fb      	ldr	r3, [r7, #28]
 800c2fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c300:	689b      	ldr	r3, [r3, #8]
 800c302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c306:	2b00      	cmp	r3, #0
 800c308:	d110      	bne.n	800c32c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c30a:	69bb      	ldr	r3, [r7, #24]
 800c30c:	015a      	lsls	r2, r3, #5
 800c30e:	69fb      	ldr	r3, [r7, #28]
 800c310:	4413      	add	r3, r2
 800c312:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	69ba      	ldr	r2, [r7, #24]
 800c31a:	0151      	lsls	r1, r2, #5
 800c31c:	69fa      	ldr	r2, [r7, #28]
 800c31e:	440a      	add	r2, r1
 800c320:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c324:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c328:	6013      	str	r3, [r2, #0]
 800c32a:	e00f      	b.n	800c34c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c32c:	69bb      	ldr	r3, [r7, #24]
 800c32e:	015a      	lsls	r2, r3, #5
 800c330:	69fb      	ldr	r3, [r7, #28]
 800c332:	4413      	add	r3, r2
 800c334:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	69ba      	ldr	r2, [r7, #24]
 800c33c:	0151      	lsls	r1, r2, #5
 800c33e:	69fa      	ldr	r2, [r7, #28]
 800c340:	440a      	add	r2, r1
 800c342:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c346:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c34a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c34c:	68bb      	ldr	r3, [r7, #8]
 800c34e:	68d9      	ldr	r1, [r3, #12]
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	781a      	ldrb	r2, [r3, #0]
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	691b      	ldr	r3, [r3, #16]
 800c358:	b298      	uxth	r0, r3
 800c35a:	79fb      	ldrb	r3, [r7, #7]
 800c35c:	9300      	str	r3, [sp, #0]
 800c35e:	4603      	mov	r3, r0
 800c360:	68f8      	ldr	r0, [r7, #12]
 800c362:	f000 f9b9 	bl	800c6d8 <USB_WritePacket>
 800c366:	e105      	b.n	800c574 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c368:	69bb      	ldr	r3, [r7, #24]
 800c36a:	015a      	lsls	r2, r3, #5
 800c36c:	69fb      	ldr	r3, [r7, #28]
 800c36e:	4413      	add	r3, r2
 800c370:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c374:	691b      	ldr	r3, [r3, #16]
 800c376:	69ba      	ldr	r2, [r7, #24]
 800c378:	0151      	lsls	r1, r2, #5
 800c37a:	69fa      	ldr	r2, [r7, #28]
 800c37c:	440a      	add	r2, r1
 800c37e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c382:	0cdb      	lsrs	r3, r3, #19
 800c384:	04db      	lsls	r3, r3, #19
 800c386:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c388:	69bb      	ldr	r3, [r7, #24]
 800c38a:	015a      	lsls	r2, r3, #5
 800c38c:	69fb      	ldr	r3, [r7, #28]
 800c38e:	4413      	add	r3, r2
 800c390:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c394:	691b      	ldr	r3, [r3, #16]
 800c396:	69ba      	ldr	r2, [r7, #24]
 800c398:	0151      	lsls	r1, r2, #5
 800c39a:	69fa      	ldr	r2, [r7, #28]
 800c39c:	440a      	add	r2, r1
 800c39e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c3a2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800c3a6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800c3aa:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800c3ac:	69bb      	ldr	r3, [r7, #24]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d132      	bne.n	800c418 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800c3b2:	68bb      	ldr	r3, [r7, #8]
 800c3b4:	691b      	ldr	r3, [r3, #16]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d003      	beq.n	800c3c2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800c3ba:	68bb      	ldr	r3, [r7, #8]
 800c3bc:	689a      	ldr	r2, [r3, #8]
 800c3be:	68bb      	ldr	r3, [r7, #8]
 800c3c0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800c3c2:	68bb      	ldr	r3, [r7, #8]
 800c3c4:	689a      	ldr	r2, [r3, #8]
 800c3c6:	68bb      	ldr	r3, [r7, #8]
 800c3c8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800c3ca:	69bb      	ldr	r3, [r7, #24]
 800c3cc:	015a      	lsls	r2, r3, #5
 800c3ce:	69fb      	ldr	r3, [r7, #28]
 800c3d0:	4413      	add	r3, r2
 800c3d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3d6:	691a      	ldr	r2, [r3, #16]
 800c3d8:	68bb      	ldr	r3, [r7, #8]
 800c3da:	6a1b      	ldr	r3, [r3, #32]
 800c3dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c3e0:	69b9      	ldr	r1, [r7, #24]
 800c3e2:	0148      	lsls	r0, r1, #5
 800c3e4:	69f9      	ldr	r1, [r7, #28]
 800c3e6:	4401      	add	r1, r0
 800c3e8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c3ec:	4313      	orrs	r3, r2
 800c3ee:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c3f0:	69bb      	ldr	r3, [r7, #24]
 800c3f2:	015a      	lsls	r2, r3, #5
 800c3f4:	69fb      	ldr	r3, [r7, #28]
 800c3f6:	4413      	add	r3, r2
 800c3f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3fc:	691b      	ldr	r3, [r3, #16]
 800c3fe:	69ba      	ldr	r2, [r7, #24]
 800c400:	0151      	lsls	r1, r2, #5
 800c402:	69fa      	ldr	r2, [r7, #28]
 800c404:	440a      	add	r2, r1
 800c406:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c40a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c40e:	6113      	str	r3, [r2, #16]
 800c410:	e062      	b.n	800c4d8 <USB_EPStartXfer+0x490>
 800c412:	bf00      	nop
 800c414:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800c418:	68bb      	ldr	r3, [r7, #8]
 800c41a:	691b      	ldr	r3, [r3, #16]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d123      	bne.n	800c468 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c420:	69bb      	ldr	r3, [r7, #24]
 800c422:	015a      	lsls	r2, r3, #5
 800c424:	69fb      	ldr	r3, [r7, #28]
 800c426:	4413      	add	r3, r2
 800c428:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c42c:	691a      	ldr	r2, [r3, #16]
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	689b      	ldr	r3, [r3, #8]
 800c432:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c436:	69b9      	ldr	r1, [r7, #24]
 800c438:	0148      	lsls	r0, r1, #5
 800c43a:	69f9      	ldr	r1, [r7, #28]
 800c43c:	4401      	add	r1, r0
 800c43e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c442:	4313      	orrs	r3, r2
 800c444:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c446:	69bb      	ldr	r3, [r7, #24]
 800c448:	015a      	lsls	r2, r3, #5
 800c44a:	69fb      	ldr	r3, [r7, #28]
 800c44c:	4413      	add	r3, r2
 800c44e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c452:	691b      	ldr	r3, [r3, #16]
 800c454:	69ba      	ldr	r2, [r7, #24]
 800c456:	0151      	lsls	r1, r2, #5
 800c458:	69fa      	ldr	r2, [r7, #28]
 800c45a:	440a      	add	r2, r1
 800c45c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c460:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c464:	6113      	str	r3, [r2, #16]
 800c466:	e037      	b.n	800c4d8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	691a      	ldr	r2, [r3, #16]
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	689b      	ldr	r3, [r3, #8]
 800c470:	4413      	add	r3, r2
 800c472:	1e5a      	subs	r2, r3, #1
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	689b      	ldr	r3, [r3, #8]
 800c478:	fbb2 f3f3 	udiv	r3, r2, r3
 800c47c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800c47e:	68bb      	ldr	r3, [r7, #8]
 800c480:	689b      	ldr	r3, [r3, #8]
 800c482:	8afa      	ldrh	r2, [r7, #22]
 800c484:	fb03 f202 	mul.w	r2, r3, r2
 800c488:	68bb      	ldr	r3, [r7, #8]
 800c48a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c48c:	69bb      	ldr	r3, [r7, #24]
 800c48e:	015a      	lsls	r2, r3, #5
 800c490:	69fb      	ldr	r3, [r7, #28]
 800c492:	4413      	add	r3, r2
 800c494:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c498:	691a      	ldr	r2, [r3, #16]
 800c49a:	8afb      	ldrh	r3, [r7, #22]
 800c49c:	04d9      	lsls	r1, r3, #19
 800c49e:	4b38      	ldr	r3, [pc, #224]	@ (800c580 <USB_EPStartXfer+0x538>)
 800c4a0:	400b      	ands	r3, r1
 800c4a2:	69b9      	ldr	r1, [r7, #24]
 800c4a4:	0148      	lsls	r0, r1, #5
 800c4a6:	69f9      	ldr	r1, [r7, #28]
 800c4a8:	4401      	add	r1, r0
 800c4aa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c4ae:	4313      	orrs	r3, r2
 800c4b0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800c4b2:	69bb      	ldr	r3, [r7, #24]
 800c4b4:	015a      	lsls	r2, r3, #5
 800c4b6:	69fb      	ldr	r3, [r7, #28]
 800c4b8:	4413      	add	r3, r2
 800c4ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4be:	691a      	ldr	r2, [r3, #16]
 800c4c0:	68bb      	ldr	r3, [r7, #8]
 800c4c2:	6a1b      	ldr	r3, [r3, #32]
 800c4c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c4c8:	69b9      	ldr	r1, [r7, #24]
 800c4ca:	0148      	lsls	r0, r1, #5
 800c4cc:	69f9      	ldr	r1, [r7, #28]
 800c4ce:	4401      	add	r1, r0
 800c4d0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c4d4:	4313      	orrs	r3, r2
 800c4d6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800c4d8:	79fb      	ldrb	r3, [r7, #7]
 800c4da:	2b01      	cmp	r3, #1
 800c4dc:	d10d      	bne.n	800c4fa <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c4de:	68bb      	ldr	r3, [r7, #8]
 800c4e0:	68db      	ldr	r3, [r3, #12]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d009      	beq.n	800c4fa <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c4e6:	68bb      	ldr	r3, [r7, #8]
 800c4e8:	68d9      	ldr	r1, [r3, #12]
 800c4ea:	69bb      	ldr	r3, [r7, #24]
 800c4ec:	015a      	lsls	r2, r3, #5
 800c4ee:	69fb      	ldr	r3, [r7, #28]
 800c4f0:	4413      	add	r3, r2
 800c4f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4f6:	460a      	mov	r2, r1
 800c4f8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c4fa:	68bb      	ldr	r3, [r7, #8]
 800c4fc:	791b      	ldrb	r3, [r3, #4]
 800c4fe:	2b01      	cmp	r3, #1
 800c500:	d128      	bne.n	800c554 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c502:	69fb      	ldr	r3, [r7, #28]
 800c504:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c508:	689b      	ldr	r3, [r3, #8]
 800c50a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d110      	bne.n	800c534 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c512:	69bb      	ldr	r3, [r7, #24]
 800c514:	015a      	lsls	r2, r3, #5
 800c516:	69fb      	ldr	r3, [r7, #28]
 800c518:	4413      	add	r3, r2
 800c51a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	69ba      	ldr	r2, [r7, #24]
 800c522:	0151      	lsls	r1, r2, #5
 800c524:	69fa      	ldr	r2, [r7, #28]
 800c526:	440a      	add	r2, r1
 800c528:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c52c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c530:	6013      	str	r3, [r2, #0]
 800c532:	e00f      	b.n	800c554 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c534:	69bb      	ldr	r3, [r7, #24]
 800c536:	015a      	lsls	r2, r3, #5
 800c538:	69fb      	ldr	r3, [r7, #28]
 800c53a:	4413      	add	r3, r2
 800c53c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	69ba      	ldr	r2, [r7, #24]
 800c544:	0151      	lsls	r1, r2, #5
 800c546:	69fa      	ldr	r2, [r7, #28]
 800c548:	440a      	add	r2, r1
 800c54a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c54e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c552:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c554:	69bb      	ldr	r3, [r7, #24]
 800c556:	015a      	lsls	r2, r3, #5
 800c558:	69fb      	ldr	r3, [r7, #28]
 800c55a:	4413      	add	r3, r2
 800c55c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	69ba      	ldr	r2, [r7, #24]
 800c564:	0151      	lsls	r1, r2, #5
 800c566:	69fa      	ldr	r2, [r7, #28]
 800c568:	440a      	add	r2, r1
 800c56a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c56e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c572:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c574:	2300      	movs	r3, #0
}
 800c576:	4618      	mov	r0, r3
 800c578:	3720      	adds	r7, #32
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bd80      	pop	{r7, pc}
 800c57e:	bf00      	nop
 800c580:	1ff80000 	.word	0x1ff80000

0800c584 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c584:	b480      	push	{r7}
 800c586:	b087      	sub	sp, #28
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
 800c58c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c58e:	2300      	movs	r3, #0
 800c590:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800c592:	2300      	movs	r3, #0
 800c594:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c59a:	683b      	ldr	r3, [r7, #0]
 800c59c:	785b      	ldrb	r3, [r3, #1]
 800c59e:	2b01      	cmp	r3, #1
 800c5a0:	d14a      	bne.n	800c638 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c5a2:	683b      	ldr	r3, [r7, #0]
 800c5a4:	781b      	ldrb	r3, [r3, #0]
 800c5a6:	015a      	lsls	r2, r3, #5
 800c5a8:	693b      	ldr	r3, [r7, #16]
 800c5aa:	4413      	add	r3, r2
 800c5ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c5b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c5ba:	f040 8086 	bne.w	800c6ca <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	781b      	ldrb	r3, [r3, #0]
 800c5c2:	015a      	lsls	r2, r3, #5
 800c5c4:	693b      	ldr	r3, [r7, #16]
 800c5c6:	4413      	add	r3, r2
 800c5c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	683a      	ldr	r2, [r7, #0]
 800c5d0:	7812      	ldrb	r2, [r2, #0]
 800c5d2:	0151      	lsls	r1, r2, #5
 800c5d4:	693a      	ldr	r2, [r7, #16]
 800c5d6:	440a      	add	r2, r1
 800c5d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c5dc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c5e0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	781b      	ldrb	r3, [r3, #0]
 800c5e6:	015a      	lsls	r2, r3, #5
 800c5e8:	693b      	ldr	r3, [r7, #16]
 800c5ea:	4413      	add	r3, r2
 800c5ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	683a      	ldr	r2, [r7, #0]
 800c5f4:	7812      	ldrb	r2, [r2, #0]
 800c5f6:	0151      	lsls	r1, r2, #5
 800c5f8:	693a      	ldr	r2, [r7, #16]
 800c5fa:	440a      	add	r2, r1
 800c5fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c600:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c604:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	3301      	adds	r3, #1
 800c60a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c612:	4293      	cmp	r3, r2
 800c614:	d902      	bls.n	800c61c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800c616:	2301      	movs	r3, #1
 800c618:	75fb      	strb	r3, [r7, #23]
          break;
 800c61a:	e056      	b.n	800c6ca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	781b      	ldrb	r3, [r3, #0]
 800c620:	015a      	lsls	r2, r3, #5
 800c622:	693b      	ldr	r3, [r7, #16]
 800c624:	4413      	add	r3, r2
 800c626:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c630:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c634:	d0e7      	beq.n	800c606 <USB_EPStopXfer+0x82>
 800c636:	e048      	b.n	800c6ca <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	781b      	ldrb	r3, [r3, #0]
 800c63c:	015a      	lsls	r2, r3, #5
 800c63e:	693b      	ldr	r3, [r7, #16]
 800c640:	4413      	add	r3, r2
 800c642:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c64c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c650:	d13b      	bne.n	800c6ca <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800c652:	683b      	ldr	r3, [r7, #0]
 800c654:	781b      	ldrb	r3, [r3, #0]
 800c656:	015a      	lsls	r2, r3, #5
 800c658:	693b      	ldr	r3, [r7, #16]
 800c65a:	4413      	add	r3, r2
 800c65c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	683a      	ldr	r2, [r7, #0]
 800c664:	7812      	ldrb	r2, [r2, #0]
 800c666:	0151      	lsls	r1, r2, #5
 800c668:	693a      	ldr	r2, [r7, #16]
 800c66a:	440a      	add	r2, r1
 800c66c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c670:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c674:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	781b      	ldrb	r3, [r3, #0]
 800c67a:	015a      	lsls	r2, r3, #5
 800c67c:	693b      	ldr	r3, [r7, #16]
 800c67e:	4413      	add	r3, r2
 800c680:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	683a      	ldr	r2, [r7, #0]
 800c688:	7812      	ldrb	r2, [r2, #0]
 800c68a:	0151      	lsls	r1, r2, #5
 800c68c:	693a      	ldr	r2, [r7, #16]
 800c68e:	440a      	add	r2, r1
 800c690:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c694:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c698:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	3301      	adds	r3, #1
 800c69e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c6a6:	4293      	cmp	r3, r2
 800c6a8:	d902      	bls.n	800c6b0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800c6aa:	2301      	movs	r3, #1
 800c6ac:	75fb      	strb	r3, [r7, #23]
          break;
 800c6ae:	e00c      	b.n	800c6ca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	781b      	ldrb	r3, [r3, #0]
 800c6b4:	015a      	lsls	r2, r3, #5
 800c6b6:	693b      	ldr	r3, [r7, #16]
 800c6b8:	4413      	add	r3, r2
 800c6ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c6c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c6c8:	d0e7      	beq.n	800c69a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800c6ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	371c      	adds	r7, #28
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d6:	4770      	bx	lr

0800c6d8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c6d8:	b480      	push	{r7}
 800c6da:	b089      	sub	sp, #36	@ 0x24
 800c6dc:	af00      	add	r7, sp, #0
 800c6de:	60f8      	str	r0, [r7, #12]
 800c6e0:	60b9      	str	r1, [r7, #8]
 800c6e2:	4611      	mov	r1, r2
 800c6e4:	461a      	mov	r2, r3
 800c6e6:	460b      	mov	r3, r1
 800c6e8:	71fb      	strb	r3, [r7, #7]
 800c6ea:	4613      	mov	r3, r2
 800c6ec:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c6f2:	68bb      	ldr	r3, [r7, #8]
 800c6f4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c6f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d123      	bne.n	800c746 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c6fe:	88bb      	ldrh	r3, [r7, #4]
 800c700:	3303      	adds	r3, #3
 800c702:	089b      	lsrs	r3, r3, #2
 800c704:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c706:	2300      	movs	r3, #0
 800c708:	61bb      	str	r3, [r7, #24]
 800c70a:	e018      	b.n	800c73e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c70c:	79fb      	ldrb	r3, [r7, #7]
 800c70e:	031a      	lsls	r2, r3, #12
 800c710:	697b      	ldr	r3, [r7, #20]
 800c712:	4413      	add	r3, r2
 800c714:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c718:	461a      	mov	r2, r3
 800c71a:	69fb      	ldr	r3, [r7, #28]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c720:	69fb      	ldr	r3, [r7, #28]
 800c722:	3301      	adds	r3, #1
 800c724:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c726:	69fb      	ldr	r3, [r7, #28]
 800c728:	3301      	adds	r3, #1
 800c72a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c72c:	69fb      	ldr	r3, [r7, #28]
 800c72e:	3301      	adds	r3, #1
 800c730:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c732:	69fb      	ldr	r3, [r7, #28]
 800c734:	3301      	adds	r3, #1
 800c736:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c738:	69bb      	ldr	r3, [r7, #24]
 800c73a:	3301      	adds	r3, #1
 800c73c:	61bb      	str	r3, [r7, #24]
 800c73e:	69ba      	ldr	r2, [r7, #24]
 800c740:	693b      	ldr	r3, [r7, #16]
 800c742:	429a      	cmp	r2, r3
 800c744:	d3e2      	bcc.n	800c70c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c746:	2300      	movs	r3, #0
}
 800c748:	4618      	mov	r0, r3
 800c74a:	3724      	adds	r7, #36	@ 0x24
 800c74c:	46bd      	mov	sp, r7
 800c74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c752:	4770      	bx	lr

0800c754 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c754:	b480      	push	{r7}
 800c756:	b08b      	sub	sp, #44	@ 0x2c
 800c758:	af00      	add	r7, sp, #0
 800c75a:	60f8      	str	r0, [r7, #12]
 800c75c:	60b9      	str	r1, [r7, #8]
 800c75e:	4613      	mov	r3, r2
 800c760:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c76a:	88fb      	ldrh	r3, [r7, #6]
 800c76c:	089b      	lsrs	r3, r3, #2
 800c76e:	b29b      	uxth	r3, r3
 800c770:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c772:	88fb      	ldrh	r3, [r7, #6]
 800c774:	f003 0303 	and.w	r3, r3, #3
 800c778:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c77a:	2300      	movs	r3, #0
 800c77c:	623b      	str	r3, [r7, #32]
 800c77e:	e014      	b.n	800c7aa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c780:	69bb      	ldr	r3, [r7, #24]
 800c782:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c786:	681a      	ldr	r2, [r3, #0]
 800c788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c78a:	601a      	str	r2, [r3, #0]
    pDest++;
 800c78c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c78e:	3301      	adds	r3, #1
 800c790:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c794:	3301      	adds	r3, #1
 800c796:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c79a:	3301      	adds	r3, #1
 800c79c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c79e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a0:	3301      	adds	r3, #1
 800c7a2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800c7a4:	6a3b      	ldr	r3, [r7, #32]
 800c7a6:	3301      	adds	r3, #1
 800c7a8:	623b      	str	r3, [r7, #32]
 800c7aa:	6a3a      	ldr	r2, [r7, #32]
 800c7ac:	697b      	ldr	r3, [r7, #20]
 800c7ae:	429a      	cmp	r2, r3
 800c7b0:	d3e6      	bcc.n	800c780 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c7b2:	8bfb      	ldrh	r3, [r7, #30]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d01e      	beq.n	800c7f6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c7bc:	69bb      	ldr	r3, [r7, #24]
 800c7be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c7c2:	461a      	mov	r2, r3
 800c7c4:	f107 0310 	add.w	r3, r7, #16
 800c7c8:	6812      	ldr	r2, [r2, #0]
 800c7ca:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c7cc:	693a      	ldr	r2, [r7, #16]
 800c7ce:	6a3b      	ldr	r3, [r7, #32]
 800c7d0:	b2db      	uxtb	r3, r3
 800c7d2:	00db      	lsls	r3, r3, #3
 800c7d4:	fa22 f303 	lsr.w	r3, r2, r3
 800c7d8:	b2da      	uxtb	r2, r3
 800c7da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7dc:	701a      	strb	r2, [r3, #0]
      i++;
 800c7de:	6a3b      	ldr	r3, [r7, #32]
 800c7e0:	3301      	adds	r3, #1
 800c7e2:	623b      	str	r3, [r7, #32]
      pDest++;
 800c7e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800c7ea:	8bfb      	ldrh	r3, [r7, #30]
 800c7ec:	3b01      	subs	r3, #1
 800c7ee:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c7f0:	8bfb      	ldrh	r3, [r7, #30]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d1ea      	bne.n	800c7cc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	372c      	adds	r7, #44	@ 0x2c
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c802:	4770      	bx	lr

0800c804 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c804:	b480      	push	{r7}
 800c806:	b085      	sub	sp, #20
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
 800c80c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	781b      	ldrb	r3, [r3, #0]
 800c816:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c818:	683b      	ldr	r3, [r7, #0]
 800c81a:	785b      	ldrb	r3, [r3, #1]
 800c81c:	2b01      	cmp	r3, #1
 800c81e:	d12c      	bne.n	800c87a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c820:	68bb      	ldr	r3, [r7, #8]
 800c822:	015a      	lsls	r2, r3, #5
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	4413      	add	r3, r2
 800c828:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	db12      	blt.n	800c858 <USB_EPSetStall+0x54>
 800c832:	68bb      	ldr	r3, [r7, #8]
 800c834:	2b00      	cmp	r3, #0
 800c836:	d00f      	beq.n	800c858 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c838:	68bb      	ldr	r3, [r7, #8]
 800c83a:	015a      	lsls	r2, r3, #5
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	4413      	add	r3, r2
 800c840:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	68ba      	ldr	r2, [r7, #8]
 800c848:	0151      	lsls	r1, r2, #5
 800c84a:	68fa      	ldr	r2, [r7, #12]
 800c84c:	440a      	add	r2, r1
 800c84e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c852:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c856:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c858:	68bb      	ldr	r3, [r7, #8]
 800c85a:	015a      	lsls	r2, r3, #5
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	4413      	add	r3, r2
 800c860:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	68ba      	ldr	r2, [r7, #8]
 800c868:	0151      	lsls	r1, r2, #5
 800c86a:	68fa      	ldr	r2, [r7, #12]
 800c86c:	440a      	add	r2, r1
 800c86e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c872:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c876:	6013      	str	r3, [r2, #0]
 800c878:	e02b      	b.n	800c8d2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c87a:	68bb      	ldr	r3, [r7, #8]
 800c87c:	015a      	lsls	r2, r3, #5
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	4413      	add	r3, r2
 800c882:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	db12      	blt.n	800c8b2 <USB_EPSetStall+0xae>
 800c88c:	68bb      	ldr	r3, [r7, #8]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d00f      	beq.n	800c8b2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c892:	68bb      	ldr	r3, [r7, #8]
 800c894:	015a      	lsls	r2, r3, #5
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	4413      	add	r3, r2
 800c89a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	68ba      	ldr	r2, [r7, #8]
 800c8a2:	0151      	lsls	r1, r2, #5
 800c8a4:	68fa      	ldr	r2, [r7, #12]
 800c8a6:	440a      	add	r2, r1
 800c8a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c8ac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c8b0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c8b2:	68bb      	ldr	r3, [r7, #8]
 800c8b4:	015a      	lsls	r2, r3, #5
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	4413      	add	r3, r2
 800c8ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	68ba      	ldr	r2, [r7, #8]
 800c8c2:	0151      	lsls	r1, r2, #5
 800c8c4:	68fa      	ldr	r2, [r7, #12]
 800c8c6:	440a      	add	r2, r1
 800c8c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c8cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c8d0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c8d2:	2300      	movs	r3, #0
}
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	3714      	adds	r7, #20
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8de:	4770      	bx	lr

0800c8e0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c8e0:	b480      	push	{r7}
 800c8e2:	b085      	sub	sp, #20
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
 800c8e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c8ee:	683b      	ldr	r3, [r7, #0]
 800c8f0:	781b      	ldrb	r3, [r3, #0]
 800c8f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c8f4:	683b      	ldr	r3, [r7, #0]
 800c8f6:	785b      	ldrb	r3, [r3, #1]
 800c8f8:	2b01      	cmp	r3, #1
 800c8fa:	d128      	bne.n	800c94e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c8fc:	68bb      	ldr	r3, [r7, #8]
 800c8fe:	015a      	lsls	r2, r3, #5
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	4413      	add	r3, r2
 800c904:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	68ba      	ldr	r2, [r7, #8]
 800c90c:	0151      	lsls	r1, r2, #5
 800c90e:	68fa      	ldr	r2, [r7, #12]
 800c910:	440a      	add	r2, r1
 800c912:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c916:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c91a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c91c:	683b      	ldr	r3, [r7, #0]
 800c91e:	791b      	ldrb	r3, [r3, #4]
 800c920:	2b03      	cmp	r3, #3
 800c922:	d003      	beq.n	800c92c <USB_EPClearStall+0x4c>
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	791b      	ldrb	r3, [r3, #4]
 800c928:	2b02      	cmp	r3, #2
 800c92a:	d138      	bne.n	800c99e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c92c:	68bb      	ldr	r3, [r7, #8]
 800c92e:	015a      	lsls	r2, r3, #5
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	4413      	add	r3, r2
 800c934:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	68ba      	ldr	r2, [r7, #8]
 800c93c:	0151      	lsls	r1, r2, #5
 800c93e:	68fa      	ldr	r2, [r7, #12]
 800c940:	440a      	add	r2, r1
 800c942:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c946:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c94a:	6013      	str	r3, [r2, #0]
 800c94c:	e027      	b.n	800c99e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c94e:	68bb      	ldr	r3, [r7, #8]
 800c950:	015a      	lsls	r2, r3, #5
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	4413      	add	r3, r2
 800c956:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	68ba      	ldr	r2, [r7, #8]
 800c95e:	0151      	lsls	r1, r2, #5
 800c960:	68fa      	ldr	r2, [r7, #12]
 800c962:	440a      	add	r2, r1
 800c964:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c968:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c96c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c96e:	683b      	ldr	r3, [r7, #0]
 800c970:	791b      	ldrb	r3, [r3, #4]
 800c972:	2b03      	cmp	r3, #3
 800c974:	d003      	beq.n	800c97e <USB_EPClearStall+0x9e>
 800c976:	683b      	ldr	r3, [r7, #0]
 800c978:	791b      	ldrb	r3, [r3, #4]
 800c97a:	2b02      	cmp	r3, #2
 800c97c:	d10f      	bne.n	800c99e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c97e:	68bb      	ldr	r3, [r7, #8]
 800c980:	015a      	lsls	r2, r3, #5
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	4413      	add	r3, r2
 800c986:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	68ba      	ldr	r2, [r7, #8]
 800c98e:	0151      	lsls	r1, r2, #5
 800c990:	68fa      	ldr	r2, [r7, #12]
 800c992:	440a      	add	r2, r1
 800c994:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c99c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c99e:	2300      	movs	r3, #0
}
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	3714      	adds	r7, #20
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9aa:	4770      	bx	lr

0800c9ac <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c9ac:	b480      	push	{r7}
 800c9ae:	b085      	sub	sp, #20
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
 800c9b4:	460b      	mov	r3, r1
 800c9b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	68fa      	ldr	r2, [r7, #12]
 800c9c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c9ca:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c9ce:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c9d6:	681a      	ldr	r2, [r3, #0]
 800c9d8:	78fb      	ldrb	r3, [r7, #3]
 800c9da:	011b      	lsls	r3, r3, #4
 800c9dc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800c9e0:	68f9      	ldr	r1, [r7, #12]
 800c9e2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c9e6:	4313      	orrs	r3, r2
 800c9e8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c9ea:	2300      	movs	r3, #0
}
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	3714      	adds	r7, #20
 800c9f0:	46bd      	mov	sp, r7
 800c9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f6:	4770      	bx	lr

0800c9f8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c9f8:	b480      	push	{r7}
 800c9fa:	b085      	sub	sp, #20
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	68fa      	ldr	r2, [r7, #12]
 800ca0e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ca12:	f023 0303 	bic.w	r3, r3, #3
 800ca16:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca1e:	685b      	ldr	r3, [r3, #4]
 800ca20:	68fa      	ldr	r2, [r7, #12]
 800ca22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ca26:	f023 0302 	bic.w	r3, r3, #2
 800ca2a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ca2c:	2300      	movs	r3, #0
}
 800ca2e:	4618      	mov	r0, r3
 800ca30:	3714      	adds	r7, #20
 800ca32:	46bd      	mov	sp, r7
 800ca34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca38:	4770      	bx	lr

0800ca3a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ca3a:	b480      	push	{r7}
 800ca3c:	b085      	sub	sp, #20
 800ca3e:	af00      	add	r7, sp, #0
 800ca40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	68fa      	ldr	r2, [r7, #12]
 800ca50:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ca54:	f023 0303 	bic.w	r3, r3, #3
 800ca58:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca60:	685b      	ldr	r3, [r3, #4]
 800ca62:	68fa      	ldr	r2, [r7, #12]
 800ca64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ca68:	f043 0302 	orr.w	r3, r3, #2
 800ca6c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ca6e:	2300      	movs	r3, #0
}
 800ca70:	4618      	mov	r0, r3
 800ca72:	3714      	adds	r7, #20
 800ca74:	46bd      	mov	sp, r7
 800ca76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7a:	4770      	bx	lr

0800ca7c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800ca7c:	b480      	push	{r7}
 800ca7e:	b085      	sub	sp, #20
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	695b      	ldr	r3, [r3, #20]
 800ca88:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	699b      	ldr	r3, [r3, #24]
 800ca8e:	68fa      	ldr	r2, [r7, #12]
 800ca90:	4013      	ands	r3, r2
 800ca92:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ca94:	68fb      	ldr	r3, [r7, #12]
}
 800ca96:	4618      	mov	r0, r3
 800ca98:	3714      	adds	r7, #20
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa0:	4770      	bx	lr

0800caa2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800caa2:	b480      	push	{r7}
 800caa4:	b085      	sub	sp, #20
 800caa6:	af00      	add	r7, sp, #0
 800caa8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cab4:	699b      	ldr	r3, [r3, #24]
 800cab6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cabe:	69db      	ldr	r3, [r3, #28]
 800cac0:	68ba      	ldr	r2, [r7, #8]
 800cac2:	4013      	ands	r3, r2
 800cac4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800cac6:	68bb      	ldr	r3, [r7, #8]
 800cac8:	0c1b      	lsrs	r3, r3, #16
}
 800caca:	4618      	mov	r0, r3
 800cacc:	3714      	adds	r7, #20
 800cace:	46bd      	mov	sp, r7
 800cad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad4:	4770      	bx	lr

0800cad6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800cad6:	b480      	push	{r7}
 800cad8:	b085      	sub	sp, #20
 800cada:	af00      	add	r7, sp, #0
 800cadc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cae8:	699b      	ldr	r3, [r3, #24]
 800caea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800caf2:	69db      	ldr	r3, [r3, #28]
 800caf4:	68ba      	ldr	r2, [r7, #8]
 800caf6:	4013      	ands	r3, r2
 800caf8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	b29b      	uxth	r3, r3
}
 800cafe:	4618      	mov	r0, r3
 800cb00:	3714      	adds	r7, #20
 800cb02:	46bd      	mov	sp, r7
 800cb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb08:	4770      	bx	lr

0800cb0a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cb0a:	b480      	push	{r7}
 800cb0c:	b085      	sub	sp, #20
 800cb0e:	af00      	add	r7, sp, #0
 800cb10:	6078      	str	r0, [r7, #4]
 800cb12:	460b      	mov	r3, r1
 800cb14:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800cb1a:	78fb      	ldrb	r3, [r7, #3]
 800cb1c:	015a      	lsls	r2, r3, #5
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	4413      	add	r3, r2
 800cb22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb26:	689b      	ldr	r3, [r3, #8]
 800cb28:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb30:	695b      	ldr	r3, [r3, #20]
 800cb32:	68ba      	ldr	r2, [r7, #8]
 800cb34:	4013      	ands	r3, r2
 800cb36:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cb38:	68bb      	ldr	r3, [r7, #8]
}
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	3714      	adds	r7, #20
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb44:	4770      	bx	lr

0800cb46 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cb46:	b480      	push	{r7}
 800cb48:	b087      	sub	sp, #28
 800cb4a:	af00      	add	r7, sp, #0
 800cb4c:	6078      	str	r0, [r7, #4]
 800cb4e:	460b      	mov	r3, r1
 800cb50:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800cb56:	697b      	ldr	r3, [r7, #20]
 800cb58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb5c:	691b      	ldr	r3, [r3, #16]
 800cb5e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800cb60:	697b      	ldr	r3, [r7, #20]
 800cb62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb68:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800cb6a:	78fb      	ldrb	r3, [r7, #3]
 800cb6c:	f003 030f 	and.w	r3, r3, #15
 800cb70:	68fa      	ldr	r2, [r7, #12]
 800cb72:	fa22 f303 	lsr.w	r3, r2, r3
 800cb76:	01db      	lsls	r3, r3, #7
 800cb78:	b2db      	uxtb	r3, r3
 800cb7a:	693a      	ldr	r2, [r7, #16]
 800cb7c:	4313      	orrs	r3, r2
 800cb7e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800cb80:	78fb      	ldrb	r3, [r7, #3]
 800cb82:	015a      	lsls	r2, r3, #5
 800cb84:	697b      	ldr	r3, [r7, #20]
 800cb86:	4413      	add	r3, r2
 800cb88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb8c:	689b      	ldr	r3, [r3, #8]
 800cb8e:	693a      	ldr	r2, [r7, #16]
 800cb90:	4013      	ands	r3, r2
 800cb92:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cb94:	68bb      	ldr	r3, [r7, #8]
}
 800cb96:	4618      	mov	r0, r3
 800cb98:	371c      	adds	r7, #28
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba0:	4770      	bx	lr

0800cba2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800cba2:	b480      	push	{r7}
 800cba4:	b083      	sub	sp, #12
 800cba6:	af00      	add	r7, sp, #0
 800cba8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	695b      	ldr	r3, [r3, #20]
 800cbae:	f003 0301 	and.w	r3, r3, #1
}
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	370c      	adds	r7, #12
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbbc:	4770      	bx	lr

0800cbbe <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800cbbe:	b480      	push	{r7}
 800cbc0:	b085      	sub	sp, #20
 800cbc2:	af00      	add	r7, sp, #0
 800cbc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	68fa      	ldr	r2, [r7, #12]
 800cbd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cbd8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800cbdc:	f023 0307 	bic.w	r3, r3, #7
 800cbe0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbe8:	685b      	ldr	r3, [r3, #4]
 800cbea:	68fa      	ldr	r2, [r7, #12]
 800cbec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cbf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cbf4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cbf6:	2300      	movs	r3, #0
}
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	3714      	adds	r7, #20
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc02:	4770      	bx	lr

0800cc04 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800cc04:	b480      	push	{r7}
 800cc06:	b087      	sub	sp, #28
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	60f8      	str	r0, [r7, #12]
 800cc0c:	460b      	mov	r3, r1
 800cc0e:	607a      	str	r2, [r7, #4]
 800cc10:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	333c      	adds	r3, #60	@ 0x3c
 800cc1a:	3304      	adds	r3, #4
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800cc20:	693b      	ldr	r3, [r7, #16]
 800cc22:	4a26      	ldr	r2, [pc, #152]	@ (800ccbc <USB_EP0_OutStart+0xb8>)
 800cc24:	4293      	cmp	r3, r2
 800cc26:	d90a      	bls.n	800cc3e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cc28:	697b      	ldr	r3, [r7, #20]
 800cc2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cc34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cc38:	d101      	bne.n	800cc3e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	e037      	b.n	800ccae <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800cc3e:	697b      	ldr	r3, [r7, #20]
 800cc40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc44:	461a      	mov	r2, r3
 800cc46:	2300      	movs	r3, #0
 800cc48:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cc4a:	697b      	ldr	r3, [r7, #20]
 800cc4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc50:	691b      	ldr	r3, [r3, #16]
 800cc52:	697a      	ldr	r2, [r7, #20]
 800cc54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cc58:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cc5c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800cc5e:	697b      	ldr	r3, [r7, #20]
 800cc60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc64:	691b      	ldr	r3, [r3, #16]
 800cc66:	697a      	ldr	r2, [r7, #20]
 800cc68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cc6c:	f043 0318 	orr.w	r3, r3, #24
 800cc70:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800cc72:	697b      	ldr	r3, [r7, #20]
 800cc74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc78:	691b      	ldr	r3, [r3, #16]
 800cc7a:	697a      	ldr	r2, [r7, #20]
 800cc7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cc80:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800cc84:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800cc86:	7afb      	ldrb	r3, [r7, #11]
 800cc88:	2b01      	cmp	r3, #1
 800cc8a:	d10f      	bne.n	800ccac <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800cc8c:	697b      	ldr	r3, [r7, #20]
 800cc8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc92:	461a      	mov	r2, r3
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800cc98:	697b      	ldr	r3, [r7, #20]
 800cc9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	697a      	ldr	r2, [r7, #20]
 800cca2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cca6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800ccaa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ccac:	2300      	movs	r3, #0
}
 800ccae:	4618      	mov	r0, r3
 800ccb0:	371c      	adds	r7, #28
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb8:	4770      	bx	lr
 800ccba:	bf00      	nop
 800ccbc:	4f54300a 	.word	0x4f54300a

0800ccc0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ccc0:	b480      	push	{r7}
 800ccc2:	b085      	sub	sp, #20
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ccc8:	2300      	movs	r3, #0
 800ccca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	3301      	adds	r3, #1
 800ccd0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ccd8:	d901      	bls.n	800ccde <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ccda:	2303      	movs	r3, #3
 800ccdc:	e01b      	b.n	800cd16 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	691b      	ldr	r3, [r3, #16]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	daf2      	bge.n	800cccc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800cce6:	2300      	movs	r3, #0
 800cce8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	691b      	ldr	r3, [r3, #16]
 800ccee:	f043 0201 	orr.w	r2, r3, #1
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	3301      	adds	r3, #1
 800ccfa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cd02:	d901      	bls.n	800cd08 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800cd04:	2303      	movs	r3, #3
 800cd06:	e006      	b.n	800cd16 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	691b      	ldr	r3, [r3, #16]
 800cd0c:	f003 0301 	and.w	r3, r3, #1
 800cd10:	2b01      	cmp	r3, #1
 800cd12:	d0f0      	beq.n	800ccf6 <USB_CoreReset+0x36>

  return HAL_OK;
 800cd14:	2300      	movs	r3, #0
}
 800cd16:	4618      	mov	r0, r3
 800cd18:	3714      	adds	r7, #20
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd20:	4770      	bx	lr
	...

0800cd24 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800cd28:	4904      	ldr	r1, [pc, #16]	@ (800cd3c <MX_FATFS_Init+0x18>)
 800cd2a:	4805      	ldr	r0, [pc, #20]	@ (800cd40 <MX_FATFS_Init+0x1c>)
 800cd2c:	f002 f882 	bl	800ee34 <FATFS_LinkDriver>
 800cd30:	4603      	mov	r3, r0
 800cd32:	461a      	mov	r2, r3
 800cd34:	4b03      	ldr	r3, [pc, #12]	@ (800cd44 <MX_FATFS_Init+0x20>)
 800cd36:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800cd38:	bf00      	nop
 800cd3a:	bd80      	pop	{r7, pc}
 800cd3c:	20003ca0 	.word	0x20003ca0
 800cd40:	20000070 	.word	0x20000070
 800cd44:	20003c9c 	.word	0x20003c9c

0800cd48 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800cd48:	b480      	push	{r7}
 800cd4a:	b083      	sub	sp, #12
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	4603      	mov	r3, r0
 800cd50:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800cd52:	4b06      	ldr	r3, [pc, #24]	@ (800cd6c <USER_initialize+0x24>)
 800cd54:	2201      	movs	r2, #1
 800cd56:	701a      	strb	r2, [r3, #0]
    return Stat;
 800cd58:	4b04      	ldr	r3, [pc, #16]	@ (800cd6c <USER_initialize+0x24>)
 800cd5a:	781b      	ldrb	r3, [r3, #0]
 800cd5c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800cd5e:	4618      	mov	r0, r3
 800cd60:	370c      	adds	r7, #12
 800cd62:	46bd      	mov	sp, r7
 800cd64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd68:	4770      	bx	lr
 800cd6a:	bf00      	nop
 800cd6c:	2000006d 	.word	0x2000006d

0800cd70 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800cd70:	b480      	push	{r7}
 800cd72:	b083      	sub	sp, #12
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	4603      	mov	r3, r0
 800cd78:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800cd7a:	4b06      	ldr	r3, [pc, #24]	@ (800cd94 <USER_status+0x24>)
 800cd7c:	2201      	movs	r2, #1
 800cd7e:	701a      	strb	r2, [r3, #0]
    return Stat;
 800cd80:	4b04      	ldr	r3, [pc, #16]	@ (800cd94 <USER_status+0x24>)
 800cd82:	781b      	ldrb	r3, [r3, #0]
 800cd84:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800cd86:	4618      	mov	r0, r3
 800cd88:	370c      	adds	r7, #12
 800cd8a:	46bd      	mov	sp, r7
 800cd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd90:	4770      	bx	lr
 800cd92:	bf00      	nop
 800cd94:	2000006d 	.word	0x2000006d

0800cd98 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800cd98:	b480      	push	{r7}
 800cd9a:	b085      	sub	sp, #20
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	60b9      	str	r1, [r7, #8]
 800cda0:	607a      	str	r2, [r7, #4]
 800cda2:	603b      	str	r3, [r7, #0]
 800cda4:	4603      	mov	r3, r0
 800cda6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800cda8:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800cdaa:	4618      	mov	r0, r3
 800cdac:	3714      	adds	r7, #20
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb4:	4770      	bx	lr

0800cdb6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800cdb6:	b480      	push	{r7}
 800cdb8:	b085      	sub	sp, #20
 800cdba:	af00      	add	r7, sp, #0
 800cdbc:	60b9      	str	r1, [r7, #8]
 800cdbe:	607a      	str	r2, [r7, #4]
 800cdc0:	603b      	str	r3, [r7, #0]
 800cdc2:	4603      	mov	r3, r0
 800cdc4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800cdc6:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800cdc8:	4618      	mov	r0, r3
 800cdca:	3714      	adds	r7, #20
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd2:	4770      	bx	lr

0800cdd4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800cdd4:	b480      	push	{r7}
 800cdd6:	b085      	sub	sp, #20
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	4603      	mov	r3, r0
 800cddc:	603a      	str	r2, [r7, #0]
 800cdde:	71fb      	strb	r3, [r7, #7]
 800cde0:	460b      	mov	r3, r1
 800cde2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800cde4:	2301      	movs	r3, #1
 800cde6:	73fb      	strb	r3, [r7, #15]
    return res;
 800cde8:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800cdea:	4618      	mov	r0, r3
 800cdec:	3714      	adds	r7, #20
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf4:	4770      	bx	lr
	...

0800cdf8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b084      	sub	sp, #16
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
 800ce00:	460b      	mov	r3, r1
 800ce02:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ce04:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800ce08:	f002 fcfa 	bl	800f800 <USBD_static_malloc>
 800ce0c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d109      	bne.n	800ce28 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	32b0      	adds	r2, #176	@ 0xb0
 800ce1e:	2100      	movs	r1, #0
 800ce20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800ce24:	2302      	movs	r3, #2
 800ce26:	e0d4      	b.n	800cfd2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800ce28:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800ce2c:	2100      	movs	r1, #0
 800ce2e:	68f8      	ldr	r0, [r7, #12]
 800ce30:	f002 fd2a 	bl	800f888 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	32b0      	adds	r2, #176	@ 0xb0
 800ce3e:	68f9      	ldr	r1, [r7, #12]
 800ce40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	32b0      	adds	r2, #176	@ 0xb0
 800ce4e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	7c1b      	ldrb	r3, [r3, #16]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d138      	bne.n	800ced2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ce60:	4b5e      	ldr	r3, [pc, #376]	@ (800cfdc <USBD_CDC_Init+0x1e4>)
 800ce62:	7819      	ldrb	r1, [r3, #0]
 800ce64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ce68:	2202      	movs	r2, #2
 800ce6a:	6878      	ldr	r0, [r7, #4]
 800ce6c:	f002 fba5 	bl	800f5ba <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ce70:	4b5a      	ldr	r3, [pc, #360]	@ (800cfdc <USBD_CDC_Init+0x1e4>)
 800ce72:	781b      	ldrb	r3, [r3, #0]
 800ce74:	f003 020f 	and.w	r2, r3, #15
 800ce78:	6879      	ldr	r1, [r7, #4]
 800ce7a:	4613      	mov	r3, r2
 800ce7c:	009b      	lsls	r3, r3, #2
 800ce7e:	4413      	add	r3, r2
 800ce80:	009b      	lsls	r3, r3, #2
 800ce82:	440b      	add	r3, r1
 800ce84:	3324      	adds	r3, #36	@ 0x24
 800ce86:	2201      	movs	r2, #1
 800ce88:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ce8a:	4b55      	ldr	r3, [pc, #340]	@ (800cfe0 <USBD_CDC_Init+0x1e8>)
 800ce8c:	7819      	ldrb	r1, [r3, #0]
 800ce8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ce92:	2202      	movs	r2, #2
 800ce94:	6878      	ldr	r0, [r7, #4]
 800ce96:	f002 fb90 	bl	800f5ba <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ce9a:	4b51      	ldr	r3, [pc, #324]	@ (800cfe0 <USBD_CDC_Init+0x1e8>)
 800ce9c:	781b      	ldrb	r3, [r3, #0]
 800ce9e:	f003 020f 	and.w	r2, r3, #15
 800cea2:	6879      	ldr	r1, [r7, #4]
 800cea4:	4613      	mov	r3, r2
 800cea6:	009b      	lsls	r3, r3, #2
 800cea8:	4413      	add	r3, r2
 800ceaa:	009b      	lsls	r3, r3, #2
 800ceac:	440b      	add	r3, r1
 800ceae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ceb2:	2201      	movs	r2, #1
 800ceb4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ceb6:	4b4b      	ldr	r3, [pc, #300]	@ (800cfe4 <USBD_CDC_Init+0x1ec>)
 800ceb8:	781b      	ldrb	r3, [r3, #0]
 800ceba:	f003 020f 	and.w	r2, r3, #15
 800cebe:	6879      	ldr	r1, [r7, #4]
 800cec0:	4613      	mov	r3, r2
 800cec2:	009b      	lsls	r3, r3, #2
 800cec4:	4413      	add	r3, r2
 800cec6:	009b      	lsls	r3, r3, #2
 800cec8:	440b      	add	r3, r1
 800ceca:	3326      	adds	r3, #38	@ 0x26
 800cecc:	2210      	movs	r2, #16
 800cece:	801a      	strh	r2, [r3, #0]
 800ced0:	e035      	b.n	800cf3e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ced2:	4b42      	ldr	r3, [pc, #264]	@ (800cfdc <USBD_CDC_Init+0x1e4>)
 800ced4:	7819      	ldrb	r1, [r3, #0]
 800ced6:	2340      	movs	r3, #64	@ 0x40
 800ced8:	2202      	movs	r2, #2
 800ceda:	6878      	ldr	r0, [r7, #4]
 800cedc:	f002 fb6d 	bl	800f5ba <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800cee0:	4b3e      	ldr	r3, [pc, #248]	@ (800cfdc <USBD_CDC_Init+0x1e4>)
 800cee2:	781b      	ldrb	r3, [r3, #0]
 800cee4:	f003 020f 	and.w	r2, r3, #15
 800cee8:	6879      	ldr	r1, [r7, #4]
 800ceea:	4613      	mov	r3, r2
 800ceec:	009b      	lsls	r3, r3, #2
 800ceee:	4413      	add	r3, r2
 800cef0:	009b      	lsls	r3, r3, #2
 800cef2:	440b      	add	r3, r1
 800cef4:	3324      	adds	r3, #36	@ 0x24
 800cef6:	2201      	movs	r2, #1
 800cef8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800cefa:	4b39      	ldr	r3, [pc, #228]	@ (800cfe0 <USBD_CDC_Init+0x1e8>)
 800cefc:	7819      	ldrb	r1, [r3, #0]
 800cefe:	2340      	movs	r3, #64	@ 0x40
 800cf00:	2202      	movs	r2, #2
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	f002 fb59 	bl	800f5ba <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800cf08:	4b35      	ldr	r3, [pc, #212]	@ (800cfe0 <USBD_CDC_Init+0x1e8>)
 800cf0a:	781b      	ldrb	r3, [r3, #0]
 800cf0c:	f003 020f 	and.w	r2, r3, #15
 800cf10:	6879      	ldr	r1, [r7, #4]
 800cf12:	4613      	mov	r3, r2
 800cf14:	009b      	lsls	r3, r3, #2
 800cf16:	4413      	add	r3, r2
 800cf18:	009b      	lsls	r3, r3, #2
 800cf1a:	440b      	add	r3, r1
 800cf1c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800cf20:	2201      	movs	r2, #1
 800cf22:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800cf24:	4b2f      	ldr	r3, [pc, #188]	@ (800cfe4 <USBD_CDC_Init+0x1ec>)
 800cf26:	781b      	ldrb	r3, [r3, #0]
 800cf28:	f003 020f 	and.w	r2, r3, #15
 800cf2c:	6879      	ldr	r1, [r7, #4]
 800cf2e:	4613      	mov	r3, r2
 800cf30:	009b      	lsls	r3, r3, #2
 800cf32:	4413      	add	r3, r2
 800cf34:	009b      	lsls	r3, r3, #2
 800cf36:	440b      	add	r3, r1
 800cf38:	3326      	adds	r3, #38	@ 0x26
 800cf3a:	2210      	movs	r2, #16
 800cf3c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800cf3e:	4b29      	ldr	r3, [pc, #164]	@ (800cfe4 <USBD_CDC_Init+0x1ec>)
 800cf40:	7819      	ldrb	r1, [r3, #0]
 800cf42:	2308      	movs	r3, #8
 800cf44:	2203      	movs	r2, #3
 800cf46:	6878      	ldr	r0, [r7, #4]
 800cf48:	f002 fb37 	bl	800f5ba <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800cf4c:	4b25      	ldr	r3, [pc, #148]	@ (800cfe4 <USBD_CDC_Init+0x1ec>)
 800cf4e:	781b      	ldrb	r3, [r3, #0]
 800cf50:	f003 020f 	and.w	r2, r3, #15
 800cf54:	6879      	ldr	r1, [r7, #4]
 800cf56:	4613      	mov	r3, r2
 800cf58:	009b      	lsls	r3, r3, #2
 800cf5a:	4413      	add	r3, r2
 800cf5c:	009b      	lsls	r3, r3, #2
 800cf5e:	440b      	add	r3, r1
 800cf60:	3324      	adds	r3, #36	@ 0x24
 800cf62:	2201      	movs	r2, #1
 800cf64:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	2200      	movs	r2, #0
 800cf6a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cf74:	687a      	ldr	r2, [r7, #4]
 800cf76:	33b0      	adds	r3, #176	@ 0xb0
 800cf78:	009b      	lsls	r3, r3, #2
 800cf7a:	4413      	add	r3, r2
 800cf7c:	685b      	ldr	r3, [r3, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	2200      	movs	r2, #0
 800cf86:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d101      	bne.n	800cfa0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800cf9c:	2302      	movs	r3, #2
 800cf9e:	e018      	b.n	800cfd2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	7c1b      	ldrb	r3, [r3, #16]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d10a      	bne.n	800cfbe <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cfa8:	4b0d      	ldr	r3, [pc, #52]	@ (800cfe0 <USBD_CDC_Init+0x1e8>)
 800cfaa:	7819      	ldrb	r1, [r3, #0]
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cfb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cfb6:	6878      	ldr	r0, [r7, #4]
 800cfb8:	f002 fbee 	bl	800f798 <USBD_LL_PrepareReceive>
 800cfbc:	e008      	b.n	800cfd0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cfbe:	4b08      	ldr	r3, [pc, #32]	@ (800cfe0 <USBD_CDC_Init+0x1e8>)
 800cfc0:	7819      	ldrb	r1, [r3, #0]
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cfc8:	2340      	movs	r3, #64	@ 0x40
 800cfca:	6878      	ldr	r0, [r7, #4]
 800cfcc:	f002 fbe4 	bl	800f798 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cfd0:	2300      	movs	r3, #0
}
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	3710      	adds	r7, #16
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	bd80      	pop	{r7, pc}
 800cfda:	bf00      	nop
 800cfdc:	2000010b 	.word	0x2000010b
 800cfe0:	2000010c 	.word	0x2000010c
 800cfe4:	2000010d 	.word	0x2000010d

0800cfe8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b082      	sub	sp, #8
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	6078      	str	r0, [r7, #4]
 800cff0:	460b      	mov	r3, r1
 800cff2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800cff4:	4b3a      	ldr	r3, [pc, #232]	@ (800d0e0 <USBD_CDC_DeInit+0xf8>)
 800cff6:	781b      	ldrb	r3, [r3, #0]
 800cff8:	4619      	mov	r1, r3
 800cffa:	6878      	ldr	r0, [r7, #4]
 800cffc:	f002 fb03 	bl	800f606 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800d000:	4b37      	ldr	r3, [pc, #220]	@ (800d0e0 <USBD_CDC_DeInit+0xf8>)
 800d002:	781b      	ldrb	r3, [r3, #0]
 800d004:	f003 020f 	and.w	r2, r3, #15
 800d008:	6879      	ldr	r1, [r7, #4]
 800d00a:	4613      	mov	r3, r2
 800d00c:	009b      	lsls	r3, r3, #2
 800d00e:	4413      	add	r3, r2
 800d010:	009b      	lsls	r3, r3, #2
 800d012:	440b      	add	r3, r1
 800d014:	3324      	adds	r3, #36	@ 0x24
 800d016:	2200      	movs	r2, #0
 800d018:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800d01a:	4b32      	ldr	r3, [pc, #200]	@ (800d0e4 <USBD_CDC_DeInit+0xfc>)
 800d01c:	781b      	ldrb	r3, [r3, #0]
 800d01e:	4619      	mov	r1, r3
 800d020:	6878      	ldr	r0, [r7, #4]
 800d022:	f002 faf0 	bl	800f606 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800d026:	4b2f      	ldr	r3, [pc, #188]	@ (800d0e4 <USBD_CDC_DeInit+0xfc>)
 800d028:	781b      	ldrb	r3, [r3, #0]
 800d02a:	f003 020f 	and.w	r2, r3, #15
 800d02e:	6879      	ldr	r1, [r7, #4]
 800d030:	4613      	mov	r3, r2
 800d032:	009b      	lsls	r3, r3, #2
 800d034:	4413      	add	r3, r2
 800d036:	009b      	lsls	r3, r3, #2
 800d038:	440b      	add	r3, r1
 800d03a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d03e:	2200      	movs	r2, #0
 800d040:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800d042:	4b29      	ldr	r3, [pc, #164]	@ (800d0e8 <USBD_CDC_DeInit+0x100>)
 800d044:	781b      	ldrb	r3, [r3, #0]
 800d046:	4619      	mov	r1, r3
 800d048:	6878      	ldr	r0, [r7, #4]
 800d04a:	f002 fadc 	bl	800f606 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800d04e:	4b26      	ldr	r3, [pc, #152]	@ (800d0e8 <USBD_CDC_DeInit+0x100>)
 800d050:	781b      	ldrb	r3, [r3, #0]
 800d052:	f003 020f 	and.w	r2, r3, #15
 800d056:	6879      	ldr	r1, [r7, #4]
 800d058:	4613      	mov	r3, r2
 800d05a:	009b      	lsls	r3, r3, #2
 800d05c:	4413      	add	r3, r2
 800d05e:	009b      	lsls	r3, r3, #2
 800d060:	440b      	add	r3, r1
 800d062:	3324      	adds	r3, #36	@ 0x24
 800d064:	2200      	movs	r2, #0
 800d066:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800d068:	4b1f      	ldr	r3, [pc, #124]	@ (800d0e8 <USBD_CDC_DeInit+0x100>)
 800d06a:	781b      	ldrb	r3, [r3, #0]
 800d06c:	f003 020f 	and.w	r2, r3, #15
 800d070:	6879      	ldr	r1, [r7, #4]
 800d072:	4613      	mov	r3, r2
 800d074:	009b      	lsls	r3, r3, #2
 800d076:	4413      	add	r3, r2
 800d078:	009b      	lsls	r3, r3, #2
 800d07a:	440b      	add	r3, r1
 800d07c:	3326      	adds	r3, #38	@ 0x26
 800d07e:	2200      	movs	r2, #0
 800d080:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	32b0      	adds	r2, #176	@ 0xb0
 800d08c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d090:	2b00      	cmp	r3, #0
 800d092:	d01f      	beq.n	800d0d4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d09a:	687a      	ldr	r2, [r7, #4]
 800d09c:	33b0      	adds	r3, #176	@ 0xb0
 800d09e:	009b      	lsls	r3, r3, #2
 800d0a0:	4413      	add	r3, r2
 800d0a2:	685b      	ldr	r3, [r3, #4]
 800d0a4:	685b      	ldr	r3, [r3, #4]
 800d0a6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	32b0      	adds	r2, #176	@ 0xb0
 800d0b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0b6:	4618      	mov	r0, r3
 800d0b8:	f002 fbb0 	bl	800f81c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	32b0      	adds	r2, #176	@ 0xb0
 800d0c6:	2100      	movs	r1, #0
 800d0c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d0d4:	2300      	movs	r3, #0
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	3708      	adds	r7, #8
 800d0da:	46bd      	mov	sp, r7
 800d0dc:	bd80      	pop	{r7, pc}
 800d0de:	bf00      	nop
 800d0e0:	2000010b 	.word	0x2000010b
 800d0e4:	2000010c 	.word	0x2000010c
 800d0e8:	2000010d 	.word	0x2000010d

0800d0ec <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b086      	sub	sp, #24
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	6078      	str	r0, [r7, #4]
 800d0f4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	32b0      	adds	r2, #176	@ 0xb0
 800d100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d104:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800d106:	2300      	movs	r3, #0
 800d108:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800d10a:	2300      	movs	r3, #0
 800d10c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800d10e:	2300      	movs	r3, #0
 800d110:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800d112:	693b      	ldr	r3, [r7, #16]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d101      	bne.n	800d11c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800d118:	2303      	movs	r3, #3
 800d11a:	e0bf      	b.n	800d29c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d11c:	683b      	ldr	r3, [r7, #0]
 800d11e:	781b      	ldrb	r3, [r3, #0]
 800d120:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d124:	2b00      	cmp	r3, #0
 800d126:	d050      	beq.n	800d1ca <USBD_CDC_Setup+0xde>
 800d128:	2b20      	cmp	r3, #32
 800d12a:	f040 80af 	bne.w	800d28c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	88db      	ldrh	r3, [r3, #6]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d03a      	beq.n	800d1ac <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	781b      	ldrb	r3, [r3, #0]
 800d13a:	b25b      	sxtb	r3, r3
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	da1b      	bge.n	800d178 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d146:	687a      	ldr	r2, [r7, #4]
 800d148:	33b0      	adds	r3, #176	@ 0xb0
 800d14a:	009b      	lsls	r3, r3, #2
 800d14c:	4413      	add	r3, r2
 800d14e:	685b      	ldr	r3, [r3, #4]
 800d150:	689b      	ldr	r3, [r3, #8]
 800d152:	683a      	ldr	r2, [r7, #0]
 800d154:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800d156:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d158:	683a      	ldr	r2, [r7, #0]
 800d15a:	88d2      	ldrh	r2, [r2, #6]
 800d15c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	88db      	ldrh	r3, [r3, #6]
 800d162:	2b07      	cmp	r3, #7
 800d164:	bf28      	it	cs
 800d166:	2307      	movcs	r3, #7
 800d168:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800d16a:	693b      	ldr	r3, [r7, #16]
 800d16c:	89fa      	ldrh	r2, [r7, #14]
 800d16e:	4619      	mov	r1, r3
 800d170:	6878      	ldr	r0, [r7, #4]
 800d172:	f001 fd93 	bl	800ec9c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800d176:	e090      	b.n	800d29a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	785a      	ldrb	r2, [r3, #1]
 800d17c:	693b      	ldr	r3, [r7, #16]
 800d17e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	88db      	ldrh	r3, [r3, #6]
 800d186:	2b3f      	cmp	r3, #63	@ 0x3f
 800d188:	d803      	bhi.n	800d192 <USBD_CDC_Setup+0xa6>
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	88db      	ldrh	r3, [r3, #6]
 800d18e:	b2da      	uxtb	r2, r3
 800d190:	e000      	b.n	800d194 <USBD_CDC_Setup+0xa8>
 800d192:	2240      	movs	r2, #64	@ 0x40
 800d194:	693b      	ldr	r3, [r7, #16]
 800d196:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800d19a:	6939      	ldr	r1, [r7, #16]
 800d19c:	693b      	ldr	r3, [r7, #16]
 800d19e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800d1a2:	461a      	mov	r2, r3
 800d1a4:	6878      	ldr	r0, [r7, #4]
 800d1a6:	f001 fda5 	bl	800ecf4 <USBD_CtlPrepareRx>
      break;
 800d1aa:	e076      	b.n	800d29a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d1b2:	687a      	ldr	r2, [r7, #4]
 800d1b4:	33b0      	adds	r3, #176	@ 0xb0
 800d1b6:	009b      	lsls	r3, r3, #2
 800d1b8:	4413      	add	r3, r2
 800d1ba:	685b      	ldr	r3, [r3, #4]
 800d1bc:	689b      	ldr	r3, [r3, #8]
 800d1be:	683a      	ldr	r2, [r7, #0]
 800d1c0:	7850      	ldrb	r0, [r2, #1]
 800d1c2:	2200      	movs	r2, #0
 800d1c4:	6839      	ldr	r1, [r7, #0]
 800d1c6:	4798      	blx	r3
      break;
 800d1c8:	e067      	b.n	800d29a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d1ca:	683b      	ldr	r3, [r7, #0]
 800d1cc:	785b      	ldrb	r3, [r3, #1]
 800d1ce:	2b0b      	cmp	r3, #11
 800d1d0:	d851      	bhi.n	800d276 <USBD_CDC_Setup+0x18a>
 800d1d2:	a201      	add	r2, pc, #4	@ (adr r2, 800d1d8 <USBD_CDC_Setup+0xec>)
 800d1d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1d8:	0800d209 	.word	0x0800d209
 800d1dc:	0800d285 	.word	0x0800d285
 800d1e0:	0800d277 	.word	0x0800d277
 800d1e4:	0800d277 	.word	0x0800d277
 800d1e8:	0800d277 	.word	0x0800d277
 800d1ec:	0800d277 	.word	0x0800d277
 800d1f0:	0800d277 	.word	0x0800d277
 800d1f4:	0800d277 	.word	0x0800d277
 800d1f8:	0800d277 	.word	0x0800d277
 800d1fc:	0800d277 	.word	0x0800d277
 800d200:	0800d233 	.word	0x0800d233
 800d204:	0800d25d 	.word	0x0800d25d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d20e:	b2db      	uxtb	r3, r3
 800d210:	2b03      	cmp	r3, #3
 800d212:	d107      	bne.n	800d224 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d214:	f107 030a 	add.w	r3, r7, #10
 800d218:	2202      	movs	r2, #2
 800d21a:	4619      	mov	r1, r3
 800d21c:	6878      	ldr	r0, [r7, #4]
 800d21e:	f001 fd3d 	bl	800ec9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d222:	e032      	b.n	800d28a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800d224:	6839      	ldr	r1, [r7, #0]
 800d226:	6878      	ldr	r0, [r7, #4]
 800d228:	f001 fcbb 	bl	800eba2 <USBD_CtlError>
            ret = USBD_FAIL;
 800d22c:	2303      	movs	r3, #3
 800d22e:	75fb      	strb	r3, [r7, #23]
          break;
 800d230:	e02b      	b.n	800d28a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d238:	b2db      	uxtb	r3, r3
 800d23a:	2b03      	cmp	r3, #3
 800d23c:	d107      	bne.n	800d24e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d23e:	f107 030d 	add.w	r3, r7, #13
 800d242:	2201      	movs	r2, #1
 800d244:	4619      	mov	r1, r3
 800d246:	6878      	ldr	r0, [r7, #4]
 800d248:	f001 fd28 	bl	800ec9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d24c:	e01d      	b.n	800d28a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800d24e:	6839      	ldr	r1, [r7, #0]
 800d250:	6878      	ldr	r0, [r7, #4]
 800d252:	f001 fca6 	bl	800eba2 <USBD_CtlError>
            ret = USBD_FAIL;
 800d256:	2303      	movs	r3, #3
 800d258:	75fb      	strb	r3, [r7, #23]
          break;
 800d25a:	e016      	b.n	800d28a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d262:	b2db      	uxtb	r3, r3
 800d264:	2b03      	cmp	r3, #3
 800d266:	d00f      	beq.n	800d288 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800d268:	6839      	ldr	r1, [r7, #0]
 800d26a:	6878      	ldr	r0, [r7, #4]
 800d26c:	f001 fc99 	bl	800eba2 <USBD_CtlError>
            ret = USBD_FAIL;
 800d270:	2303      	movs	r3, #3
 800d272:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d274:	e008      	b.n	800d288 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d276:	6839      	ldr	r1, [r7, #0]
 800d278:	6878      	ldr	r0, [r7, #4]
 800d27a:	f001 fc92 	bl	800eba2 <USBD_CtlError>
          ret = USBD_FAIL;
 800d27e:	2303      	movs	r3, #3
 800d280:	75fb      	strb	r3, [r7, #23]
          break;
 800d282:	e002      	b.n	800d28a <USBD_CDC_Setup+0x19e>
          break;
 800d284:	bf00      	nop
 800d286:	e008      	b.n	800d29a <USBD_CDC_Setup+0x1ae>
          break;
 800d288:	bf00      	nop
      }
      break;
 800d28a:	e006      	b.n	800d29a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800d28c:	6839      	ldr	r1, [r7, #0]
 800d28e:	6878      	ldr	r0, [r7, #4]
 800d290:	f001 fc87 	bl	800eba2 <USBD_CtlError>
      ret = USBD_FAIL;
 800d294:	2303      	movs	r3, #3
 800d296:	75fb      	strb	r3, [r7, #23]
      break;
 800d298:	bf00      	nop
  }

  return (uint8_t)ret;
 800d29a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d29c:	4618      	mov	r0, r3
 800d29e:	3718      	adds	r7, #24
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	bd80      	pop	{r7, pc}

0800d2a4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b084      	sub	sp, #16
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	6078      	str	r0, [r7, #4]
 800d2ac:	460b      	mov	r3, r1
 800d2ae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d2b6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	32b0      	adds	r2, #176	@ 0xb0
 800d2c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d101      	bne.n	800d2ce <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800d2ca:	2303      	movs	r3, #3
 800d2cc:	e065      	b.n	800d39a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	32b0      	adds	r2, #176	@ 0xb0
 800d2d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2dc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800d2de:	78fb      	ldrb	r3, [r7, #3]
 800d2e0:	f003 020f 	and.w	r2, r3, #15
 800d2e4:	6879      	ldr	r1, [r7, #4]
 800d2e6:	4613      	mov	r3, r2
 800d2e8:	009b      	lsls	r3, r3, #2
 800d2ea:	4413      	add	r3, r2
 800d2ec:	009b      	lsls	r3, r3, #2
 800d2ee:	440b      	add	r3, r1
 800d2f0:	3318      	adds	r3, #24
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d02f      	beq.n	800d358 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800d2f8:	78fb      	ldrb	r3, [r7, #3]
 800d2fa:	f003 020f 	and.w	r2, r3, #15
 800d2fe:	6879      	ldr	r1, [r7, #4]
 800d300:	4613      	mov	r3, r2
 800d302:	009b      	lsls	r3, r3, #2
 800d304:	4413      	add	r3, r2
 800d306:	009b      	lsls	r3, r3, #2
 800d308:	440b      	add	r3, r1
 800d30a:	3318      	adds	r3, #24
 800d30c:	681a      	ldr	r2, [r3, #0]
 800d30e:	78fb      	ldrb	r3, [r7, #3]
 800d310:	f003 010f 	and.w	r1, r3, #15
 800d314:	68f8      	ldr	r0, [r7, #12]
 800d316:	460b      	mov	r3, r1
 800d318:	00db      	lsls	r3, r3, #3
 800d31a:	440b      	add	r3, r1
 800d31c:	009b      	lsls	r3, r3, #2
 800d31e:	4403      	add	r3, r0
 800d320:	331c      	adds	r3, #28
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	fbb2 f1f3 	udiv	r1, r2, r3
 800d328:	fb01 f303 	mul.w	r3, r1, r3
 800d32c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d112      	bne.n	800d358 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800d332:	78fb      	ldrb	r3, [r7, #3]
 800d334:	f003 020f 	and.w	r2, r3, #15
 800d338:	6879      	ldr	r1, [r7, #4]
 800d33a:	4613      	mov	r3, r2
 800d33c:	009b      	lsls	r3, r3, #2
 800d33e:	4413      	add	r3, r2
 800d340:	009b      	lsls	r3, r3, #2
 800d342:	440b      	add	r3, r1
 800d344:	3318      	adds	r3, #24
 800d346:	2200      	movs	r2, #0
 800d348:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d34a:	78f9      	ldrb	r1, [r7, #3]
 800d34c:	2300      	movs	r3, #0
 800d34e:	2200      	movs	r2, #0
 800d350:	6878      	ldr	r0, [r7, #4]
 800d352:	f002 fa00 	bl	800f756 <USBD_LL_Transmit>
 800d356:	e01f      	b.n	800d398 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800d358:	68bb      	ldr	r3, [r7, #8]
 800d35a:	2200      	movs	r2, #0
 800d35c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d366:	687a      	ldr	r2, [r7, #4]
 800d368:	33b0      	adds	r3, #176	@ 0xb0
 800d36a:	009b      	lsls	r3, r3, #2
 800d36c:	4413      	add	r3, r2
 800d36e:	685b      	ldr	r3, [r3, #4]
 800d370:	691b      	ldr	r3, [r3, #16]
 800d372:	2b00      	cmp	r3, #0
 800d374:	d010      	beq.n	800d398 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d37c:	687a      	ldr	r2, [r7, #4]
 800d37e:	33b0      	adds	r3, #176	@ 0xb0
 800d380:	009b      	lsls	r3, r3, #2
 800d382:	4413      	add	r3, r2
 800d384:	685b      	ldr	r3, [r3, #4]
 800d386:	691b      	ldr	r3, [r3, #16]
 800d388:	68ba      	ldr	r2, [r7, #8]
 800d38a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800d38e:	68ba      	ldr	r2, [r7, #8]
 800d390:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800d394:	78fa      	ldrb	r2, [r7, #3]
 800d396:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d398:	2300      	movs	r3, #0
}
 800d39a:	4618      	mov	r0, r3
 800d39c:	3710      	adds	r7, #16
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	bd80      	pop	{r7, pc}

0800d3a2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d3a2:	b580      	push	{r7, lr}
 800d3a4:	b084      	sub	sp, #16
 800d3a6:	af00      	add	r7, sp, #0
 800d3a8:	6078      	str	r0, [r7, #4]
 800d3aa:	460b      	mov	r3, r1
 800d3ac:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	32b0      	adds	r2, #176	@ 0xb0
 800d3b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3bc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	32b0      	adds	r2, #176	@ 0xb0
 800d3c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d101      	bne.n	800d3d4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800d3d0:	2303      	movs	r3, #3
 800d3d2:	e01a      	b.n	800d40a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d3d4:	78fb      	ldrb	r3, [r7, #3]
 800d3d6:	4619      	mov	r1, r3
 800d3d8:	6878      	ldr	r0, [r7, #4]
 800d3da:	f002 f9fe 	bl	800f7da <USBD_LL_GetRxDataSize>
 800d3de:	4602      	mov	r2, r0
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d3ec:	687a      	ldr	r2, [r7, #4]
 800d3ee:	33b0      	adds	r3, #176	@ 0xb0
 800d3f0:	009b      	lsls	r3, r3, #2
 800d3f2:	4413      	add	r3, r2
 800d3f4:	685b      	ldr	r3, [r3, #4]
 800d3f6:	68db      	ldr	r3, [r3, #12]
 800d3f8:	68fa      	ldr	r2, [r7, #12]
 800d3fa:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800d3fe:	68fa      	ldr	r2, [r7, #12]
 800d400:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800d404:	4611      	mov	r1, r2
 800d406:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d408:	2300      	movs	r3, #0
}
 800d40a:	4618      	mov	r0, r3
 800d40c:	3710      	adds	r7, #16
 800d40e:	46bd      	mov	sp, r7
 800d410:	bd80      	pop	{r7, pc}

0800d412 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d412:	b580      	push	{r7, lr}
 800d414:	b084      	sub	sp, #16
 800d416:	af00      	add	r7, sp, #0
 800d418:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	32b0      	adds	r2, #176	@ 0xb0
 800d424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d428:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d101      	bne.n	800d434 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d430:	2303      	movs	r3, #3
 800d432:	e024      	b.n	800d47e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d43a:	687a      	ldr	r2, [r7, #4]
 800d43c:	33b0      	adds	r3, #176	@ 0xb0
 800d43e:	009b      	lsls	r3, r3, #2
 800d440:	4413      	add	r3, r2
 800d442:	685b      	ldr	r3, [r3, #4]
 800d444:	2b00      	cmp	r3, #0
 800d446:	d019      	beq.n	800d47c <USBD_CDC_EP0_RxReady+0x6a>
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800d44e:	2bff      	cmp	r3, #255	@ 0xff
 800d450:	d014      	beq.n	800d47c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d458:	687a      	ldr	r2, [r7, #4]
 800d45a:	33b0      	adds	r3, #176	@ 0xb0
 800d45c:	009b      	lsls	r3, r3, #2
 800d45e:	4413      	add	r3, r2
 800d460:	685b      	ldr	r3, [r3, #4]
 800d462:	689b      	ldr	r3, [r3, #8]
 800d464:	68fa      	ldr	r2, [r7, #12]
 800d466:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800d46a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800d46c:	68fa      	ldr	r2, [r7, #12]
 800d46e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800d472:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	22ff      	movs	r2, #255	@ 0xff
 800d478:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800d47c:	2300      	movs	r3, #0
}
 800d47e:	4618      	mov	r0, r3
 800d480:	3710      	adds	r7, #16
 800d482:	46bd      	mov	sp, r7
 800d484:	bd80      	pop	{r7, pc}
	...

0800d488 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d488:	b580      	push	{r7, lr}
 800d48a:	b086      	sub	sp, #24
 800d48c:	af00      	add	r7, sp, #0
 800d48e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d490:	2182      	movs	r1, #130	@ 0x82
 800d492:	4818      	ldr	r0, [pc, #96]	@ (800d4f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d494:	f000 fd4f 	bl	800df36 <USBD_GetEpDesc>
 800d498:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d49a:	2101      	movs	r1, #1
 800d49c:	4815      	ldr	r0, [pc, #84]	@ (800d4f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d49e:	f000 fd4a 	bl	800df36 <USBD_GetEpDesc>
 800d4a2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d4a4:	2181      	movs	r1, #129	@ 0x81
 800d4a6:	4813      	ldr	r0, [pc, #76]	@ (800d4f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d4a8:	f000 fd45 	bl	800df36 <USBD_GetEpDesc>
 800d4ac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d4ae:	697b      	ldr	r3, [r7, #20]
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d002      	beq.n	800d4ba <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d4b4:	697b      	ldr	r3, [r7, #20]
 800d4b6:	2210      	movs	r2, #16
 800d4b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d4ba:	693b      	ldr	r3, [r7, #16]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d006      	beq.n	800d4ce <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d4c0:	693b      	ldr	r3, [r7, #16]
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d4c8:	711a      	strb	r2, [r3, #4]
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d006      	beq.n	800d4e2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d4dc:	711a      	strb	r2, [r3, #4]
 800d4de:	2200      	movs	r2, #0
 800d4e0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	2243      	movs	r2, #67	@ 0x43
 800d4e6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d4e8:	4b02      	ldr	r3, [pc, #8]	@ (800d4f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	3718      	adds	r7, #24
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	bd80      	pop	{r7, pc}
 800d4f2:	bf00      	nop
 800d4f4:	200000c8 	.word	0x200000c8

0800d4f8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d4f8:	b580      	push	{r7, lr}
 800d4fa:	b086      	sub	sp, #24
 800d4fc:	af00      	add	r7, sp, #0
 800d4fe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d500:	2182      	movs	r1, #130	@ 0x82
 800d502:	4818      	ldr	r0, [pc, #96]	@ (800d564 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d504:	f000 fd17 	bl	800df36 <USBD_GetEpDesc>
 800d508:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d50a:	2101      	movs	r1, #1
 800d50c:	4815      	ldr	r0, [pc, #84]	@ (800d564 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d50e:	f000 fd12 	bl	800df36 <USBD_GetEpDesc>
 800d512:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d514:	2181      	movs	r1, #129	@ 0x81
 800d516:	4813      	ldr	r0, [pc, #76]	@ (800d564 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d518:	f000 fd0d 	bl	800df36 <USBD_GetEpDesc>
 800d51c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d51e:	697b      	ldr	r3, [r7, #20]
 800d520:	2b00      	cmp	r3, #0
 800d522:	d002      	beq.n	800d52a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800d524:	697b      	ldr	r3, [r7, #20]
 800d526:	2210      	movs	r2, #16
 800d528:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d52a:	693b      	ldr	r3, [r7, #16]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d006      	beq.n	800d53e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d530:	693b      	ldr	r3, [r7, #16]
 800d532:	2200      	movs	r2, #0
 800d534:	711a      	strb	r2, [r3, #4]
 800d536:	2200      	movs	r2, #0
 800d538:	f042 0202 	orr.w	r2, r2, #2
 800d53c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	2b00      	cmp	r3, #0
 800d542:	d006      	beq.n	800d552 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	2200      	movs	r2, #0
 800d548:	711a      	strb	r2, [r3, #4]
 800d54a:	2200      	movs	r2, #0
 800d54c:	f042 0202 	orr.w	r2, r2, #2
 800d550:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	2243      	movs	r2, #67	@ 0x43
 800d556:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d558:	4b02      	ldr	r3, [pc, #8]	@ (800d564 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800d55a:	4618      	mov	r0, r3
 800d55c:	3718      	adds	r7, #24
 800d55e:	46bd      	mov	sp, r7
 800d560:	bd80      	pop	{r7, pc}
 800d562:	bf00      	nop
 800d564:	200000c8 	.word	0x200000c8

0800d568 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	b086      	sub	sp, #24
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d570:	2182      	movs	r1, #130	@ 0x82
 800d572:	4818      	ldr	r0, [pc, #96]	@ (800d5d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d574:	f000 fcdf 	bl	800df36 <USBD_GetEpDesc>
 800d578:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d57a:	2101      	movs	r1, #1
 800d57c:	4815      	ldr	r0, [pc, #84]	@ (800d5d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d57e:	f000 fcda 	bl	800df36 <USBD_GetEpDesc>
 800d582:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d584:	2181      	movs	r1, #129	@ 0x81
 800d586:	4813      	ldr	r0, [pc, #76]	@ (800d5d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d588:	f000 fcd5 	bl	800df36 <USBD_GetEpDesc>
 800d58c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d58e:	697b      	ldr	r3, [r7, #20]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d002      	beq.n	800d59a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d594:	697b      	ldr	r3, [r7, #20]
 800d596:	2210      	movs	r2, #16
 800d598:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d59a:	693b      	ldr	r3, [r7, #16]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d006      	beq.n	800d5ae <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d5a0:	693b      	ldr	r3, [r7, #16]
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d5a8:	711a      	strb	r2, [r3, #4]
 800d5aa:	2200      	movs	r2, #0
 800d5ac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d006      	beq.n	800d5c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	2200      	movs	r2, #0
 800d5b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d5bc:	711a      	strb	r2, [r3, #4]
 800d5be:	2200      	movs	r2, #0
 800d5c0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	2243      	movs	r2, #67	@ 0x43
 800d5c6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d5c8:	4b02      	ldr	r3, [pc, #8]	@ (800d5d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	3718      	adds	r7, #24
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	bd80      	pop	{r7, pc}
 800d5d2:	bf00      	nop
 800d5d4:	200000c8 	.word	0x200000c8

0800d5d8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d5d8:	b480      	push	{r7}
 800d5da:	b083      	sub	sp, #12
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	220a      	movs	r2, #10
 800d5e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d5e6:	4b03      	ldr	r3, [pc, #12]	@ (800d5f4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	370c      	adds	r7, #12
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f2:	4770      	bx	lr
 800d5f4:	20000084 	.word	0x20000084

0800d5f8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d5f8:	b480      	push	{r7}
 800d5fa:	b083      	sub	sp, #12
 800d5fc:	af00      	add	r7, sp, #0
 800d5fe:	6078      	str	r0, [r7, #4]
 800d600:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d101      	bne.n	800d60c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d608:	2303      	movs	r3, #3
 800d60a:	e009      	b.n	800d620 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d612:	687a      	ldr	r2, [r7, #4]
 800d614:	33b0      	adds	r3, #176	@ 0xb0
 800d616:	009b      	lsls	r3, r3, #2
 800d618:	4413      	add	r3, r2
 800d61a:	683a      	ldr	r2, [r7, #0]
 800d61c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800d61e:	2300      	movs	r3, #0
}
 800d620:	4618      	mov	r0, r3
 800d622:	370c      	adds	r7, #12
 800d624:	46bd      	mov	sp, r7
 800d626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62a:	4770      	bx	lr

0800d62c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d62c:	b480      	push	{r7}
 800d62e:	b087      	sub	sp, #28
 800d630:	af00      	add	r7, sp, #0
 800d632:	60f8      	str	r0, [r7, #12]
 800d634:	60b9      	str	r1, [r7, #8]
 800d636:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	32b0      	adds	r2, #176	@ 0xb0
 800d642:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d646:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d648:	697b      	ldr	r3, [r7, #20]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d101      	bne.n	800d652 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d64e:	2303      	movs	r3, #3
 800d650:	e008      	b.n	800d664 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800d652:	697b      	ldr	r3, [r7, #20]
 800d654:	68ba      	ldr	r2, [r7, #8]
 800d656:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800d65a:	697b      	ldr	r3, [r7, #20]
 800d65c:	687a      	ldr	r2, [r7, #4]
 800d65e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800d662:	2300      	movs	r3, #0
}
 800d664:	4618      	mov	r0, r3
 800d666:	371c      	adds	r7, #28
 800d668:	46bd      	mov	sp, r7
 800d66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66e:	4770      	bx	lr

0800d670 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d670:	b480      	push	{r7}
 800d672:	b085      	sub	sp, #20
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
 800d678:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	32b0      	adds	r2, #176	@ 0xb0
 800d684:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d688:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d101      	bne.n	800d694 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800d690:	2303      	movs	r3, #3
 800d692:	e004      	b.n	800d69e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	683a      	ldr	r2, [r7, #0]
 800d698:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800d69c:	2300      	movs	r3, #0
}
 800d69e:	4618      	mov	r0, r3
 800d6a0:	3714      	adds	r7, #20
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a8:	4770      	bx	lr
	...

0800d6ac <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b084      	sub	sp, #16
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	32b0      	adds	r2, #176	@ 0xb0
 800d6be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6c2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800d6c4:	2301      	movs	r3, #1
 800d6c6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d6c8:	68bb      	ldr	r3, [r7, #8]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d101      	bne.n	800d6d2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d6ce:	2303      	movs	r3, #3
 800d6d0:	e025      	b.n	800d71e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800d6d2:	68bb      	ldr	r3, [r7, #8]
 800d6d4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d11f      	bne.n	800d71c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800d6dc:	68bb      	ldr	r3, [r7, #8]
 800d6de:	2201      	movs	r2, #1
 800d6e0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800d6e4:	4b10      	ldr	r3, [pc, #64]	@ (800d728 <USBD_CDC_TransmitPacket+0x7c>)
 800d6e6:	781b      	ldrb	r3, [r3, #0]
 800d6e8:	f003 020f 	and.w	r2, r3, #15
 800d6ec:	68bb      	ldr	r3, [r7, #8]
 800d6ee:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800d6f2:	6878      	ldr	r0, [r7, #4]
 800d6f4:	4613      	mov	r3, r2
 800d6f6:	009b      	lsls	r3, r3, #2
 800d6f8:	4413      	add	r3, r2
 800d6fa:	009b      	lsls	r3, r3, #2
 800d6fc:	4403      	add	r3, r0
 800d6fe:	3318      	adds	r3, #24
 800d700:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800d702:	4b09      	ldr	r3, [pc, #36]	@ (800d728 <USBD_CDC_TransmitPacket+0x7c>)
 800d704:	7819      	ldrb	r1, [r3, #0]
 800d706:	68bb      	ldr	r3, [r7, #8]
 800d708:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800d70c:	68bb      	ldr	r3, [r7, #8]
 800d70e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800d712:	6878      	ldr	r0, [r7, #4]
 800d714:	f002 f81f 	bl	800f756 <USBD_LL_Transmit>

    ret = USBD_OK;
 800d718:	2300      	movs	r3, #0
 800d71a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800d71c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d71e:	4618      	mov	r0, r3
 800d720:	3710      	adds	r7, #16
 800d722:	46bd      	mov	sp, r7
 800d724:	bd80      	pop	{r7, pc}
 800d726:	bf00      	nop
 800d728:	2000010b 	.word	0x2000010b

0800d72c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d72c:	b580      	push	{r7, lr}
 800d72e:	b084      	sub	sp, #16
 800d730:	af00      	add	r7, sp, #0
 800d732:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	32b0      	adds	r2, #176	@ 0xb0
 800d73e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d742:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	32b0      	adds	r2, #176	@ 0xb0
 800d74e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d101      	bne.n	800d75a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800d756:	2303      	movs	r3, #3
 800d758:	e018      	b.n	800d78c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	7c1b      	ldrb	r3, [r3, #16]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d10a      	bne.n	800d778 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d762:	4b0c      	ldr	r3, [pc, #48]	@ (800d794 <USBD_CDC_ReceivePacket+0x68>)
 800d764:	7819      	ldrb	r1, [r3, #0]
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d76c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d770:	6878      	ldr	r0, [r7, #4]
 800d772:	f002 f811 	bl	800f798 <USBD_LL_PrepareReceive>
 800d776:	e008      	b.n	800d78a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d778:	4b06      	ldr	r3, [pc, #24]	@ (800d794 <USBD_CDC_ReceivePacket+0x68>)
 800d77a:	7819      	ldrb	r1, [r3, #0]
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d782:	2340      	movs	r3, #64	@ 0x40
 800d784:	6878      	ldr	r0, [r7, #4]
 800d786:	f002 f807 	bl	800f798 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d78a:	2300      	movs	r3, #0
}
 800d78c:	4618      	mov	r0, r3
 800d78e:	3710      	adds	r7, #16
 800d790:	46bd      	mov	sp, r7
 800d792:	bd80      	pop	{r7, pc}
 800d794:	2000010c 	.word	0x2000010c

0800d798 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b086      	sub	sp, #24
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	60f8      	str	r0, [r7, #12]
 800d7a0:	60b9      	str	r1, [r7, #8]
 800d7a2:	4613      	mov	r3, r2
 800d7a4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d101      	bne.n	800d7b0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d7ac:	2303      	movs	r3, #3
 800d7ae:	e01f      	b.n	800d7f0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	2200      	movs	r2, #0
 800d7b4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	2200      	movs	r2, #0
 800d7bc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d7c8:	68bb      	ldr	r3, [r7, #8]
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d003      	beq.n	800d7d6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	68ba      	ldr	r2, [r7, #8]
 800d7d2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	2201      	movs	r2, #1
 800d7da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	79fa      	ldrb	r2, [r7, #7]
 800d7e2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d7e4:	68f8      	ldr	r0, [r7, #12]
 800d7e6:	f001 fe81 	bl	800f4ec <USBD_LL_Init>
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d7ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	3718      	adds	r7, #24
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	bd80      	pop	{r7, pc}

0800d7f8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b084      	sub	sp, #16
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
 800d800:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d802:	2300      	movs	r3, #0
 800d804:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d806:	683b      	ldr	r3, [r7, #0]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d101      	bne.n	800d810 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d80c:	2303      	movs	r3, #3
 800d80e:	e025      	b.n	800d85c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	683a      	ldr	r2, [r7, #0]
 800d814:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	32ae      	adds	r2, #174	@ 0xae
 800d822:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d00f      	beq.n	800d84c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	32ae      	adds	r2, #174	@ 0xae
 800d836:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d83a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d83c:	f107 020e 	add.w	r2, r7, #14
 800d840:	4610      	mov	r0, r2
 800d842:	4798      	blx	r3
 800d844:	4602      	mov	r2, r0
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d852:	1c5a      	adds	r2, r3, #1
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800d85a:	2300      	movs	r3, #0
}
 800d85c:	4618      	mov	r0, r3
 800d85e:	3710      	adds	r7, #16
 800d860:	46bd      	mov	sp, r7
 800d862:	bd80      	pop	{r7, pc}

0800d864 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d864:	b580      	push	{r7, lr}
 800d866:	b082      	sub	sp, #8
 800d868:	af00      	add	r7, sp, #0
 800d86a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d86c:	6878      	ldr	r0, [r7, #4]
 800d86e:	f001 fe89 	bl	800f584 <USBD_LL_Start>
 800d872:	4603      	mov	r3, r0
}
 800d874:	4618      	mov	r0, r3
 800d876:	3708      	adds	r7, #8
 800d878:	46bd      	mov	sp, r7
 800d87a:	bd80      	pop	{r7, pc}

0800d87c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800d87c:	b480      	push	{r7}
 800d87e:	b083      	sub	sp, #12
 800d880:	af00      	add	r7, sp, #0
 800d882:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d884:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800d886:	4618      	mov	r0, r3
 800d888:	370c      	adds	r7, #12
 800d88a:	46bd      	mov	sp, r7
 800d88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d890:	4770      	bx	lr

0800d892 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d892:	b580      	push	{r7, lr}
 800d894:	b084      	sub	sp, #16
 800d896:	af00      	add	r7, sp, #0
 800d898:	6078      	str	r0, [r7, #4]
 800d89a:	460b      	mov	r3, r1
 800d89c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d89e:	2300      	movs	r3, #0
 800d8a0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d009      	beq.n	800d8c0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	78fa      	ldrb	r2, [r7, #3]
 800d8b6:	4611      	mov	r1, r2
 800d8b8:	6878      	ldr	r0, [r7, #4]
 800d8ba:	4798      	blx	r3
 800d8bc:	4603      	mov	r3, r0
 800d8be:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d8c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	3710      	adds	r7, #16
 800d8c6:	46bd      	mov	sp, r7
 800d8c8:	bd80      	pop	{r7, pc}

0800d8ca <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d8ca:	b580      	push	{r7, lr}
 800d8cc:	b084      	sub	sp, #16
 800d8ce:	af00      	add	r7, sp, #0
 800d8d0:	6078      	str	r0, [r7, #4]
 800d8d2:	460b      	mov	r3, r1
 800d8d4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8e0:	685b      	ldr	r3, [r3, #4]
 800d8e2:	78fa      	ldrb	r2, [r7, #3]
 800d8e4:	4611      	mov	r1, r2
 800d8e6:	6878      	ldr	r0, [r7, #4]
 800d8e8:	4798      	blx	r3
 800d8ea:	4603      	mov	r3, r0
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d001      	beq.n	800d8f4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800d8f0:	2303      	movs	r3, #3
 800d8f2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d8f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	3710      	adds	r7, #16
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	bd80      	pop	{r7, pc}

0800d8fe <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d8fe:	b580      	push	{r7, lr}
 800d900:	b084      	sub	sp, #16
 800d902:	af00      	add	r7, sp, #0
 800d904:	6078      	str	r0, [r7, #4]
 800d906:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d90e:	6839      	ldr	r1, [r7, #0]
 800d910:	4618      	mov	r0, r3
 800d912:	f001 f90c 	bl	800eb2e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	2201      	movs	r2, #1
 800d91a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800d924:	461a      	mov	r2, r3
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d932:	f003 031f 	and.w	r3, r3, #31
 800d936:	2b02      	cmp	r3, #2
 800d938:	d01a      	beq.n	800d970 <USBD_LL_SetupStage+0x72>
 800d93a:	2b02      	cmp	r3, #2
 800d93c:	d822      	bhi.n	800d984 <USBD_LL_SetupStage+0x86>
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d002      	beq.n	800d948 <USBD_LL_SetupStage+0x4a>
 800d942:	2b01      	cmp	r3, #1
 800d944:	d00a      	beq.n	800d95c <USBD_LL_SetupStage+0x5e>
 800d946:	e01d      	b.n	800d984 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d94e:	4619      	mov	r1, r3
 800d950:	6878      	ldr	r0, [r7, #4]
 800d952:	f000 fb63 	bl	800e01c <USBD_StdDevReq>
 800d956:	4603      	mov	r3, r0
 800d958:	73fb      	strb	r3, [r7, #15]
      break;
 800d95a:	e020      	b.n	800d99e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d962:	4619      	mov	r1, r3
 800d964:	6878      	ldr	r0, [r7, #4]
 800d966:	f000 fbcb 	bl	800e100 <USBD_StdItfReq>
 800d96a:	4603      	mov	r3, r0
 800d96c:	73fb      	strb	r3, [r7, #15]
      break;
 800d96e:	e016      	b.n	800d99e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d976:	4619      	mov	r1, r3
 800d978:	6878      	ldr	r0, [r7, #4]
 800d97a:	f000 fc2d 	bl	800e1d8 <USBD_StdEPReq>
 800d97e:	4603      	mov	r3, r0
 800d980:	73fb      	strb	r3, [r7, #15]
      break;
 800d982:	e00c      	b.n	800d99e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d98a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d98e:	b2db      	uxtb	r3, r3
 800d990:	4619      	mov	r1, r3
 800d992:	6878      	ldr	r0, [r7, #4]
 800d994:	f001 fe56 	bl	800f644 <USBD_LL_StallEP>
 800d998:	4603      	mov	r3, r0
 800d99a:	73fb      	strb	r3, [r7, #15]
      break;
 800d99c:	bf00      	nop
  }

  return ret;
 800d99e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	3710      	adds	r7, #16
 800d9a4:	46bd      	mov	sp, r7
 800d9a6:	bd80      	pop	{r7, pc}

0800d9a8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d9a8:	b580      	push	{r7, lr}
 800d9aa:	b086      	sub	sp, #24
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	60f8      	str	r0, [r7, #12]
 800d9b0:	460b      	mov	r3, r1
 800d9b2:	607a      	str	r2, [r7, #4]
 800d9b4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800d9ba:	7afb      	ldrb	r3, [r7, #11]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d16e      	bne.n	800da9e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800d9c6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d9ce:	2b03      	cmp	r3, #3
 800d9d0:	f040 8098 	bne.w	800db04 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800d9d4:	693b      	ldr	r3, [r7, #16]
 800d9d6:	689a      	ldr	r2, [r3, #8]
 800d9d8:	693b      	ldr	r3, [r7, #16]
 800d9da:	68db      	ldr	r3, [r3, #12]
 800d9dc:	429a      	cmp	r2, r3
 800d9de:	d913      	bls.n	800da08 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800d9e0:	693b      	ldr	r3, [r7, #16]
 800d9e2:	689a      	ldr	r2, [r3, #8]
 800d9e4:	693b      	ldr	r3, [r7, #16]
 800d9e6:	68db      	ldr	r3, [r3, #12]
 800d9e8:	1ad2      	subs	r2, r2, r3
 800d9ea:	693b      	ldr	r3, [r7, #16]
 800d9ec:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d9ee:	693b      	ldr	r3, [r7, #16]
 800d9f0:	68da      	ldr	r2, [r3, #12]
 800d9f2:	693b      	ldr	r3, [r7, #16]
 800d9f4:	689b      	ldr	r3, [r3, #8]
 800d9f6:	4293      	cmp	r3, r2
 800d9f8:	bf28      	it	cs
 800d9fa:	4613      	movcs	r3, r2
 800d9fc:	461a      	mov	r2, r3
 800d9fe:	6879      	ldr	r1, [r7, #4]
 800da00:	68f8      	ldr	r0, [r7, #12]
 800da02:	f001 f994 	bl	800ed2e <USBD_CtlContinueRx>
 800da06:	e07d      	b.n	800db04 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800da0e:	f003 031f 	and.w	r3, r3, #31
 800da12:	2b02      	cmp	r3, #2
 800da14:	d014      	beq.n	800da40 <USBD_LL_DataOutStage+0x98>
 800da16:	2b02      	cmp	r3, #2
 800da18:	d81d      	bhi.n	800da56 <USBD_LL_DataOutStage+0xae>
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d002      	beq.n	800da24 <USBD_LL_DataOutStage+0x7c>
 800da1e:	2b01      	cmp	r3, #1
 800da20:	d003      	beq.n	800da2a <USBD_LL_DataOutStage+0x82>
 800da22:	e018      	b.n	800da56 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800da24:	2300      	movs	r3, #0
 800da26:	75bb      	strb	r3, [r7, #22]
            break;
 800da28:	e018      	b.n	800da5c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800da30:	b2db      	uxtb	r3, r3
 800da32:	4619      	mov	r1, r3
 800da34:	68f8      	ldr	r0, [r7, #12]
 800da36:	f000 fa64 	bl	800df02 <USBD_CoreFindIF>
 800da3a:	4603      	mov	r3, r0
 800da3c:	75bb      	strb	r3, [r7, #22]
            break;
 800da3e:	e00d      	b.n	800da5c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800da46:	b2db      	uxtb	r3, r3
 800da48:	4619      	mov	r1, r3
 800da4a:	68f8      	ldr	r0, [r7, #12]
 800da4c:	f000 fa66 	bl	800df1c <USBD_CoreFindEP>
 800da50:	4603      	mov	r3, r0
 800da52:	75bb      	strb	r3, [r7, #22]
            break;
 800da54:	e002      	b.n	800da5c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800da56:	2300      	movs	r3, #0
 800da58:	75bb      	strb	r3, [r7, #22]
            break;
 800da5a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800da5c:	7dbb      	ldrb	r3, [r7, #22]
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d119      	bne.n	800da96 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da68:	b2db      	uxtb	r3, r3
 800da6a:	2b03      	cmp	r3, #3
 800da6c:	d113      	bne.n	800da96 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800da6e:	7dba      	ldrb	r2, [r7, #22]
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	32ae      	adds	r2, #174	@ 0xae
 800da74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da78:	691b      	ldr	r3, [r3, #16]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d00b      	beq.n	800da96 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800da7e:	7dba      	ldrb	r2, [r7, #22]
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800da86:	7dba      	ldrb	r2, [r7, #22]
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	32ae      	adds	r2, #174	@ 0xae
 800da8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da90:	691b      	ldr	r3, [r3, #16]
 800da92:	68f8      	ldr	r0, [r7, #12]
 800da94:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800da96:	68f8      	ldr	r0, [r7, #12]
 800da98:	f001 f95a 	bl	800ed50 <USBD_CtlSendStatus>
 800da9c:	e032      	b.n	800db04 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800da9e:	7afb      	ldrb	r3, [r7, #11]
 800daa0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800daa4:	b2db      	uxtb	r3, r3
 800daa6:	4619      	mov	r1, r3
 800daa8:	68f8      	ldr	r0, [r7, #12]
 800daaa:	f000 fa37 	bl	800df1c <USBD_CoreFindEP>
 800daae:	4603      	mov	r3, r0
 800dab0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dab2:	7dbb      	ldrb	r3, [r7, #22]
 800dab4:	2bff      	cmp	r3, #255	@ 0xff
 800dab6:	d025      	beq.n	800db04 <USBD_LL_DataOutStage+0x15c>
 800dab8:	7dbb      	ldrb	r3, [r7, #22]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d122      	bne.n	800db04 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dac4:	b2db      	uxtb	r3, r3
 800dac6:	2b03      	cmp	r3, #3
 800dac8:	d117      	bne.n	800dafa <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800daca:	7dba      	ldrb	r2, [r7, #22]
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	32ae      	adds	r2, #174	@ 0xae
 800dad0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dad4:	699b      	ldr	r3, [r3, #24]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d00f      	beq.n	800dafa <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800dada:	7dba      	ldrb	r2, [r7, #22]
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800dae2:	7dba      	ldrb	r2, [r7, #22]
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	32ae      	adds	r2, #174	@ 0xae
 800dae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800daec:	699b      	ldr	r3, [r3, #24]
 800daee:	7afa      	ldrb	r2, [r7, #11]
 800daf0:	4611      	mov	r1, r2
 800daf2:	68f8      	ldr	r0, [r7, #12]
 800daf4:	4798      	blx	r3
 800daf6:	4603      	mov	r3, r0
 800daf8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800dafa:	7dfb      	ldrb	r3, [r7, #23]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d001      	beq.n	800db04 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800db00:	7dfb      	ldrb	r3, [r7, #23]
 800db02:	e000      	b.n	800db06 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800db04:	2300      	movs	r3, #0
}
 800db06:	4618      	mov	r0, r3
 800db08:	3718      	adds	r7, #24
 800db0a:	46bd      	mov	sp, r7
 800db0c:	bd80      	pop	{r7, pc}

0800db0e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800db0e:	b580      	push	{r7, lr}
 800db10:	b086      	sub	sp, #24
 800db12:	af00      	add	r7, sp, #0
 800db14:	60f8      	str	r0, [r7, #12]
 800db16:	460b      	mov	r3, r1
 800db18:	607a      	str	r2, [r7, #4]
 800db1a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800db1c:	7afb      	ldrb	r3, [r7, #11]
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d16f      	bne.n	800dc02 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	3314      	adds	r3, #20
 800db26:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800db2e:	2b02      	cmp	r3, #2
 800db30:	d15a      	bne.n	800dbe8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800db32:	693b      	ldr	r3, [r7, #16]
 800db34:	689a      	ldr	r2, [r3, #8]
 800db36:	693b      	ldr	r3, [r7, #16]
 800db38:	68db      	ldr	r3, [r3, #12]
 800db3a:	429a      	cmp	r2, r3
 800db3c:	d914      	bls.n	800db68 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800db3e:	693b      	ldr	r3, [r7, #16]
 800db40:	689a      	ldr	r2, [r3, #8]
 800db42:	693b      	ldr	r3, [r7, #16]
 800db44:	68db      	ldr	r3, [r3, #12]
 800db46:	1ad2      	subs	r2, r2, r3
 800db48:	693b      	ldr	r3, [r7, #16]
 800db4a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800db4c:	693b      	ldr	r3, [r7, #16]
 800db4e:	689b      	ldr	r3, [r3, #8]
 800db50:	461a      	mov	r2, r3
 800db52:	6879      	ldr	r1, [r7, #4]
 800db54:	68f8      	ldr	r0, [r7, #12]
 800db56:	f001 f8bc 	bl	800ecd2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800db5a:	2300      	movs	r3, #0
 800db5c:	2200      	movs	r2, #0
 800db5e:	2100      	movs	r1, #0
 800db60:	68f8      	ldr	r0, [r7, #12]
 800db62:	f001 fe19 	bl	800f798 <USBD_LL_PrepareReceive>
 800db66:	e03f      	b.n	800dbe8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800db68:	693b      	ldr	r3, [r7, #16]
 800db6a:	68da      	ldr	r2, [r3, #12]
 800db6c:	693b      	ldr	r3, [r7, #16]
 800db6e:	689b      	ldr	r3, [r3, #8]
 800db70:	429a      	cmp	r2, r3
 800db72:	d11c      	bne.n	800dbae <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800db74:	693b      	ldr	r3, [r7, #16]
 800db76:	685a      	ldr	r2, [r3, #4]
 800db78:	693b      	ldr	r3, [r7, #16]
 800db7a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800db7c:	429a      	cmp	r2, r3
 800db7e:	d316      	bcc.n	800dbae <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800db80:	693b      	ldr	r3, [r7, #16]
 800db82:	685a      	ldr	r2, [r3, #4]
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800db8a:	429a      	cmp	r2, r3
 800db8c:	d20f      	bcs.n	800dbae <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800db8e:	2200      	movs	r2, #0
 800db90:	2100      	movs	r1, #0
 800db92:	68f8      	ldr	r0, [r7, #12]
 800db94:	f001 f89d 	bl	800ecd2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	2200      	movs	r2, #0
 800db9c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dba0:	2300      	movs	r3, #0
 800dba2:	2200      	movs	r2, #0
 800dba4:	2100      	movs	r1, #0
 800dba6:	68f8      	ldr	r0, [r7, #12]
 800dba8:	f001 fdf6 	bl	800f798 <USBD_LL_PrepareReceive>
 800dbac:	e01c      	b.n	800dbe8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dbb4:	b2db      	uxtb	r3, r3
 800dbb6:	2b03      	cmp	r3, #3
 800dbb8:	d10f      	bne.n	800dbda <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dbc0:	68db      	ldr	r3, [r3, #12]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d009      	beq.n	800dbda <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	2200      	movs	r2, #0
 800dbca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dbd4:	68db      	ldr	r3, [r3, #12]
 800dbd6:	68f8      	ldr	r0, [r7, #12]
 800dbd8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800dbda:	2180      	movs	r1, #128	@ 0x80
 800dbdc:	68f8      	ldr	r0, [r7, #12]
 800dbde:	f001 fd31 	bl	800f644 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800dbe2:	68f8      	ldr	r0, [r7, #12]
 800dbe4:	f001 f8c7 	bl	800ed76 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d03a      	beq.n	800dc68 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800dbf2:	68f8      	ldr	r0, [r7, #12]
 800dbf4:	f7ff fe42 	bl	800d87c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	2200      	movs	r2, #0
 800dbfc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800dc00:	e032      	b.n	800dc68 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800dc02:	7afb      	ldrb	r3, [r7, #11]
 800dc04:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800dc08:	b2db      	uxtb	r3, r3
 800dc0a:	4619      	mov	r1, r3
 800dc0c:	68f8      	ldr	r0, [r7, #12]
 800dc0e:	f000 f985 	bl	800df1c <USBD_CoreFindEP>
 800dc12:	4603      	mov	r3, r0
 800dc14:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dc16:	7dfb      	ldrb	r3, [r7, #23]
 800dc18:	2bff      	cmp	r3, #255	@ 0xff
 800dc1a:	d025      	beq.n	800dc68 <USBD_LL_DataInStage+0x15a>
 800dc1c:	7dfb      	ldrb	r3, [r7, #23]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d122      	bne.n	800dc68 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc28:	b2db      	uxtb	r3, r3
 800dc2a:	2b03      	cmp	r3, #3
 800dc2c:	d11c      	bne.n	800dc68 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800dc2e:	7dfa      	ldrb	r2, [r7, #23]
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	32ae      	adds	r2, #174	@ 0xae
 800dc34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc38:	695b      	ldr	r3, [r3, #20]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d014      	beq.n	800dc68 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800dc3e:	7dfa      	ldrb	r2, [r7, #23]
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800dc46:	7dfa      	ldrb	r2, [r7, #23]
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	32ae      	adds	r2, #174	@ 0xae
 800dc4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc50:	695b      	ldr	r3, [r3, #20]
 800dc52:	7afa      	ldrb	r2, [r7, #11]
 800dc54:	4611      	mov	r1, r2
 800dc56:	68f8      	ldr	r0, [r7, #12]
 800dc58:	4798      	blx	r3
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800dc5e:	7dbb      	ldrb	r3, [r7, #22]
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d001      	beq.n	800dc68 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800dc64:	7dbb      	ldrb	r3, [r7, #22]
 800dc66:	e000      	b.n	800dc6a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800dc68:	2300      	movs	r3, #0
}
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	3718      	adds	r7, #24
 800dc6e:	46bd      	mov	sp, r7
 800dc70:	bd80      	pop	{r7, pc}

0800dc72 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800dc72:	b580      	push	{r7, lr}
 800dc74:	b084      	sub	sp, #16
 800dc76:	af00      	add	r7, sp, #0
 800dc78:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	2201      	movs	r2, #1
 800dc82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	2200      	movs	r2, #0
 800dc8a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	2200      	movs	r2, #0
 800dc92:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	2200      	movs	r2, #0
 800dc98:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	2200      	movs	r2, #0
 800dca0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d014      	beq.n	800dcd8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dcb4:	685b      	ldr	r3, [r3, #4]
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d00e      	beq.n	800dcd8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dcc0:	685b      	ldr	r3, [r3, #4]
 800dcc2:	687a      	ldr	r2, [r7, #4]
 800dcc4:	6852      	ldr	r2, [r2, #4]
 800dcc6:	b2d2      	uxtb	r2, r2
 800dcc8:	4611      	mov	r1, r2
 800dcca:	6878      	ldr	r0, [r7, #4]
 800dccc:	4798      	blx	r3
 800dcce:	4603      	mov	r3, r0
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d001      	beq.n	800dcd8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800dcd4:	2303      	movs	r3, #3
 800dcd6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dcd8:	2340      	movs	r3, #64	@ 0x40
 800dcda:	2200      	movs	r2, #0
 800dcdc:	2100      	movs	r1, #0
 800dcde:	6878      	ldr	r0, [r7, #4]
 800dce0:	f001 fc6b 	bl	800f5ba <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	2201      	movs	r2, #1
 800dce8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	2240      	movs	r2, #64	@ 0x40
 800dcf0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dcf4:	2340      	movs	r3, #64	@ 0x40
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	2180      	movs	r1, #128	@ 0x80
 800dcfa:	6878      	ldr	r0, [r7, #4]
 800dcfc:	f001 fc5d 	bl	800f5ba <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	2201      	movs	r2, #1
 800dd04:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	2240      	movs	r2, #64	@ 0x40
 800dd0a:	621a      	str	r2, [r3, #32]

  return ret;
 800dd0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd0e:	4618      	mov	r0, r3
 800dd10:	3710      	adds	r7, #16
 800dd12:	46bd      	mov	sp, r7
 800dd14:	bd80      	pop	{r7, pc}

0800dd16 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800dd16:	b480      	push	{r7}
 800dd18:	b083      	sub	sp, #12
 800dd1a:	af00      	add	r7, sp, #0
 800dd1c:	6078      	str	r0, [r7, #4]
 800dd1e:	460b      	mov	r3, r1
 800dd20:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	78fa      	ldrb	r2, [r7, #3]
 800dd26:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800dd28:	2300      	movs	r3, #0
}
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	370c      	adds	r7, #12
 800dd2e:	46bd      	mov	sp, r7
 800dd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd34:	4770      	bx	lr

0800dd36 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800dd36:	b480      	push	{r7}
 800dd38:	b083      	sub	sp, #12
 800dd3a:	af00      	add	r7, sp, #0
 800dd3c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd44:	b2db      	uxtb	r3, r3
 800dd46:	2b04      	cmp	r3, #4
 800dd48:	d006      	beq.n	800dd58 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd50:	b2da      	uxtb	r2, r3
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	2204      	movs	r2, #4
 800dd5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800dd60:	2300      	movs	r3, #0
}
 800dd62:	4618      	mov	r0, r3
 800dd64:	370c      	adds	r7, #12
 800dd66:	46bd      	mov	sp, r7
 800dd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6c:	4770      	bx	lr

0800dd6e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800dd6e:	b480      	push	{r7}
 800dd70:	b083      	sub	sp, #12
 800dd72:	af00      	add	r7, sp, #0
 800dd74:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd7c:	b2db      	uxtb	r3, r3
 800dd7e:	2b04      	cmp	r3, #4
 800dd80:	d106      	bne.n	800dd90 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800dd88:	b2da      	uxtb	r2, r3
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800dd90:	2300      	movs	r3, #0
}
 800dd92:	4618      	mov	r0, r3
 800dd94:	370c      	adds	r7, #12
 800dd96:	46bd      	mov	sp, r7
 800dd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9c:	4770      	bx	lr

0800dd9e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800dd9e:	b580      	push	{r7, lr}
 800dda0:	b082      	sub	sp, #8
 800dda2:	af00      	add	r7, sp, #0
 800dda4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ddac:	b2db      	uxtb	r3, r3
 800ddae:	2b03      	cmp	r3, #3
 800ddb0:	d110      	bne.n	800ddd4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d00b      	beq.n	800ddd4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ddc2:	69db      	ldr	r3, [r3, #28]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d005      	beq.n	800ddd4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ddce:	69db      	ldr	r3, [r3, #28]
 800ddd0:	6878      	ldr	r0, [r7, #4]
 800ddd2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ddd4:	2300      	movs	r3, #0
}
 800ddd6:	4618      	mov	r0, r3
 800ddd8:	3708      	adds	r7, #8
 800ddda:	46bd      	mov	sp, r7
 800dddc:	bd80      	pop	{r7, pc}

0800ddde <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ddde:	b580      	push	{r7, lr}
 800dde0:	b082      	sub	sp, #8
 800dde2:	af00      	add	r7, sp, #0
 800dde4:	6078      	str	r0, [r7, #4]
 800dde6:	460b      	mov	r3, r1
 800dde8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	32ae      	adds	r2, #174	@ 0xae
 800ddf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d101      	bne.n	800de00 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ddfc:	2303      	movs	r3, #3
 800ddfe:	e01c      	b.n	800de3a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800de06:	b2db      	uxtb	r3, r3
 800de08:	2b03      	cmp	r3, #3
 800de0a:	d115      	bne.n	800de38 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	32ae      	adds	r2, #174	@ 0xae
 800de16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de1a:	6a1b      	ldr	r3, [r3, #32]
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d00b      	beq.n	800de38 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	32ae      	adds	r2, #174	@ 0xae
 800de2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de2e:	6a1b      	ldr	r3, [r3, #32]
 800de30:	78fa      	ldrb	r2, [r7, #3]
 800de32:	4611      	mov	r1, r2
 800de34:	6878      	ldr	r0, [r7, #4]
 800de36:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800de38:	2300      	movs	r3, #0
}
 800de3a:	4618      	mov	r0, r3
 800de3c:	3708      	adds	r7, #8
 800de3e:	46bd      	mov	sp, r7
 800de40:	bd80      	pop	{r7, pc}

0800de42 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800de42:	b580      	push	{r7, lr}
 800de44:	b082      	sub	sp, #8
 800de46:	af00      	add	r7, sp, #0
 800de48:	6078      	str	r0, [r7, #4]
 800de4a:	460b      	mov	r3, r1
 800de4c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	32ae      	adds	r2, #174	@ 0xae
 800de58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d101      	bne.n	800de64 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800de60:	2303      	movs	r3, #3
 800de62:	e01c      	b.n	800de9e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800de6a:	b2db      	uxtb	r3, r3
 800de6c:	2b03      	cmp	r3, #3
 800de6e:	d115      	bne.n	800de9c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	32ae      	adds	r2, #174	@ 0xae
 800de7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de80:	2b00      	cmp	r3, #0
 800de82:	d00b      	beq.n	800de9c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	32ae      	adds	r2, #174	@ 0xae
 800de8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de94:	78fa      	ldrb	r2, [r7, #3]
 800de96:	4611      	mov	r1, r2
 800de98:	6878      	ldr	r0, [r7, #4]
 800de9a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800de9c:	2300      	movs	r3, #0
}
 800de9e:	4618      	mov	r0, r3
 800dea0:	3708      	adds	r7, #8
 800dea2:	46bd      	mov	sp, r7
 800dea4:	bd80      	pop	{r7, pc}

0800dea6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800dea6:	b480      	push	{r7}
 800dea8:	b083      	sub	sp, #12
 800deaa:	af00      	add	r7, sp, #0
 800deac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800deae:	2300      	movs	r3, #0
}
 800deb0:	4618      	mov	r0, r3
 800deb2:	370c      	adds	r7, #12
 800deb4:	46bd      	mov	sp, r7
 800deb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deba:	4770      	bx	lr

0800debc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800debc:	b580      	push	{r7, lr}
 800debe:	b084      	sub	sp, #16
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800dec4:	2300      	movs	r3, #0
 800dec6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	2201      	movs	r2, #1
 800decc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d00e      	beq.n	800def8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dee0:	685b      	ldr	r3, [r3, #4]
 800dee2:	687a      	ldr	r2, [r7, #4]
 800dee4:	6852      	ldr	r2, [r2, #4]
 800dee6:	b2d2      	uxtb	r2, r2
 800dee8:	4611      	mov	r1, r2
 800deea:	6878      	ldr	r0, [r7, #4]
 800deec:	4798      	blx	r3
 800deee:	4603      	mov	r3, r0
 800def0:	2b00      	cmp	r3, #0
 800def2:	d001      	beq.n	800def8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800def4:	2303      	movs	r3, #3
 800def6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800def8:	7bfb      	ldrb	r3, [r7, #15]
}
 800defa:	4618      	mov	r0, r3
 800defc:	3710      	adds	r7, #16
 800defe:	46bd      	mov	sp, r7
 800df00:	bd80      	pop	{r7, pc}

0800df02 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800df02:	b480      	push	{r7}
 800df04:	b083      	sub	sp, #12
 800df06:	af00      	add	r7, sp, #0
 800df08:	6078      	str	r0, [r7, #4]
 800df0a:	460b      	mov	r3, r1
 800df0c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800df0e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800df10:	4618      	mov	r0, r3
 800df12:	370c      	adds	r7, #12
 800df14:	46bd      	mov	sp, r7
 800df16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df1a:	4770      	bx	lr

0800df1c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800df1c:	b480      	push	{r7}
 800df1e:	b083      	sub	sp, #12
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
 800df24:	460b      	mov	r3, r1
 800df26:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800df28:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800df2a:	4618      	mov	r0, r3
 800df2c:	370c      	adds	r7, #12
 800df2e:	46bd      	mov	sp, r7
 800df30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df34:	4770      	bx	lr

0800df36 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800df36:	b580      	push	{r7, lr}
 800df38:	b086      	sub	sp, #24
 800df3a:	af00      	add	r7, sp, #0
 800df3c:	6078      	str	r0, [r7, #4]
 800df3e:	460b      	mov	r3, r1
 800df40:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800df4a:	2300      	movs	r3, #0
 800df4c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	885b      	ldrh	r3, [r3, #2]
 800df52:	b29b      	uxth	r3, r3
 800df54:	68fa      	ldr	r2, [r7, #12]
 800df56:	7812      	ldrb	r2, [r2, #0]
 800df58:	4293      	cmp	r3, r2
 800df5a:	d91f      	bls.n	800df9c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	781b      	ldrb	r3, [r3, #0]
 800df60:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800df62:	e013      	b.n	800df8c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800df64:	f107 030a 	add.w	r3, r7, #10
 800df68:	4619      	mov	r1, r3
 800df6a:	6978      	ldr	r0, [r7, #20]
 800df6c:	f000 f81b 	bl	800dfa6 <USBD_GetNextDesc>
 800df70:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800df72:	697b      	ldr	r3, [r7, #20]
 800df74:	785b      	ldrb	r3, [r3, #1]
 800df76:	2b05      	cmp	r3, #5
 800df78:	d108      	bne.n	800df8c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800df7a:	697b      	ldr	r3, [r7, #20]
 800df7c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800df7e:	693b      	ldr	r3, [r7, #16]
 800df80:	789b      	ldrb	r3, [r3, #2]
 800df82:	78fa      	ldrb	r2, [r7, #3]
 800df84:	429a      	cmp	r2, r3
 800df86:	d008      	beq.n	800df9a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800df88:	2300      	movs	r3, #0
 800df8a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	885b      	ldrh	r3, [r3, #2]
 800df90:	b29a      	uxth	r2, r3
 800df92:	897b      	ldrh	r3, [r7, #10]
 800df94:	429a      	cmp	r2, r3
 800df96:	d8e5      	bhi.n	800df64 <USBD_GetEpDesc+0x2e>
 800df98:	e000      	b.n	800df9c <USBD_GetEpDesc+0x66>
          break;
 800df9a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800df9c:	693b      	ldr	r3, [r7, #16]
}
 800df9e:	4618      	mov	r0, r3
 800dfa0:	3718      	adds	r7, #24
 800dfa2:	46bd      	mov	sp, r7
 800dfa4:	bd80      	pop	{r7, pc}

0800dfa6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800dfa6:	b480      	push	{r7}
 800dfa8:	b085      	sub	sp, #20
 800dfaa:	af00      	add	r7, sp, #0
 800dfac:	6078      	str	r0, [r7, #4]
 800dfae:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	881b      	ldrh	r3, [r3, #0]
 800dfb8:	68fa      	ldr	r2, [r7, #12]
 800dfba:	7812      	ldrb	r2, [r2, #0]
 800dfbc:	4413      	add	r3, r2
 800dfbe:	b29a      	uxth	r2, r3
 800dfc0:	683b      	ldr	r3, [r7, #0]
 800dfc2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	781b      	ldrb	r3, [r3, #0]
 800dfc8:	461a      	mov	r2, r3
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	4413      	add	r3, r2
 800dfce:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800dfd0:	68fb      	ldr	r3, [r7, #12]
}
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	3714      	adds	r7, #20
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfdc:	4770      	bx	lr

0800dfde <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800dfde:	b480      	push	{r7}
 800dfe0:	b087      	sub	sp, #28
 800dfe2:	af00      	add	r7, sp, #0
 800dfe4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800dfea:	697b      	ldr	r3, [r7, #20]
 800dfec:	781b      	ldrb	r3, [r3, #0]
 800dfee:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800dff0:	697b      	ldr	r3, [r7, #20]
 800dff2:	3301      	adds	r3, #1
 800dff4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800dff6:	697b      	ldr	r3, [r7, #20]
 800dff8:	781b      	ldrb	r3, [r3, #0]
 800dffa:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800dffc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e000:	021b      	lsls	r3, r3, #8
 800e002:	b21a      	sxth	r2, r3
 800e004:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e008:	4313      	orrs	r3, r2
 800e00a:	b21b      	sxth	r3, r3
 800e00c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e00e:	89fb      	ldrh	r3, [r7, #14]
}
 800e010:	4618      	mov	r0, r3
 800e012:	371c      	adds	r7, #28
 800e014:	46bd      	mov	sp, r7
 800e016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e01a:	4770      	bx	lr

0800e01c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e01c:	b580      	push	{r7, lr}
 800e01e:	b084      	sub	sp, #16
 800e020:	af00      	add	r7, sp, #0
 800e022:	6078      	str	r0, [r7, #4]
 800e024:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e026:	2300      	movs	r3, #0
 800e028:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	781b      	ldrb	r3, [r3, #0]
 800e02e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e032:	2b40      	cmp	r3, #64	@ 0x40
 800e034:	d005      	beq.n	800e042 <USBD_StdDevReq+0x26>
 800e036:	2b40      	cmp	r3, #64	@ 0x40
 800e038:	d857      	bhi.n	800e0ea <USBD_StdDevReq+0xce>
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d00f      	beq.n	800e05e <USBD_StdDevReq+0x42>
 800e03e:	2b20      	cmp	r3, #32
 800e040:	d153      	bne.n	800e0ea <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	32ae      	adds	r2, #174	@ 0xae
 800e04c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e050:	689b      	ldr	r3, [r3, #8]
 800e052:	6839      	ldr	r1, [r7, #0]
 800e054:	6878      	ldr	r0, [r7, #4]
 800e056:	4798      	blx	r3
 800e058:	4603      	mov	r3, r0
 800e05a:	73fb      	strb	r3, [r7, #15]
      break;
 800e05c:	e04a      	b.n	800e0f4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	785b      	ldrb	r3, [r3, #1]
 800e062:	2b09      	cmp	r3, #9
 800e064:	d83b      	bhi.n	800e0de <USBD_StdDevReq+0xc2>
 800e066:	a201      	add	r2, pc, #4	@ (adr r2, 800e06c <USBD_StdDevReq+0x50>)
 800e068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e06c:	0800e0c1 	.word	0x0800e0c1
 800e070:	0800e0d5 	.word	0x0800e0d5
 800e074:	0800e0df 	.word	0x0800e0df
 800e078:	0800e0cb 	.word	0x0800e0cb
 800e07c:	0800e0df 	.word	0x0800e0df
 800e080:	0800e09f 	.word	0x0800e09f
 800e084:	0800e095 	.word	0x0800e095
 800e088:	0800e0df 	.word	0x0800e0df
 800e08c:	0800e0b7 	.word	0x0800e0b7
 800e090:	0800e0a9 	.word	0x0800e0a9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e094:	6839      	ldr	r1, [r7, #0]
 800e096:	6878      	ldr	r0, [r7, #4]
 800e098:	f000 fa3c 	bl	800e514 <USBD_GetDescriptor>
          break;
 800e09c:	e024      	b.n	800e0e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e09e:	6839      	ldr	r1, [r7, #0]
 800e0a0:	6878      	ldr	r0, [r7, #4]
 800e0a2:	f000 fba1 	bl	800e7e8 <USBD_SetAddress>
          break;
 800e0a6:	e01f      	b.n	800e0e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e0a8:	6839      	ldr	r1, [r7, #0]
 800e0aa:	6878      	ldr	r0, [r7, #4]
 800e0ac:	f000 fbe0 	bl	800e870 <USBD_SetConfig>
 800e0b0:	4603      	mov	r3, r0
 800e0b2:	73fb      	strb	r3, [r7, #15]
          break;
 800e0b4:	e018      	b.n	800e0e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e0b6:	6839      	ldr	r1, [r7, #0]
 800e0b8:	6878      	ldr	r0, [r7, #4]
 800e0ba:	f000 fc83 	bl	800e9c4 <USBD_GetConfig>
          break;
 800e0be:	e013      	b.n	800e0e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e0c0:	6839      	ldr	r1, [r7, #0]
 800e0c2:	6878      	ldr	r0, [r7, #4]
 800e0c4:	f000 fcb4 	bl	800ea30 <USBD_GetStatus>
          break;
 800e0c8:	e00e      	b.n	800e0e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e0ca:	6839      	ldr	r1, [r7, #0]
 800e0cc:	6878      	ldr	r0, [r7, #4]
 800e0ce:	f000 fce3 	bl	800ea98 <USBD_SetFeature>
          break;
 800e0d2:	e009      	b.n	800e0e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e0d4:	6839      	ldr	r1, [r7, #0]
 800e0d6:	6878      	ldr	r0, [r7, #4]
 800e0d8:	f000 fd07 	bl	800eaea <USBD_ClrFeature>
          break;
 800e0dc:	e004      	b.n	800e0e8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800e0de:	6839      	ldr	r1, [r7, #0]
 800e0e0:	6878      	ldr	r0, [r7, #4]
 800e0e2:	f000 fd5e 	bl	800eba2 <USBD_CtlError>
          break;
 800e0e6:	bf00      	nop
      }
      break;
 800e0e8:	e004      	b.n	800e0f4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800e0ea:	6839      	ldr	r1, [r7, #0]
 800e0ec:	6878      	ldr	r0, [r7, #4]
 800e0ee:	f000 fd58 	bl	800eba2 <USBD_CtlError>
      break;
 800e0f2:	bf00      	nop
  }

  return ret;
 800e0f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	3710      	adds	r7, #16
 800e0fa:	46bd      	mov	sp, r7
 800e0fc:	bd80      	pop	{r7, pc}
 800e0fe:	bf00      	nop

0800e100 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e100:	b580      	push	{r7, lr}
 800e102:	b084      	sub	sp, #16
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
 800e108:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e10a:	2300      	movs	r3, #0
 800e10c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e10e:	683b      	ldr	r3, [r7, #0]
 800e110:	781b      	ldrb	r3, [r3, #0]
 800e112:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e116:	2b40      	cmp	r3, #64	@ 0x40
 800e118:	d005      	beq.n	800e126 <USBD_StdItfReq+0x26>
 800e11a:	2b40      	cmp	r3, #64	@ 0x40
 800e11c:	d852      	bhi.n	800e1c4 <USBD_StdItfReq+0xc4>
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d001      	beq.n	800e126 <USBD_StdItfReq+0x26>
 800e122:	2b20      	cmp	r3, #32
 800e124:	d14e      	bne.n	800e1c4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e12c:	b2db      	uxtb	r3, r3
 800e12e:	3b01      	subs	r3, #1
 800e130:	2b02      	cmp	r3, #2
 800e132:	d840      	bhi.n	800e1b6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	889b      	ldrh	r3, [r3, #4]
 800e138:	b2db      	uxtb	r3, r3
 800e13a:	2b01      	cmp	r3, #1
 800e13c:	d836      	bhi.n	800e1ac <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800e13e:	683b      	ldr	r3, [r7, #0]
 800e140:	889b      	ldrh	r3, [r3, #4]
 800e142:	b2db      	uxtb	r3, r3
 800e144:	4619      	mov	r1, r3
 800e146:	6878      	ldr	r0, [r7, #4]
 800e148:	f7ff fedb 	bl	800df02 <USBD_CoreFindIF>
 800e14c:	4603      	mov	r3, r0
 800e14e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e150:	7bbb      	ldrb	r3, [r7, #14]
 800e152:	2bff      	cmp	r3, #255	@ 0xff
 800e154:	d01d      	beq.n	800e192 <USBD_StdItfReq+0x92>
 800e156:	7bbb      	ldrb	r3, [r7, #14]
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d11a      	bne.n	800e192 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800e15c:	7bba      	ldrb	r2, [r7, #14]
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	32ae      	adds	r2, #174	@ 0xae
 800e162:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e166:	689b      	ldr	r3, [r3, #8]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d00f      	beq.n	800e18c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800e16c:	7bba      	ldrb	r2, [r7, #14]
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e174:	7bba      	ldrb	r2, [r7, #14]
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	32ae      	adds	r2, #174	@ 0xae
 800e17a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e17e:	689b      	ldr	r3, [r3, #8]
 800e180:	6839      	ldr	r1, [r7, #0]
 800e182:	6878      	ldr	r0, [r7, #4]
 800e184:	4798      	blx	r3
 800e186:	4603      	mov	r3, r0
 800e188:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e18a:	e004      	b.n	800e196 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800e18c:	2303      	movs	r3, #3
 800e18e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e190:	e001      	b.n	800e196 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800e192:	2303      	movs	r3, #3
 800e194:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	88db      	ldrh	r3, [r3, #6]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d110      	bne.n	800e1c0 <USBD_StdItfReq+0xc0>
 800e19e:	7bfb      	ldrb	r3, [r7, #15]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d10d      	bne.n	800e1c0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e1a4:	6878      	ldr	r0, [r7, #4]
 800e1a6:	f000 fdd3 	bl	800ed50 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e1aa:	e009      	b.n	800e1c0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800e1ac:	6839      	ldr	r1, [r7, #0]
 800e1ae:	6878      	ldr	r0, [r7, #4]
 800e1b0:	f000 fcf7 	bl	800eba2 <USBD_CtlError>
          break;
 800e1b4:	e004      	b.n	800e1c0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800e1b6:	6839      	ldr	r1, [r7, #0]
 800e1b8:	6878      	ldr	r0, [r7, #4]
 800e1ba:	f000 fcf2 	bl	800eba2 <USBD_CtlError>
          break;
 800e1be:	e000      	b.n	800e1c2 <USBD_StdItfReq+0xc2>
          break;
 800e1c0:	bf00      	nop
      }
      break;
 800e1c2:	e004      	b.n	800e1ce <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800e1c4:	6839      	ldr	r1, [r7, #0]
 800e1c6:	6878      	ldr	r0, [r7, #4]
 800e1c8:	f000 fceb 	bl	800eba2 <USBD_CtlError>
      break;
 800e1cc:	bf00      	nop
  }

  return ret;
 800e1ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	3710      	adds	r7, #16
 800e1d4:	46bd      	mov	sp, r7
 800e1d6:	bd80      	pop	{r7, pc}

0800e1d8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e1d8:	b580      	push	{r7, lr}
 800e1da:	b084      	sub	sp, #16
 800e1dc:	af00      	add	r7, sp, #0
 800e1de:	6078      	str	r0, [r7, #4]
 800e1e0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800e1e2:	2300      	movs	r3, #0
 800e1e4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800e1e6:	683b      	ldr	r3, [r7, #0]
 800e1e8:	889b      	ldrh	r3, [r3, #4]
 800e1ea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e1ec:	683b      	ldr	r3, [r7, #0]
 800e1ee:	781b      	ldrb	r3, [r3, #0]
 800e1f0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e1f4:	2b40      	cmp	r3, #64	@ 0x40
 800e1f6:	d007      	beq.n	800e208 <USBD_StdEPReq+0x30>
 800e1f8:	2b40      	cmp	r3, #64	@ 0x40
 800e1fa:	f200 817f 	bhi.w	800e4fc <USBD_StdEPReq+0x324>
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d02a      	beq.n	800e258 <USBD_StdEPReq+0x80>
 800e202:	2b20      	cmp	r3, #32
 800e204:	f040 817a 	bne.w	800e4fc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800e208:	7bbb      	ldrb	r3, [r7, #14]
 800e20a:	4619      	mov	r1, r3
 800e20c:	6878      	ldr	r0, [r7, #4]
 800e20e:	f7ff fe85 	bl	800df1c <USBD_CoreFindEP>
 800e212:	4603      	mov	r3, r0
 800e214:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e216:	7b7b      	ldrb	r3, [r7, #13]
 800e218:	2bff      	cmp	r3, #255	@ 0xff
 800e21a:	f000 8174 	beq.w	800e506 <USBD_StdEPReq+0x32e>
 800e21e:	7b7b      	ldrb	r3, [r7, #13]
 800e220:	2b00      	cmp	r3, #0
 800e222:	f040 8170 	bne.w	800e506 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800e226:	7b7a      	ldrb	r2, [r7, #13]
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800e22e:	7b7a      	ldrb	r2, [r7, #13]
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	32ae      	adds	r2, #174	@ 0xae
 800e234:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e238:	689b      	ldr	r3, [r3, #8]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	f000 8163 	beq.w	800e506 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800e240:	7b7a      	ldrb	r2, [r7, #13]
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	32ae      	adds	r2, #174	@ 0xae
 800e246:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e24a:	689b      	ldr	r3, [r3, #8]
 800e24c:	6839      	ldr	r1, [r7, #0]
 800e24e:	6878      	ldr	r0, [r7, #4]
 800e250:	4798      	blx	r3
 800e252:	4603      	mov	r3, r0
 800e254:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e256:	e156      	b.n	800e506 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e258:	683b      	ldr	r3, [r7, #0]
 800e25a:	785b      	ldrb	r3, [r3, #1]
 800e25c:	2b03      	cmp	r3, #3
 800e25e:	d008      	beq.n	800e272 <USBD_StdEPReq+0x9a>
 800e260:	2b03      	cmp	r3, #3
 800e262:	f300 8145 	bgt.w	800e4f0 <USBD_StdEPReq+0x318>
 800e266:	2b00      	cmp	r3, #0
 800e268:	f000 809b 	beq.w	800e3a2 <USBD_StdEPReq+0x1ca>
 800e26c:	2b01      	cmp	r3, #1
 800e26e:	d03c      	beq.n	800e2ea <USBD_StdEPReq+0x112>
 800e270:	e13e      	b.n	800e4f0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e278:	b2db      	uxtb	r3, r3
 800e27a:	2b02      	cmp	r3, #2
 800e27c:	d002      	beq.n	800e284 <USBD_StdEPReq+0xac>
 800e27e:	2b03      	cmp	r3, #3
 800e280:	d016      	beq.n	800e2b0 <USBD_StdEPReq+0xd8>
 800e282:	e02c      	b.n	800e2de <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e284:	7bbb      	ldrb	r3, [r7, #14]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d00d      	beq.n	800e2a6 <USBD_StdEPReq+0xce>
 800e28a:	7bbb      	ldrb	r3, [r7, #14]
 800e28c:	2b80      	cmp	r3, #128	@ 0x80
 800e28e:	d00a      	beq.n	800e2a6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e290:	7bbb      	ldrb	r3, [r7, #14]
 800e292:	4619      	mov	r1, r3
 800e294:	6878      	ldr	r0, [r7, #4]
 800e296:	f001 f9d5 	bl	800f644 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e29a:	2180      	movs	r1, #128	@ 0x80
 800e29c:	6878      	ldr	r0, [r7, #4]
 800e29e:	f001 f9d1 	bl	800f644 <USBD_LL_StallEP>
 800e2a2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e2a4:	e020      	b.n	800e2e8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800e2a6:	6839      	ldr	r1, [r7, #0]
 800e2a8:	6878      	ldr	r0, [r7, #4]
 800e2aa:	f000 fc7a 	bl	800eba2 <USBD_CtlError>
              break;
 800e2ae:	e01b      	b.n	800e2e8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e2b0:	683b      	ldr	r3, [r7, #0]
 800e2b2:	885b      	ldrh	r3, [r3, #2]
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d10e      	bne.n	800e2d6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e2b8:	7bbb      	ldrb	r3, [r7, #14]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d00b      	beq.n	800e2d6 <USBD_StdEPReq+0xfe>
 800e2be:	7bbb      	ldrb	r3, [r7, #14]
 800e2c0:	2b80      	cmp	r3, #128	@ 0x80
 800e2c2:	d008      	beq.n	800e2d6 <USBD_StdEPReq+0xfe>
 800e2c4:	683b      	ldr	r3, [r7, #0]
 800e2c6:	88db      	ldrh	r3, [r3, #6]
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d104      	bne.n	800e2d6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e2cc:	7bbb      	ldrb	r3, [r7, #14]
 800e2ce:	4619      	mov	r1, r3
 800e2d0:	6878      	ldr	r0, [r7, #4]
 800e2d2:	f001 f9b7 	bl	800f644 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e2d6:	6878      	ldr	r0, [r7, #4]
 800e2d8:	f000 fd3a 	bl	800ed50 <USBD_CtlSendStatus>

              break;
 800e2dc:	e004      	b.n	800e2e8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800e2de:	6839      	ldr	r1, [r7, #0]
 800e2e0:	6878      	ldr	r0, [r7, #4]
 800e2e2:	f000 fc5e 	bl	800eba2 <USBD_CtlError>
              break;
 800e2e6:	bf00      	nop
          }
          break;
 800e2e8:	e107      	b.n	800e4fa <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e2f0:	b2db      	uxtb	r3, r3
 800e2f2:	2b02      	cmp	r3, #2
 800e2f4:	d002      	beq.n	800e2fc <USBD_StdEPReq+0x124>
 800e2f6:	2b03      	cmp	r3, #3
 800e2f8:	d016      	beq.n	800e328 <USBD_StdEPReq+0x150>
 800e2fa:	e04b      	b.n	800e394 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e2fc:	7bbb      	ldrb	r3, [r7, #14]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d00d      	beq.n	800e31e <USBD_StdEPReq+0x146>
 800e302:	7bbb      	ldrb	r3, [r7, #14]
 800e304:	2b80      	cmp	r3, #128	@ 0x80
 800e306:	d00a      	beq.n	800e31e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e308:	7bbb      	ldrb	r3, [r7, #14]
 800e30a:	4619      	mov	r1, r3
 800e30c:	6878      	ldr	r0, [r7, #4]
 800e30e:	f001 f999 	bl	800f644 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e312:	2180      	movs	r1, #128	@ 0x80
 800e314:	6878      	ldr	r0, [r7, #4]
 800e316:	f001 f995 	bl	800f644 <USBD_LL_StallEP>
 800e31a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e31c:	e040      	b.n	800e3a0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800e31e:	6839      	ldr	r1, [r7, #0]
 800e320:	6878      	ldr	r0, [r7, #4]
 800e322:	f000 fc3e 	bl	800eba2 <USBD_CtlError>
              break;
 800e326:	e03b      	b.n	800e3a0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e328:	683b      	ldr	r3, [r7, #0]
 800e32a:	885b      	ldrh	r3, [r3, #2]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d136      	bne.n	800e39e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e330:	7bbb      	ldrb	r3, [r7, #14]
 800e332:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e336:	2b00      	cmp	r3, #0
 800e338:	d004      	beq.n	800e344 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e33a:	7bbb      	ldrb	r3, [r7, #14]
 800e33c:	4619      	mov	r1, r3
 800e33e:	6878      	ldr	r0, [r7, #4]
 800e340:	f001 f99f 	bl	800f682 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e344:	6878      	ldr	r0, [r7, #4]
 800e346:	f000 fd03 	bl	800ed50 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800e34a:	7bbb      	ldrb	r3, [r7, #14]
 800e34c:	4619      	mov	r1, r3
 800e34e:	6878      	ldr	r0, [r7, #4]
 800e350:	f7ff fde4 	bl	800df1c <USBD_CoreFindEP>
 800e354:	4603      	mov	r3, r0
 800e356:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e358:	7b7b      	ldrb	r3, [r7, #13]
 800e35a:	2bff      	cmp	r3, #255	@ 0xff
 800e35c:	d01f      	beq.n	800e39e <USBD_StdEPReq+0x1c6>
 800e35e:	7b7b      	ldrb	r3, [r7, #13]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d11c      	bne.n	800e39e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800e364:	7b7a      	ldrb	r2, [r7, #13]
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800e36c:	7b7a      	ldrb	r2, [r7, #13]
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	32ae      	adds	r2, #174	@ 0xae
 800e372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e376:	689b      	ldr	r3, [r3, #8]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d010      	beq.n	800e39e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e37c:	7b7a      	ldrb	r2, [r7, #13]
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	32ae      	adds	r2, #174	@ 0xae
 800e382:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e386:	689b      	ldr	r3, [r3, #8]
 800e388:	6839      	ldr	r1, [r7, #0]
 800e38a:	6878      	ldr	r0, [r7, #4]
 800e38c:	4798      	blx	r3
 800e38e:	4603      	mov	r3, r0
 800e390:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800e392:	e004      	b.n	800e39e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800e394:	6839      	ldr	r1, [r7, #0]
 800e396:	6878      	ldr	r0, [r7, #4]
 800e398:	f000 fc03 	bl	800eba2 <USBD_CtlError>
              break;
 800e39c:	e000      	b.n	800e3a0 <USBD_StdEPReq+0x1c8>
              break;
 800e39e:	bf00      	nop
          }
          break;
 800e3a0:	e0ab      	b.n	800e4fa <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e3a8:	b2db      	uxtb	r3, r3
 800e3aa:	2b02      	cmp	r3, #2
 800e3ac:	d002      	beq.n	800e3b4 <USBD_StdEPReq+0x1dc>
 800e3ae:	2b03      	cmp	r3, #3
 800e3b0:	d032      	beq.n	800e418 <USBD_StdEPReq+0x240>
 800e3b2:	e097      	b.n	800e4e4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e3b4:	7bbb      	ldrb	r3, [r7, #14]
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d007      	beq.n	800e3ca <USBD_StdEPReq+0x1f2>
 800e3ba:	7bbb      	ldrb	r3, [r7, #14]
 800e3bc:	2b80      	cmp	r3, #128	@ 0x80
 800e3be:	d004      	beq.n	800e3ca <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800e3c0:	6839      	ldr	r1, [r7, #0]
 800e3c2:	6878      	ldr	r0, [r7, #4]
 800e3c4:	f000 fbed 	bl	800eba2 <USBD_CtlError>
                break;
 800e3c8:	e091      	b.n	800e4ee <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e3ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	da0b      	bge.n	800e3ea <USBD_StdEPReq+0x212>
 800e3d2:	7bbb      	ldrb	r3, [r7, #14]
 800e3d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e3d8:	4613      	mov	r3, r2
 800e3da:	009b      	lsls	r3, r3, #2
 800e3dc:	4413      	add	r3, r2
 800e3de:	009b      	lsls	r3, r3, #2
 800e3e0:	3310      	adds	r3, #16
 800e3e2:	687a      	ldr	r2, [r7, #4]
 800e3e4:	4413      	add	r3, r2
 800e3e6:	3304      	adds	r3, #4
 800e3e8:	e00b      	b.n	800e402 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e3ea:	7bbb      	ldrb	r3, [r7, #14]
 800e3ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e3f0:	4613      	mov	r3, r2
 800e3f2:	009b      	lsls	r3, r3, #2
 800e3f4:	4413      	add	r3, r2
 800e3f6:	009b      	lsls	r3, r3, #2
 800e3f8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e3fc:	687a      	ldr	r2, [r7, #4]
 800e3fe:	4413      	add	r3, r2
 800e400:	3304      	adds	r3, #4
 800e402:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e404:	68bb      	ldr	r3, [r7, #8]
 800e406:	2200      	movs	r2, #0
 800e408:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e40a:	68bb      	ldr	r3, [r7, #8]
 800e40c:	2202      	movs	r2, #2
 800e40e:	4619      	mov	r1, r3
 800e410:	6878      	ldr	r0, [r7, #4]
 800e412:	f000 fc43 	bl	800ec9c <USBD_CtlSendData>
              break;
 800e416:	e06a      	b.n	800e4ee <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e418:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	da11      	bge.n	800e444 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e420:	7bbb      	ldrb	r3, [r7, #14]
 800e422:	f003 020f 	and.w	r2, r3, #15
 800e426:	6879      	ldr	r1, [r7, #4]
 800e428:	4613      	mov	r3, r2
 800e42a:	009b      	lsls	r3, r3, #2
 800e42c:	4413      	add	r3, r2
 800e42e:	009b      	lsls	r3, r3, #2
 800e430:	440b      	add	r3, r1
 800e432:	3324      	adds	r3, #36	@ 0x24
 800e434:	881b      	ldrh	r3, [r3, #0]
 800e436:	2b00      	cmp	r3, #0
 800e438:	d117      	bne.n	800e46a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e43a:	6839      	ldr	r1, [r7, #0]
 800e43c:	6878      	ldr	r0, [r7, #4]
 800e43e:	f000 fbb0 	bl	800eba2 <USBD_CtlError>
                  break;
 800e442:	e054      	b.n	800e4ee <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e444:	7bbb      	ldrb	r3, [r7, #14]
 800e446:	f003 020f 	and.w	r2, r3, #15
 800e44a:	6879      	ldr	r1, [r7, #4]
 800e44c:	4613      	mov	r3, r2
 800e44e:	009b      	lsls	r3, r3, #2
 800e450:	4413      	add	r3, r2
 800e452:	009b      	lsls	r3, r3, #2
 800e454:	440b      	add	r3, r1
 800e456:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e45a:	881b      	ldrh	r3, [r3, #0]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d104      	bne.n	800e46a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e460:	6839      	ldr	r1, [r7, #0]
 800e462:	6878      	ldr	r0, [r7, #4]
 800e464:	f000 fb9d 	bl	800eba2 <USBD_CtlError>
                  break;
 800e468:	e041      	b.n	800e4ee <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e46a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	da0b      	bge.n	800e48a <USBD_StdEPReq+0x2b2>
 800e472:	7bbb      	ldrb	r3, [r7, #14]
 800e474:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e478:	4613      	mov	r3, r2
 800e47a:	009b      	lsls	r3, r3, #2
 800e47c:	4413      	add	r3, r2
 800e47e:	009b      	lsls	r3, r3, #2
 800e480:	3310      	adds	r3, #16
 800e482:	687a      	ldr	r2, [r7, #4]
 800e484:	4413      	add	r3, r2
 800e486:	3304      	adds	r3, #4
 800e488:	e00b      	b.n	800e4a2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e48a:	7bbb      	ldrb	r3, [r7, #14]
 800e48c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e490:	4613      	mov	r3, r2
 800e492:	009b      	lsls	r3, r3, #2
 800e494:	4413      	add	r3, r2
 800e496:	009b      	lsls	r3, r3, #2
 800e498:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e49c:	687a      	ldr	r2, [r7, #4]
 800e49e:	4413      	add	r3, r2
 800e4a0:	3304      	adds	r3, #4
 800e4a2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e4a4:	7bbb      	ldrb	r3, [r7, #14]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d002      	beq.n	800e4b0 <USBD_StdEPReq+0x2d8>
 800e4aa:	7bbb      	ldrb	r3, [r7, #14]
 800e4ac:	2b80      	cmp	r3, #128	@ 0x80
 800e4ae:	d103      	bne.n	800e4b8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800e4b0:	68bb      	ldr	r3, [r7, #8]
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	601a      	str	r2, [r3, #0]
 800e4b6:	e00e      	b.n	800e4d6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e4b8:	7bbb      	ldrb	r3, [r7, #14]
 800e4ba:	4619      	mov	r1, r3
 800e4bc:	6878      	ldr	r0, [r7, #4]
 800e4be:	f001 f8ff 	bl	800f6c0 <USBD_LL_IsStallEP>
 800e4c2:	4603      	mov	r3, r0
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d003      	beq.n	800e4d0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800e4c8:	68bb      	ldr	r3, [r7, #8]
 800e4ca:	2201      	movs	r2, #1
 800e4cc:	601a      	str	r2, [r3, #0]
 800e4ce:	e002      	b.n	800e4d6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800e4d0:	68bb      	ldr	r3, [r7, #8]
 800e4d2:	2200      	movs	r2, #0
 800e4d4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e4d6:	68bb      	ldr	r3, [r7, #8]
 800e4d8:	2202      	movs	r2, #2
 800e4da:	4619      	mov	r1, r3
 800e4dc:	6878      	ldr	r0, [r7, #4]
 800e4de:	f000 fbdd 	bl	800ec9c <USBD_CtlSendData>
              break;
 800e4e2:	e004      	b.n	800e4ee <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800e4e4:	6839      	ldr	r1, [r7, #0]
 800e4e6:	6878      	ldr	r0, [r7, #4]
 800e4e8:	f000 fb5b 	bl	800eba2 <USBD_CtlError>
              break;
 800e4ec:	bf00      	nop
          }
          break;
 800e4ee:	e004      	b.n	800e4fa <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800e4f0:	6839      	ldr	r1, [r7, #0]
 800e4f2:	6878      	ldr	r0, [r7, #4]
 800e4f4:	f000 fb55 	bl	800eba2 <USBD_CtlError>
          break;
 800e4f8:	bf00      	nop
      }
      break;
 800e4fa:	e005      	b.n	800e508 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800e4fc:	6839      	ldr	r1, [r7, #0]
 800e4fe:	6878      	ldr	r0, [r7, #4]
 800e500:	f000 fb4f 	bl	800eba2 <USBD_CtlError>
      break;
 800e504:	e000      	b.n	800e508 <USBD_StdEPReq+0x330>
      break;
 800e506:	bf00      	nop
  }

  return ret;
 800e508:	7bfb      	ldrb	r3, [r7, #15]
}
 800e50a:	4618      	mov	r0, r3
 800e50c:	3710      	adds	r7, #16
 800e50e:	46bd      	mov	sp, r7
 800e510:	bd80      	pop	{r7, pc}
	...

0800e514 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b084      	sub	sp, #16
 800e518:	af00      	add	r7, sp, #0
 800e51a:	6078      	str	r0, [r7, #4]
 800e51c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e51e:	2300      	movs	r3, #0
 800e520:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e522:	2300      	movs	r3, #0
 800e524:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e526:	2300      	movs	r3, #0
 800e528:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e52a:	683b      	ldr	r3, [r7, #0]
 800e52c:	885b      	ldrh	r3, [r3, #2]
 800e52e:	0a1b      	lsrs	r3, r3, #8
 800e530:	b29b      	uxth	r3, r3
 800e532:	3b01      	subs	r3, #1
 800e534:	2b06      	cmp	r3, #6
 800e536:	f200 8128 	bhi.w	800e78a <USBD_GetDescriptor+0x276>
 800e53a:	a201      	add	r2, pc, #4	@ (adr r2, 800e540 <USBD_GetDescriptor+0x2c>)
 800e53c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e540:	0800e55d 	.word	0x0800e55d
 800e544:	0800e575 	.word	0x0800e575
 800e548:	0800e5b5 	.word	0x0800e5b5
 800e54c:	0800e78b 	.word	0x0800e78b
 800e550:	0800e78b 	.word	0x0800e78b
 800e554:	0800e72b 	.word	0x0800e72b
 800e558:	0800e757 	.word	0x0800e757
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	687a      	ldr	r2, [r7, #4]
 800e566:	7c12      	ldrb	r2, [r2, #16]
 800e568:	f107 0108 	add.w	r1, r7, #8
 800e56c:	4610      	mov	r0, r2
 800e56e:	4798      	blx	r3
 800e570:	60f8      	str	r0, [r7, #12]
      break;
 800e572:	e112      	b.n	800e79a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	7c1b      	ldrb	r3, [r3, #16]
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d10d      	bne.n	800e598 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e584:	f107 0208 	add.w	r2, r7, #8
 800e588:	4610      	mov	r0, r2
 800e58a:	4798      	blx	r3
 800e58c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	3301      	adds	r3, #1
 800e592:	2202      	movs	r2, #2
 800e594:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e596:	e100      	b.n	800e79a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e59e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5a0:	f107 0208 	add.w	r2, r7, #8
 800e5a4:	4610      	mov	r0, r2
 800e5a6:	4798      	blx	r3
 800e5a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	3301      	adds	r3, #1
 800e5ae:	2202      	movs	r2, #2
 800e5b0:	701a      	strb	r2, [r3, #0]
      break;
 800e5b2:	e0f2      	b.n	800e79a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e5b4:	683b      	ldr	r3, [r7, #0]
 800e5b6:	885b      	ldrh	r3, [r3, #2]
 800e5b8:	b2db      	uxtb	r3, r3
 800e5ba:	2b05      	cmp	r3, #5
 800e5bc:	f200 80ac 	bhi.w	800e718 <USBD_GetDescriptor+0x204>
 800e5c0:	a201      	add	r2, pc, #4	@ (adr r2, 800e5c8 <USBD_GetDescriptor+0xb4>)
 800e5c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5c6:	bf00      	nop
 800e5c8:	0800e5e1 	.word	0x0800e5e1
 800e5cc:	0800e615 	.word	0x0800e615
 800e5d0:	0800e649 	.word	0x0800e649
 800e5d4:	0800e67d 	.word	0x0800e67d
 800e5d8:	0800e6b1 	.word	0x0800e6b1
 800e5dc:	0800e6e5 	.word	0x0800e6e5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e5e6:	685b      	ldr	r3, [r3, #4]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d00b      	beq.n	800e604 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e5f2:	685b      	ldr	r3, [r3, #4]
 800e5f4:	687a      	ldr	r2, [r7, #4]
 800e5f6:	7c12      	ldrb	r2, [r2, #16]
 800e5f8:	f107 0108 	add.w	r1, r7, #8
 800e5fc:	4610      	mov	r0, r2
 800e5fe:	4798      	blx	r3
 800e600:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e602:	e091      	b.n	800e728 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e604:	6839      	ldr	r1, [r7, #0]
 800e606:	6878      	ldr	r0, [r7, #4]
 800e608:	f000 facb 	bl	800eba2 <USBD_CtlError>
            err++;
 800e60c:	7afb      	ldrb	r3, [r7, #11]
 800e60e:	3301      	adds	r3, #1
 800e610:	72fb      	strb	r3, [r7, #11]
          break;
 800e612:	e089      	b.n	800e728 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e61a:	689b      	ldr	r3, [r3, #8]
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d00b      	beq.n	800e638 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e626:	689b      	ldr	r3, [r3, #8]
 800e628:	687a      	ldr	r2, [r7, #4]
 800e62a:	7c12      	ldrb	r2, [r2, #16]
 800e62c:	f107 0108 	add.w	r1, r7, #8
 800e630:	4610      	mov	r0, r2
 800e632:	4798      	blx	r3
 800e634:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e636:	e077      	b.n	800e728 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e638:	6839      	ldr	r1, [r7, #0]
 800e63a:	6878      	ldr	r0, [r7, #4]
 800e63c:	f000 fab1 	bl	800eba2 <USBD_CtlError>
            err++;
 800e640:	7afb      	ldrb	r3, [r7, #11]
 800e642:	3301      	adds	r3, #1
 800e644:	72fb      	strb	r3, [r7, #11]
          break;
 800e646:	e06f      	b.n	800e728 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e64e:	68db      	ldr	r3, [r3, #12]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d00b      	beq.n	800e66c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e65a:	68db      	ldr	r3, [r3, #12]
 800e65c:	687a      	ldr	r2, [r7, #4]
 800e65e:	7c12      	ldrb	r2, [r2, #16]
 800e660:	f107 0108 	add.w	r1, r7, #8
 800e664:	4610      	mov	r0, r2
 800e666:	4798      	blx	r3
 800e668:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e66a:	e05d      	b.n	800e728 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e66c:	6839      	ldr	r1, [r7, #0]
 800e66e:	6878      	ldr	r0, [r7, #4]
 800e670:	f000 fa97 	bl	800eba2 <USBD_CtlError>
            err++;
 800e674:	7afb      	ldrb	r3, [r7, #11]
 800e676:	3301      	adds	r3, #1
 800e678:	72fb      	strb	r3, [r7, #11]
          break;
 800e67a:	e055      	b.n	800e728 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e682:	691b      	ldr	r3, [r3, #16]
 800e684:	2b00      	cmp	r3, #0
 800e686:	d00b      	beq.n	800e6a0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e68e:	691b      	ldr	r3, [r3, #16]
 800e690:	687a      	ldr	r2, [r7, #4]
 800e692:	7c12      	ldrb	r2, [r2, #16]
 800e694:	f107 0108 	add.w	r1, r7, #8
 800e698:	4610      	mov	r0, r2
 800e69a:	4798      	blx	r3
 800e69c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e69e:	e043      	b.n	800e728 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e6a0:	6839      	ldr	r1, [r7, #0]
 800e6a2:	6878      	ldr	r0, [r7, #4]
 800e6a4:	f000 fa7d 	bl	800eba2 <USBD_CtlError>
            err++;
 800e6a8:	7afb      	ldrb	r3, [r7, #11]
 800e6aa:	3301      	adds	r3, #1
 800e6ac:	72fb      	strb	r3, [r7, #11]
          break;
 800e6ae:	e03b      	b.n	800e728 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e6b6:	695b      	ldr	r3, [r3, #20]
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d00b      	beq.n	800e6d4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e6c2:	695b      	ldr	r3, [r3, #20]
 800e6c4:	687a      	ldr	r2, [r7, #4]
 800e6c6:	7c12      	ldrb	r2, [r2, #16]
 800e6c8:	f107 0108 	add.w	r1, r7, #8
 800e6cc:	4610      	mov	r0, r2
 800e6ce:	4798      	blx	r3
 800e6d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e6d2:	e029      	b.n	800e728 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e6d4:	6839      	ldr	r1, [r7, #0]
 800e6d6:	6878      	ldr	r0, [r7, #4]
 800e6d8:	f000 fa63 	bl	800eba2 <USBD_CtlError>
            err++;
 800e6dc:	7afb      	ldrb	r3, [r7, #11]
 800e6de:	3301      	adds	r3, #1
 800e6e0:	72fb      	strb	r3, [r7, #11]
          break;
 800e6e2:	e021      	b.n	800e728 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e6ea:	699b      	ldr	r3, [r3, #24]
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d00b      	beq.n	800e708 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e6f6:	699b      	ldr	r3, [r3, #24]
 800e6f8:	687a      	ldr	r2, [r7, #4]
 800e6fa:	7c12      	ldrb	r2, [r2, #16]
 800e6fc:	f107 0108 	add.w	r1, r7, #8
 800e700:	4610      	mov	r0, r2
 800e702:	4798      	blx	r3
 800e704:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e706:	e00f      	b.n	800e728 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e708:	6839      	ldr	r1, [r7, #0]
 800e70a:	6878      	ldr	r0, [r7, #4]
 800e70c:	f000 fa49 	bl	800eba2 <USBD_CtlError>
            err++;
 800e710:	7afb      	ldrb	r3, [r7, #11]
 800e712:	3301      	adds	r3, #1
 800e714:	72fb      	strb	r3, [r7, #11]
          break;
 800e716:	e007      	b.n	800e728 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e718:	6839      	ldr	r1, [r7, #0]
 800e71a:	6878      	ldr	r0, [r7, #4]
 800e71c:	f000 fa41 	bl	800eba2 <USBD_CtlError>
          err++;
 800e720:	7afb      	ldrb	r3, [r7, #11]
 800e722:	3301      	adds	r3, #1
 800e724:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800e726:	bf00      	nop
      }
      break;
 800e728:	e037      	b.n	800e79a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	7c1b      	ldrb	r3, [r3, #16]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d109      	bne.n	800e746 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e73a:	f107 0208 	add.w	r2, r7, #8
 800e73e:	4610      	mov	r0, r2
 800e740:	4798      	blx	r3
 800e742:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e744:	e029      	b.n	800e79a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e746:	6839      	ldr	r1, [r7, #0]
 800e748:	6878      	ldr	r0, [r7, #4]
 800e74a:	f000 fa2a 	bl	800eba2 <USBD_CtlError>
        err++;
 800e74e:	7afb      	ldrb	r3, [r7, #11]
 800e750:	3301      	adds	r3, #1
 800e752:	72fb      	strb	r3, [r7, #11]
      break;
 800e754:	e021      	b.n	800e79a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	7c1b      	ldrb	r3, [r3, #16]
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d10d      	bne.n	800e77a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e766:	f107 0208 	add.w	r2, r7, #8
 800e76a:	4610      	mov	r0, r2
 800e76c:	4798      	blx	r3
 800e76e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	3301      	adds	r3, #1
 800e774:	2207      	movs	r2, #7
 800e776:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e778:	e00f      	b.n	800e79a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e77a:	6839      	ldr	r1, [r7, #0]
 800e77c:	6878      	ldr	r0, [r7, #4]
 800e77e:	f000 fa10 	bl	800eba2 <USBD_CtlError>
        err++;
 800e782:	7afb      	ldrb	r3, [r7, #11]
 800e784:	3301      	adds	r3, #1
 800e786:	72fb      	strb	r3, [r7, #11]
      break;
 800e788:	e007      	b.n	800e79a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800e78a:	6839      	ldr	r1, [r7, #0]
 800e78c:	6878      	ldr	r0, [r7, #4]
 800e78e:	f000 fa08 	bl	800eba2 <USBD_CtlError>
      err++;
 800e792:	7afb      	ldrb	r3, [r7, #11]
 800e794:	3301      	adds	r3, #1
 800e796:	72fb      	strb	r3, [r7, #11]
      break;
 800e798:	bf00      	nop
  }

  if (err != 0U)
 800e79a:	7afb      	ldrb	r3, [r7, #11]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d11e      	bne.n	800e7de <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800e7a0:	683b      	ldr	r3, [r7, #0]
 800e7a2:	88db      	ldrh	r3, [r3, #6]
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d016      	beq.n	800e7d6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800e7a8:	893b      	ldrh	r3, [r7, #8]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d00e      	beq.n	800e7cc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800e7ae:	683b      	ldr	r3, [r7, #0]
 800e7b0:	88da      	ldrh	r2, [r3, #6]
 800e7b2:	893b      	ldrh	r3, [r7, #8]
 800e7b4:	4293      	cmp	r3, r2
 800e7b6:	bf28      	it	cs
 800e7b8:	4613      	movcs	r3, r2
 800e7ba:	b29b      	uxth	r3, r3
 800e7bc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e7be:	893b      	ldrh	r3, [r7, #8]
 800e7c0:	461a      	mov	r2, r3
 800e7c2:	68f9      	ldr	r1, [r7, #12]
 800e7c4:	6878      	ldr	r0, [r7, #4]
 800e7c6:	f000 fa69 	bl	800ec9c <USBD_CtlSendData>
 800e7ca:	e009      	b.n	800e7e0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e7cc:	6839      	ldr	r1, [r7, #0]
 800e7ce:	6878      	ldr	r0, [r7, #4]
 800e7d0:	f000 f9e7 	bl	800eba2 <USBD_CtlError>
 800e7d4:	e004      	b.n	800e7e0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e7d6:	6878      	ldr	r0, [r7, #4]
 800e7d8:	f000 faba 	bl	800ed50 <USBD_CtlSendStatus>
 800e7dc:	e000      	b.n	800e7e0 <USBD_GetDescriptor+0x2cc>
    return;
 800e7de:	bf00      	nop
  }
}
 800e7e0:	3710      	adds	r7, #16
 800e7e2:	46bd      	mov	sp, r7
 800e7e4:	bd80      	pop	{r7, pc}
 800e7e6:	bf00      	nop

0800e7e8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e7e8:	b580      	push	{r7, lr}
 800e7ea:	b084      	sub	sp, #16
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	6078      	str	r0, [r7, #4]
 800e7f0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e7f2:	683b      	ldr	r3, [r7, #0]
 800e7f4:	889b      	ldrh	r3, [r3, #4]
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d131      	bne.n	800e85e <USBD_SetAddress+0x76>
 800e7fa:	683b      	ldr	r3, [r7, #0]
 800e7fc:	88db      	ldrh	r3, [r3, #6]
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d12d      	bne.n	800e85e <USBD_SetAddress+0x76>
 800e802:	683b      	ldr	r3, [r7, #0]
 800e804:	885b      	ldrh	r3, [r3, #2]
 800e806:	2b7f      	cmp	r3, #127	@ 0x7f
 800e808:	d829      	bhi.n	800e85e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e80a:	683b      	ldr	r3, [r7, #0]
 800e80c:	885b      	ldrh	r3, [r3, #2]
 800e80e:	b2db      	uxtb	r3, r3
 800e810:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e814:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e81c:	b2db      	uxtb	r3, r3
 800e81e:	2b03      	cmp	r3, #3
 800e820:	d104      	bne.n	800e82c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e822:	6839      	ldr	r1, [r7, #0]
 800e824:	6878      	ldr	r0, [r7, #4]
 800e826:	f000 f9bc 	bl	800eba2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e82a:	e01d      	b.n	800e868 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	7bfa      	ldrb	r2, [r7, #15]
 800e830:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e834:	7bfb      	ldrb	r3, [r7, #15]
 800e836:	4619      	mov	r1, r3
 800e838:	6878      	ldr	r0, [r7, #4]
 800e83a:	f000 ff6d 	bl	800f718 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e83e:	6878      	ldr	r0, [r7, #4]
 800e840:	f000 fa86 	bl	800ed50 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e844:	7bfb      	ldrb	r3, [r7, #15]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d004      	beq.n	800e854 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	2202      	movs	r2, #2
 800e84e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e852:	e009      	b.n	800e868 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	2201      	movs	r2, #1
 800e858:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e85c:	e004      	b.n	800e868 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e85e:	6839      	ldr	r1, [r7, #0]
 800e860:	6878      	ldr	r0, [r7, #4]
 800e862:	f000 f99e 	bl	800eba2 <USBD_CtlError>
  }
}
 800e866:	bf00      	nop
 800e868:	bf00      	nop
 800e86a:	3710      	adds	r7, #16
 800e86c:	46bd      	mov	sp, r7
 800e86e:	bd80      	pop	{r7, pc}

0800e870 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e870:	b580      	push	{r7, lr}
 800e872:	b084      	sub	sp, #16
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]
 800e878:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e87a:	2300      	movs	r3, #0
 800e87c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e87e:	683b      	ldr	r3, [r7, #0]
 800e880:	885b      	ldrh	r3, [r3, #2]
 800e882:	b2da      	uxtb	r2, r3
 800e884:	4b4e      	ldr	r3, [pc, #312]	@ (800e9c0 <USBD_SetConfig+0x150>)
 800e886:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e888:	4b4d      	ldr	r3, [pc, #308]	@ (800e9c0 <USBD_SetConfig+0x150>)
 800e88a:	781b      	ldrb	r3, [r3, #0]
 800e88c:	2b01      	cmp	r3, #1
 800e88e:	d905      	bls.n	800e89c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e890:	6839      	ldr	r1, [r7, #0]
 800e892:	6878      	ldr	r0, [r7, #4]
 800e894:	f000 f985 	bl	800eba2 <USBD_CtlError>
    return USBD_FAIL;
 800e898:	2303      	movs	r3, #3
 800e89a:	e08c      	b.n	800e9b6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e8a2:	b2db      	uxtb	r3, r3
 800e8a4:	2b02      	cmp	r3, #2
 800e8a6:	d002      	beq.n	800e8ae <USBD_SetConfig+0x3e>
 800e8a8:	2b03      	cmp	r3, #3
 800e8aa:	d029      	beq.n	800e900 <USBD_SetConfig+0x90>
 800e8ac:	e075      	b.n	800e99a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e8ae:	4b44      	ldr	r3, [pc, #272]	@ (800e9c0 <USBD_SetConfig+0x150>)
 800e8b0:	781b      	ldrb	r3, [r3, #0]
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d020      	beq.n	800e8f8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800e8b6:	4b42      	ldr	r3, [pc, #264]	@ (800e9c0 <USBD_SetConfig+0x150>)
 800e8b8:	781b      	ldrb	r3, [r3, #0]
 800e8ba:	461a      	mov	r2, r3
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e8c0:	4b3f      	ldr	r3, [pc, #252]	@ (800e9c0 <USBD_SetConfig+0x150>)
 800e8c2:	781b      	ldrb	r3, [r3, #0]
 800e8c4:	4619      	mov	r1, r3
 800e8c6:	6878      	ldr	r0, [r7, #4]
 800e8c8:	f7fe ffe3 	bl	800d892 <USBD_SetClassConfig>
 800e8cc:	4603      	mov	r3, r0
 800e8ce:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e8d0:	7bfb      	ldrb	r3, [r7, #15]
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d008      	beq.n	800e8e8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800e8d6:	6839      	ldr	r1, [r7, #0]
 800e8d8:	6878      	ldr	r0, [r7, #4]
 800e8da:	f000 f962 	bl	800eba2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	2202      	movs	r2, #2
 800e8e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e8e6:	e065      	b.n	800e9b4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e8e8:	6878      	ldr	r0, [r7, #4]
 800e8ea:	f000 fa31 	bl	800ed50 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	2203      	movs	r2, #3
 800e8f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e8f6:	e05d      	b.n	800e9b4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e8f8:	6878      	ldr	r0, [r7, #4]
 800e8fa:	f000 fa29 	bl	800ed50 <USBD_CtlSendStatus>
      break;
 800e8fe:	e059      	b.n	800e9b4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e900:	4b2f      	ldr	r3, [pc, #188]	@ (800e9c0 <USBD_SetConfig+0x150>)
 800e902:	781b      	ldrb	r3, [r3, #0]
 800e904:	2b00      	cmp	r3, #0
 800e906:	d112      	bne.n	800e92e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	2202      	movs	r2, #2
 800e90c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800e910:	4b2b      	ldr	r3, [pc, #172]	@ (800e9c0 <USBD_SetConfig+0x150>)
 800e912:	781b      	ldrb	r3, [r3, #0]
 800e914:	461a      	mov	r2, r3
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e91a:	4b29      	ldr	r3, [pc, #164]	@ (800e9c0 <USBD_SetConfig+0x150>)
 800e91c:	781b      	ldrb	r3, [r3, #0]
 800e91e:	4619      	mov	r1, r3
 800e920:	6878      	ldr	r0, [r7, #4]
 800e922:	f7fe ffd2 	bl	800d8ca <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e926:	6878      	ldr	r0, [r7, #4]
 800e928:	f000 fa12 	bl	800ed50 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e92c:	e042      	b.n	800e9b4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800e92e:	4b24      	ldr	r3, [pc, #144]	@ (800e9c0 <USBD_SetConfig+0x150>)
 800e930:	781b      	ldrb	r3, [r3, #0]
 800e932:	461a      	mov	r2, r3
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	685b      	ldr	r3, [r3, #4]
 800e938:	429a      	cmp	r2, r3
 800e93a:	d02a      	beq.n	800e992 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	685b      	ldr	r3, [r3, #4]
 800e940:	b2db      	uxtb	r3, r3
 800e942:	4619      	mov	r1, r3
 800e944:	6878      	ldr	r0, [r7, #4]
 800e946:	f7fe ffc0 	bl	800d8ca <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e94a:	4b1d      	ldr	r3, [pc, #116]	@ (800e9c0 <USBD_SetConfig+0x150>)
 800e94c:	781b      	ldrb	r3, [r3, #0]
 800e94e:	461a      	mov	r2, r3
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e954:	4b1a      	ldr	r3, [pc, #104]	@ (800e9c0 <USBD_SetConfig+0x150>)
 800e956:	781b      	ldrb	r3, [r3, #0]
 800e958:	4619      	mov	r1, r3
 800e95a:	6878      	ldr	r0, [r7, #4]
 800e95c:	f7fe ff99 	bl	800d892 <USBD_SetClassConfig>
 800e960:	4603      	mov	r3, r0
 800e962:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e964:	7bfb      	ldrb	r3, [r7, #15]
 800e966:	2b00      	cmp	r3, #0
 800e968:	d00f      	beq.n	800e98a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800e96a:	6839      	ldr	r1, [r7, #0]
 800e96c:	6878      	ldr	r0, [r7, #4]
 800e96e:	f000 f918 	bl	800eba2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	685b      	ldr	r3, [r3, #4]
 800e976:	b2db      	uxtb	r3, r3
 800e978:	4619      	mov	r1, r3
 800e97a:	6878      	ldr	r0, [r7, #4]
 800e97c:	f7fe ffa5 	bl	800d8ca <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	2202      	movs	r2, #2
 800e984:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e988:	e014      	b.n	800e9b4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e98a:	6878      	ldr	r0, [r7, #4]
 800e98c:	f000 f9e0 	bl	800ed50 <USBD_CtlSendStatus>
      break;
 800e990:	e010      	b.n	800e9b4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e992:	6878      	ldr	r0, [r7, #4]
 800e994:	f000 f9dc 	bl	800ed50 <USBD_CtlSendStatus>
      break;
 800e998:	e00c      	b.n	800e9b4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800e99a:	6839      	ldr	r1, [r7, #0]
 800e99c:	6878      	ldr	r0, [r7, #4]
 800e99e:	f000 f900 	bl	800eba2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e9a2:	4b07      	ldr	r3, [pc, #28]	@ (800e9c0 <USBD_SetConfig+0x150>)
 800e9a4:	781b      	ldrb	r3, [r3, #0]
 800e9a6:	4619      	mov	r1, r3
 800e9a8:	6878      	ldr	r0, [r7, #4]
 800e9aa:	f7fe ff8e 	bl	800d8ca <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e9ae:	2303      	movs	r3, #3
 800e9b0:	73fb      	strb	r3, [r7, #15]
      break;
 800e9b2:	bf00      	nop
  }

  return ret;
 800e9b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	3710      	adds	r7, #16
 800e9ba:	46bd      	mov	sp, r7
 800e9bc:	bd80      	pop	{r7, pc}
 800e9be:	bf00      	nop
 800e9c0:	20003ca4 	.word	0x20003ca4

0800e9c4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e9c4:	b580      	push	{r7, lr}
 800e9c6:	b082      	sub	sp, #8
 800e9c8:	af00      	add	r7, sp, #0
 800e9ca:	6078      	str	r0, [r7, #4]
 800e9cc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e9ce:	683b      	ldr	r3, [r7, #0]
 800e9d0:	88db      	ldrh	r3, [r3, #6]
 800e9d2:	2b01      	cmp	r3, #1
 800e9d4:	d004      	beq.n	800e9e0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e9d6:	6839      	ldr	r1, [r7, #0]
 800e9d8:	6878      	ldr	r0, [r7, #4]
 800e9da:	f000 f8e2 	bl	800eba2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e9de:	e023      	b.n	800ea28 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e9e6:	b2db      	uxtb	r3, r3
 800e9e8:	2b02      	cmp	r3, #2
 800e9ea:	dc02      	bgt.n	800e9f2 <USBD_GetConfig+0x2e>
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	dc03      	bgt.n	800e9f8 <USBD_GetConfig+0x34>
 800e9f0:	e015      	b.n	800ea1e <USBD_GetConfig+0x5a>
 800e9f2:	2b03      	cmp	r3, #3
 800e9f4:	d00b      	beq.n	800ea0e <USBD_GetConfig+0x4a>
 800e9f6:	e012      	b.n	800ea1e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	2200      	movs	r2, #0
 800e9fc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	3308      	adds	r3, #8
 800ea02:	2201      	movs	r2, #1
 800ea04:	4619      	mov	r1, r3
 800ea06:	6878      	ldr	r0, [r7, #4]
 800ea08:	f000 f948 	bl	800ec9c <USBD_CtlSendData>
        break;
 800ea0c:	e00c      	b.n	800ea28 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	3304      	adds	r3, #4
 800ea12:	2201      	movs	r2, #1
 800ea14:	4619      	mov	r1, r3
 800ea16:	6878      	ldr	r0, [r7, #4]
 800ea18:	f000 f940 	bl	800ec9c <USBD_CtlSendData>
        break;
 800ea1c:	e004      	b.n	800ea28 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ea1e:	6839      	ldr	r1, [r7, #0]
 800ea20:	6878      	ldr	r0, [r7, #4]
 800ea22:	f000 f8be 	bl	800eba2 <USBD_CtlError>
        break;
 800ea26:	bf00      	nop
}
 800ea28:	bf00      	nop
 800ea2a:	3708      	adds	r7, #8
 800ea2c:	46bd      	mov	sp, r7
 800ea2e:	bd80      	pop	{r7, pc}

0800ea30 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b082      	sub	sp, #8
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	6078      	str	r0, [r7, #4]
 800ea38:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea40:	b2db      	uxtb	r3, r3
 800ea42:	3b01      	subs	r3, #1
 800ea44:	2b02      	cmp	r3, #2
 800ea46:	d81e      	bhi.n	800ea86 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	88db      	ldrh	r3, [r3, #6]
 800ea4c:	2b02      	cmp	r3, #2
 800ea4e:	d004      	beq.n	800ea5a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ea50:	6839      	ldr	r1, [r7, #0]
 800ea52:	6878      	ldr	r0, [r7, #4]
 800ea54:	f000 f8a5 	bl	800eba2 <USBD_CtlError>
        break;
 800ea58:	e01a      	b.n	800ea90 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	2201      	movs	r2, #1
 800ea5e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d005      	beq.n	800ea76 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	68db      	ldr	r3, [r3, #12]
 800ea6e:	f043 0202 	orr.w	r2, r3, #2
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	330c      	adds	r3, #12
 800ea7a:	2202      	movs	r2, #2
 800ea7c:	4619      	mov	r1, r3
 800ea7e:	6878      	ldr	r0, [r7, #4]
 800ea80:	f000 f90c 	bl	800ec9c <USBD_CtlSendData>
      break;
 800ea84:	e004      	b.n	800ea90 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ea86:	6839      	ldr	r1, [r7, #0]
 800ea88:	6878      	ldr	r0, [r7, #4]
 800ea8a:	f000 f88a 	bl	800eba2 <USBD_CtlError>
      break;
 800ea8e:	bf00      	nop
  }
}
 800ea90:	bf00      	nop
 800ea92:	3708      	adds	r7, #8
 800ea94:	46bd      	mov	sp, r7
 800ea96:	bd80      	pop	{r7, pc}

0800ea98 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	b082      	sub	sp, #8
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	6078      	str	r0, [r7, #4]
 800eaa0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800eaa2:	683b      	ldr	r3, [r7, #0]
 800eaa4:	885b      	ldrh	r3, [r3, #2]
 800eaa6:	2b01      	cmp	r3, #1
 800eaa8:	d107      	bne.n	800eaba <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	2201      	movs	r2, #1
 800eaae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800eab2:	6878      	ldr	r0, [r7, #4]
 800eab4:	f000 f94c 	bl	800ed50 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800eab8:	e013      	b.n	800eae2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800eaba:	683b      	ldr	r3, [r7, #0]
 800eabc:	885b      	ldrh	r3, [r3, #2]
 800eabe:	2b02      	cmp	r3, #2
 800eac0:	d10b      	bne.n	800eada <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800eac2:	683b      	ldr	r3, [r7, #0]
 800eac4:	889b      	ldrh	r3, [r3, #4]
 800eac6:	0a1b      	lsrs	r3, r3, #8
 800eac8:	b29b      	uxth	r3, r3
 800eaca:	b2da      	uxtb	r2, r3
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ead2:	6878      	ldr	r0, [r7, #4]
 800ead4:	f000 f93c 	bl	800ed50 <USBD_CtlSendStatus>
}
 800ead8:	e003      	b.n	800eae2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800eada:	6839      	ldr	r1, [r7, #0]
 800eadc:	6878      	ldr	r0, [r7, #4]
 800eade:	f000 f860 	bl	800eba2 <USBD_CtlError>
}
 800eae2:	bf00      	nop
 800eae4:	3708      	adds	r7, #8
 800eae6:	46bd      	mov	sp, r7
 800eae8:	bd80      	pop	{r7, pc}

0800eaea <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eaea:	b580      	push	{r7, lr}
 800eaec:	b082      	sub	sp, #8
 800eaee:	af00      	add	r7, sp, #0
 800eaf0:	6078      	str	r0, [r7, #4]
 800eaf2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eafa:	b2db      	uxtb	r3, r3
 800eafc:	3b01      	subs	r3, #1
 800eafe:	2b02      	cmp	r3, #2
 800eb00:	d80b      	bhi.n	800eb1a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800eb02:	683b      	ldr	r3, [r7, #0]
 800eb04:	885b      	ldrh	r3, [r3, #2]
 800eb06:	2b01      	cmp	r3, #1
 800eb08:	d10c      	bne.n	800eb24 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	2200      	movs	r2, #0
 800eb0e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800eb12:	6878      	ldr	r0, [r7, #4]
 800eb14:	f000 f91c 	bl	800ed50 <USBD_CtlSendStatus>
      }
      break;
 800eb18:	e004      	b.n	800eb24 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800eb1a:	6839      	ldr	r1, [r7, #0]
 800eb1c:	6878      	ldr	r0, [r7, #4]
 800eb1e:	f000 f840 	bl	800eba2 <USBD_CtlError>
      break;
 800eb22:	e000      	b.n	800eb26 <USBD_ClrFeature+0x3c>
      break;
 800eb24:	bf00      	nop
  }
}
 800eb26:	bf00      	nop
 800eb28:	3708      	adds	r7, #8
 800eb2a:	46bd      	mov	sp, r7
 800eb2c:	bd80      	pop	{r7, pc}

0800eb2e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800eb2e:	b580      	push	{r7, lr}
 800eb30:	b084      	sub	sp, #16
 800eb32:	af00      	add	r7, sp, #0
 800eb34:	6078      	str	r0, [r7, #4]
 800eb36:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800eb38:	683b      	ldr	r3, [r7, #0]
 800eb3a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	781a      	ldrb	r2, [r3, #0]
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	3301      	adds	r3, #1
 800eb48:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	781a      	ldrb	r2, [r3, #0]
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	3301      	adds	r3, #1
 800eb56:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800eb58:	68f8      	ldr	r0, [r7, #12]
 800eb5a:	f7ff fa40 	bl	800dfde <SWAPBYTE>
 800eb5e:	4603      	mov	r3, r0
 800eb60:	461a      	mov	r2, r3
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	3301      	adds	r3, #1
 800eb6a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	3301      	adds	r3, #1
 800eb70:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800eb72:	68f8      	ldr	r0, [r7, #12]
 800eb74:	f7ff fa33 	bl	800dfde <SWAPBYTE>
 800eb78:	4603      	mov	r3, r0
 800eb7a:	461a      	mov	r2, r3
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	3301      	adds	r3, #1
 800eb84:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	3301      	adds	r3, #1
 800eb8a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800eb8c:	68f8      	ldr	r0, [r7, #12]
 800eb8e:	f7ff fa26 	bl	800dfde <SWAPBYTE>
 800eb92:	4603      	mov	r3, r0
 800eb94:	461a      	mov	r2, r3
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	80da      	strh	r2, [r3, #6]
}
 800eb9a:	bf00      	nop
 800eb9c:	3710      	adds	r7, #16
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	bd80      	pop	{r7, pc}

0800eba2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eba2:	b580      	push	{r7, lr}
 800eba4:	b082      	sub	sp, #8
 800eba6:	af00      	add	r7, sp, #0
 800eba8:	6078      	str	r0, [r7, #4]
 800ebaa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ebac:	2180      	movs	r1, #128	@ 0x80
 800ebae:	6878      	ldr	r0, [r7, #4]
 800ebb0:	f000 fd48 	bl	800f644 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ebb4:	2100      	movs	r1, #0
 800ebb6:	6878      	ldr	r0, [r7, #4]
 800ebb8:	f000 fd44 	bl	800f644 <USBD_LL_StallEP>
}
 800ebbc:	bf00      	nop
 800ebbe:	3708      	adds	r7, #8
 800ebc0:	46bd      	mov	sp, r7
 800ebc2:	bd80      	pop	{r7, pc}

0800ebc4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ebc4:	b580      	push	{r7, lr}
 800ebc6:	b086      	sub	sp, #24
 800ebc8:	af00      	add	r7, sp, #0
 800ebca:	60f8      	str	r0, [r7, #12]
 800ebcc:	60b9      	str	r1, [r7, #8]
 800ebce:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ebd0:	2300      	movs	r3, #0
 800ebd2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d042      	beq.n	800ec60 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800ebde:	6938      	ldr	r0, [r7, #16]
 800ebe0:	f000 f842 	bl	800ec68 <USBD_GetLen>
 800ebe4:	4603      	mov	r3, r0
 800ebe6:	3301      	adds	r3, #1
 800ebe8:	005b      	lsls	r3, r3, #1
 800ebea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ebee:	d808      	bhi.n	800ec02 <USBD_GetString+0x3e>
 800ebf0:	6938      	ldr	r0, [r7, #16]
 800ebf2:	f000 f839 	bl	800ec68 <USBD_GetLen>
 800ebf6:	4603      	mov	r3, r0
 800ebf8:	3301      	adds	r3, #1
 800ebfa:	b29b      	uxth	r3, r3
 800ebfc:	005b      	lsls	r3, r3, #1
 800ebfe:	b29a      	uxth	r2, r3
 800ec00:	e001      	b.n	800ec06 <USBD_GetString+0x42>
 800ec02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ec0a:	7dfb      	ldrb	r3, [r7, #23]
 800ec0c:	68ba      	ldr	r2, [r7, #8]
 800ec0e:	4413      	add	r3, r2
 800ec10:	687a      	ldr	r2, [r7, #4]
 800ec12:	7812      	ldrb	r2, [r2, #0]
 800ec14:	701a      	strb	r2, [r3, #0]
  idx++;
 800ec16:	7dfb      	ldrb	r3, [r7, #23]
 800ec18:	3301      	adds	r3, #1
 800ec1a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ec1c:	7dfb      	ldrb	r3, [r7, #23]
 800ec1e:	68ba      	ldr	r2, [r7, #8]
 800ec20:	4413      	add	r3, r2
 800ec22:	2203      	movs	r2, #3
 800ec24:	701a      	strb	r2, [r3, #0]
  idx++;
 800ec26:	7dfb      	ldrb	r3, [r7, #23]
 800ec28:	3301      	adds	r3, #1
 800ec2a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ec2c:	e013      	b.n	800ec56 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800ec2e:	7dfb      	ldrb	r3, [r7, #23]
 800ec30:	68ba      	ldr	r2, [r7, #8]
 800ec32:	4413      	add	r3, r2
 800ec34:	693a      	ldr	r2, [r7, #16]
 800ec36:	7812      	ldrb	r2, [r2, #0]
 800ec38:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ec3a:	693b      	ldr	r3, [r7, #16]
 800ec3c:	3301      	adds	r3, #1
 800ec3e:	613b      	str	r3, [r7, #16]
    idx++;
 800ec40:	7dfb      	ldrb	r3, [r7, #23]
 800ec42:	3301      	adds	r3, #1
 800ec44:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ec46:	7dfb      	ldrb	r3, [r7, #23]
 800ec48:	68ba      	ldr	r2, [r7, #8]
 800ec4a:	4413      	add	r3, r2
 800ec4c:	2200      	movs	r2, #0
 800ec4e:	701a      	strb	r2, [r3, #0]
    idx++;
 800ec50:	7dfb      	ldrb	r3, [r7, #23]
 800ec52:	3301      	adds	r3, #1
 800ec54:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ec56:	693b      	ldr	r3, [r7, #16]
 800ec58:	781b      	ldrb	r3, [r3, #0]
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d1e7      	bne.n	800ec2e <USBD_GetString+0x6a>
 800ec5e:	e000      	b.n	800ec62 <USBD_GetString+0x9e>
    return;
 800ec60:	bf00      	nop
  }
}
 800ec62:	3718      	adds	r7, #24
 800ec64:	46bd      	mov	sp, r7
 800ec66:	bd80      	pop	{r7, pc}

0800ec68 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ec68:	b480      	push	{r7}
 800ec6a:	b085      	sub	sp, #20
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ec70:	2300      	movs	r3, #0
 800ec72:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ec78:	e005      	b.n	800ec86 <USBD_GetLen+0x1e>
  {
    len++;
 800ec7a:	7bfb      	ldrb	r3, [r7, #15]
 800ec7c:	3301      	adds	r3, #1
 800ec7e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ec80:	68bb      	ldr	r3, [r7, #8]
 800ec82:	3301      	adds	r3, #1
 800ec84:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ec86:	68bb      	ldr	r3, [r7, #8]
 800ec88:	781b      	ldrb	r3, [r3, #0]
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d1f5      	bne.n	800ec7a <USBD_GetLen+0x12>
  }

  return len;
 800ec8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec90:	4618      	mov	r0, r3
 800ec92:	3714      	adds	r7, #20
 800ec94:	46bd      	mov	sp, r7
 800ec96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec9a:	4770      	bx	lr

0800ec9c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ec9c:	b580      	push	{r7, lr}
 800ec9e:	b084      	sub	sp, #16
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	60f8      	str	r0, [r7, #12]
 800eca4:	60b9      	str	r1, [r7, #8]
 800eca6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	2202      	movs	r2, #2
 800ecac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	687a      	ldr	r2, [r7, #4]
 800ecb4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	687a      	ldr	r2, [r7, #4]
 800ecba:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	68ba      	ldr	r2, [r7, #8]
 800ecc0:	2100      	movs	r1, #0
 800ecc2:	68f8      	ldr	r0, [r7, #12]
 800ecc4:	f000 fd47 	bl	800f756 <USBD_LL_Transmit>

  return USBD_OK;
 800ecc8:	2300      	movs	r3, #0
}
 800ecca:	4618      	mov	r0, r3
 800eccc:	3710      	adds	r7, #16
 800ecce:	46bd      	mov	sp, r7
 800ecd0:	bd80      	pop	{r7, pc}

0800ecd2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ecd2:	b580      	push	{r7, lr}
 800ecd4:	b084      	sub	sp, #16
 800ecd6:	af00      	add	r7, sp, #0
 800ecd8:	60f8      	str	r0, [r7, #12]
 800ecda:	60b9      	str	r1, [r7, #8]
 800ecdc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	68ba      	ldr	r2, [r7, #8]
 800ece2:	2100      	movs	r1, #0
 800ece4:	68f8      	ldr	r0, [r7, #12]
 800ece6:	f000 fd36 	bl	800f756 <USBD_LL_Transmit>

  return USBD_OK;
 800ecea:	2300      	movs	r3, #0
}
 800ecec:	4618      	mov	r0, r3
 800ecee:	3710      	adds	r7, #16
 800ecf0:	46bd      	mov	sp, r7
 800ecf2:	bd80      	pop	{r7, pc}

0800ecf4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ecf4:	b580      	push	{r7, lr}
 800ecf6:	b084      	sub	sp, #16
 800ecf8:	af00      	add	r7, sp, #0
 800ecfa:	60f8      	str	r0, [r7, #12]
 800ecfc:	60b9      	str	r1, [r7, #8]
 800ecfe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	2203      	movs	r2, #3
 800ed04:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	687a      	ldr	r2, [r7, #4]
 800ed0c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	687a      	ldr	r2, [r7, #4]
 800ed14:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	68ba      	ldr	r2, [r7, #8]
 800ed1c:	2100      	movs	r1, #0
 800ed1e:	68f8      	ldr	r0, [r7, #12]
 800ed20:	f000 fd3a 	bl	800f798 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ed24:	2300      	movs	r3, #0
}
 800ed26:	4618      	mov	r0, r3
 800ed28:	3710      	adds	r7, #16
 800ed2a:	46bd      	mov	sp, r7
 800ed2c:	bd80      	pop	{r7, pc}

0800ed2e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ed2e:	b580      	push	{r7, lr}
 800ed30:	b084      	sub	sp, #16
 800ed32:	af00      	add	r7, sp, #0
 800ed34:	60f8      	str	r0, [r7, #12]
 800ed36:	60b9      	str	r1, [r7, #8]
 800ed38:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	68ba      	ldr	r2, [r7, #8]
 800ed3e:	2100      	movs	r1, #0
 800ed40:	68f8      	ldr	r0, [r7, #12]
 800ed42:	f000 fd29 	bl	800f798 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ed46:	2300      	movs	r3, #0
}
 800ed48:	4618      	mov	r0, r3
 800ed4a:	3710      	adds	r7, #16
 800ed4c:	46bd      	mov	sp, r7
 800ed4e:	bd80      	pop	{r7, pc}

0800ed50 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ed50:	b580      	push	{r7, lr}
 800ed52:	b082      	sub	sp, #8
 800ed54:	af00      	add	r7, sp, #0
 800ed56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	2204      	movs	r2, #4
 800ed5c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ed60:	2300      	movs	r3, #0
 800ed62:	2200      	movs	r2, #0
 800ed64:	2100      	movs	r1, #0
 800ed66:	6878      	ldr	r0, [r7, #4]
 800ed68:	f000 fcf5 	bl	800f756 <USBD_LL_Transmit>

  return USBD_OK;
 800ed6c:	2300      	movs	r3, #0
}
 800ed6e:	4618      	mov	r0, r3
 800ed70:	3708      	adds	r7, #8
 800ed72:	46bd      	mov	sp, r7
 800ed74:	bd80      	pop	{r7, pc}

0800ed76 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ed76:	b580      	push	{r7, lr}
 800ed78:	b082      	sub	sp, #8
 800ed7a:	af00      	add	r7, sp, #0
 800ed7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	2205      	movs	r2, #5
 800ed82:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ed86:	2300      	movs	r3, #0
 800ed88:	2200      	movs	r2, #0
 800ed8a:	2100      	movs	r1, #0
 800ed8c:	6878      	ldr	r0, [r7, #4]
 800ed8e:	f000 fd03 	bl	800f798 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ed92:	2300      	movs	r3, #0
}
 800ed94:	4618      	mov	r0, r3
 800ed96:	3708      	adds	r7, #8
 800ed98:	46bd      	mov	sp, r7
 800ed9a:	bd80      	pop	{r7, pc}

0800ed9c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ed9c:	b480      	push	{r7}
 800ed9e:	b087      	sub	sp, #28
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	60f8      	str	r0, [r7, #12]
 800eda4:	60b9      	str	r1, [r7, #8]
 800eda6:	4613      	mov	r3, r2
 800eda8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800edaa:	2301      	movs	r3, #1
 800edac:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800edae:	2300      	movs	r3, #0
 800edb0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800edb2:	4b1f      	ldr	r3, [pc, #124]	@ (800ee30 <FATFS_LinkDriverEx+0x94>)
 800edb4:	7a5b      	ldrb	r3, [r3, #9]
 800edb6:	b2db      	uxtb	r3, r3
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d131      	bne.n	800ee20 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800edbc:	4b1c      	ldr	r3, [pc, #112]	@ (800ee30 <FATFS_LinkDriverEx+0x94>)
 800edbe:	7a5b      	ldrb	r3, [r3, #9]
 800edc0:	b2db      	uxtb	r3, r3
 800edc2:	461a      	mov	r2, r3
 800edc4:	4b1a      	ldr	r3, [pc, #104]	@ (800ee30 <FATFS_LinkDriverEx+0x94>)
 800edc6:	2100      	movs	r1, #0
 800edc8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800edca:	4b19      	ldr	r3, [pc, #100]	@ (800ee30 <FATFS_LinkDriverEx+0x94>)
 800edcc:	7a5b      	ldrb	r3, [r3, #9]
 800edce:	b2db      	uxtb	r3, r3
 800edd0:	4a17      	ldr	r2, [pc, #92]	@ (800ee30 <FATFS_LinkDriverEx+0x94>)
 800edd2:	009b      	lsls	r3, r3, #2
 800edd4:	4413      	add	r3, r2
 800edd6:	68fa      	ldr	r2, [r7, #12]
 800edd8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800edda:	4b15      	ldr	r3, [pc, #84]	@ (800ee30 <FATFS_LinkDriverEx+0x94>)
 800eddc:	7a5b      	ldrb	r3, [r3, #9]
 800edde:	b2db      	uxtb	r3, r3
 800ede0:	461a      	mov	r2, r3
 800ede2:	4b13      	ldr	r3, [pc, #76]	@ (800ee30 <FATFS_LinkDriverEx+0x94>)
 800ede4:	4413      	add	r3, r2
 800ede6:	79fa      	ldrb	r2, [r7, #7]
 800ede8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800edea:	4b11      	ldr	r3, [pc, #68]	@ (800ee30 <FATFS_LinkDriverEx+0x94>)
 800edec:	7a5b      	ldrb	r3, [r3, #9]
 800edee:	b2db      	uxtb	r3, r3
 800edf0:	1c5a      	adds	r2, r3, #1
 800edf2:	b2d1      	uxtb	r1, r2
 800edf4:	4a0e      	ldr	r2, [pc, #56]	@ (800ee30 <FATFS_LinkDriverEx+0x94>)
 800edf6:	7251      	strb	r1, [r2, #9]
 800edf8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800edfa:	7dbb      	ldrb	r3, [r7, #22]
 800edfc:	3330      	adds	r3, #48	@ 0x30
 800edfe:	b2da      	uxtb	r2, r3
 800ee00:	68bb      	ldr	r3, [r7, #8]
 800ee02:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ee04:	68bb      	ldr	r3, [r7, #8]
 800ee06:	3301      	adds	r3, #1
 800ee08:	223a      	movs	r2, #58	@ 0x3a
 800ee0a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ee0c:	68bb      	ldr	r3, [r7, #8]
 800ee0e:	3302      	adds	r3, #2
 800ee10:	222f      	movs	r2, #47	@ 0x2f
 800ee12:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ee14:	68bb      	ldr	r3, [r7, #8]
 800ee16:	3303      	adds	r3, #3
 800ee18:	2200      	movs	r2, #0
 800ee1a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ee20:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee22:	4618      	mov	r0, r3
 800ee24:	371c      	adds	r7, #28
 800ee26:	46bd      	mov	sp, r7
 800ee28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee2c:	4770      	bx	lr
 800ee2e:	bf00      	nop
 800ee30:	20003ca8 	.word	0x20003ca8

0800ee34 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ee34:	b580      	push	{r7, lr}
 800ee36:	b082      	sub	sp, #8
 800ee38:	af00      	add	r7, sp, #0
 800ee3a:	6078      	str	r0, [r7, #4]
 800ee3c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ee3e:	2200      	movs	r2, #0
 800ee40:	6839      	ldr	r1, [r7, #0]
 800ee42:	6878      	ldr	r0, [r7, #4]
 800ee44:	f7ff ffaa 	bl	800ed9c <FATFS_LinkDriverEx>
 800ee48:	4603      	mov	r3, r0
}
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	3708      	adds	r7, #8
 800ee4e:	46bd      	mov	sp, r7
 800ee50:	bd80      	pop	{r7, pc}
	...

0800ee54 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ee54:	b580      	push	{r7, lr}
 800ee56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ee58:	2200      	movs	r2, #0
 800ee5a:	4912      	ldr	r1, [pc, #72]	@ (800eea4 <MX_USB_DEVICE_Init+0x50>)
 800ee5c:	4812      	ldr	r0, [pc, #72]	@ (800eea8 <MX_USB_DEVICE_Init+0x54>)
 800ee5e:	f7fe fc9b 	bl	800d798 <USBD_Init>
 800ee62:	4603      	mov	r3, r0
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d001      	beq.n	800ee6c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ee68:	f7f4 f968 	bl	800313c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ee6c:	490f      	ldr	r1, [pc, #60]	@ (800eeac <MX_USB_DEVICE_Init+0x58>)
 800ee6e:	480e      	ldr	r0, [pc, #56]	@ (800eea8 <MX_USB_DEVICE_Init+0x54>)
 800ee70:	f7fe fcc2 	bl	800d7f8 <USBD_RegisterClass>
 800ee74:	4603      	mov	r3, r0
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d001      	beq.n	800ee7e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ee7a:	f7f4 f95f 	bl	800313c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ee7e:	490c      	ldr	r1, [pc, #48]	@ (800eeb0 <MX_USB_DEVICE_Init+0x5c>)
 800ee80:	4809      	ldr	r0, [pc, #36]	@ (800eea8 <MX_USB_DEVICE_Init+0x54>)
 800ee82:	f7fe fbb9 	bl	800d5f8 <USBD_CDC_RegisterInterface>
 800ee86:	4603      	mov	r3, r0
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d001      	beq.n	800ee90 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ee8c:	f7f4 f956 	bl	800313c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ee90:	4805      	ldr	r0, [pc, #20]	@ (800eea8 <MX_USB_DEVICE_Init+0x54>)
 800ee92:	f7fe fce7 	bl	800d864 <USBD_Start>
 800ee96:	4603      	mov	r3, r0
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d001      	beq.n	800eea0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ee9c:	f7f4 f94e 	bl	800313c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800eea0:	bf00      	nop
 800eea2:	bd80      	pop	{r7, pc}
 800eea4:	20000124 	.word	0x20000124
 800eea8:	20003cb4 	.word	0x20003cb4
 800eeac:	20000090 	.word	0x20000090
 800eeb0:	20000110 	.word	0x20000110

0800eeb4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800eeb4:	b580      	push	{r7, lr}
 800eeb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800eeb8:	2200      	movs	r2, #0
 800eeba:	4905      	ldr	r1, [pc, #20]	@ (800eed0 <CDC_Init_FS+0x1c>)
 800eebc:	4805      	ldr	r0, [pc, #20]	@ (800eed4 <CDC_Init_FS+0x20>)
 800eebe:	f7fe fbb5 	bl	800d62c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800eec2:	4905      	ldr	r1, [pc, #20]	@ (800eed8 <CDC_Init_FS+0x24>)
 800eec4:	4803      	ldr	r0, [pc, #12]	@ (800eed4 <CDC_Init_FS+0x20>)
 800eec6:	f7fe fbd3 	bl	800d670 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800eeca:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800eecc:	4618      	mov	r0, r3
 800eece:	bd80      	pop	{r7, pc}
 800eed0:	20004790 	.word	0x20004790
 800eed4:	20003cb4 	.word	0x20003cb4
 800eed8:	20003f90 	.word	0x20003f90

0800eedc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800eedc:	b480      	push	{r7}
 800eede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800eee0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800eee2:	4618      	mov	r0, r3
 800eee4:	46bd      	mov	sp, r7
 800eee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeea:	4770      	bx	lr

0800eeec <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800eeec:	b480      	push	{r7}
 800eeee:	b083      	sub	sp, #12
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	4603      	mov	r3, r0
 800eef4:	6039      	str	r1, [r7, #0]
 800eef6:	71fb      	strb	r3, [r7, #7]
 800eef8:	4613      	mov	r3, r2
 800eefa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800eefc:	79fb      	ldrb	r3, [r7, #7]
 800eefe:	2b23      	cmp	r3, #35	@ 0x23
 800ef00:	d84a      	bhi.n	800ef98 <CDC_Control_FS+0xac>
 800ef02:	a201      	add	r2, pc, #4	@ (adr r2, 800ef08 <CDC_Control_FS+0x1c>)
 800ef04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef08:	0800ef99 	.word	0x0800ef99
 800ef0c:	0800ef99 	.word	0x0800ef99
 800ef10:	0800ef99 	.word	0x0800ef99
 800ef14:	0800ef99 	.word	0x0800ef99
 800ef18:	0800ef99 	.word	0x0800ef99
 800ef1c:	0800ef99 	.word	0x0800ef99
 800ef20:	0800ef99 	.word	0x0800ef99
 800ef24:	0800ef99 	.word	0x0800ef99
 800ef28:	0800ef99 	.word	0x0800ef99
 800ef2c:	0800ef99 	.word	0x0800ef99
 800ef30:	0800ef99 	.word	0x0800ef99
 800ef34:	0800ef99 	.word	0x0800ef99
 800ef38:	0800ef99 	.word	0x0800ef99
 800ef3c:	0800ef99 	.word	0x0800ef99
 800ef40:	0800ef99 	.word	0x0800ef99
 800ef44:	0800ef99 	.word	0x0800ef99
 800ef48:	0800ef99 	.word	0x0800ef99
 800ef4c:	0800ef99 	.word	0x0800ef99
 800ef50:	0800ef99 	.word	0x0800ef99
 800ef54:	0800ef99 	.word	0x0800ef99
 800ef58:	0800ef99 	.word	0x0800ef99
 800ef5c:	0800ef99 	.word	0x0800ef99
 800ef60:	0800ef99 	.word	0x0800ef99
 800ef64:	0800ef99 	.word	0x0800ef99
 800ef68:	0800ef99 	.word	0x0800ef99
 800ef6c:	0800ef99 	.word	0x0800ef99
 800ef70:	0800ef99 	.word	0x0800ef99
 800ef74:	0800ef99 	.word	0x0800ef99
 800ef78:	0800ef99 	.word	0x0800ef99
 800ef7c:	0800ef99 	.word	0x0800ef99
 800ef80:	0800ef99 	.word	0x0800ef99
 800ef84:	0800ef99 	.word	0x0800ef99
 800ef88:	0800ef99 	.word	0x0800ef99
 800ef8c:	0800ef99 	.word	0x0800ef99
 800ef90:	0800ef99 	.word	0x0800ef99
 800ef94:	0800ef99 	.word	0x0800ef99
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ef98:	bf00      	nop
  }

  return (USBD_OK);
 800ef9a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ef9c:	4618      	mov	r0, r3
 800ef9e:	370c      	adds	r7, #12
 800efa0:	46bd      	mov	sp, r7
 800efa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efa6:	4770      	bx	lr

0800efa8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800efa8:	b580      	push	{r7, lr}
 800efaa:	b082      	sub	sp, #8
 800efac:	af00      	add	r7, sp, #0
 800efae:	6078      	str	r0, [r7, #4]
 800efb0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800efb2:	6879      	ldr	r1, [r7, #4]
 800efb4:	4805      	ldr	r0, [pc, #20]	@ (800efcc <CDC_Receive_FS+0x24>)
 800efb6:	f7fe fb5b 	bl	800d670 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800efba:	4804      	ldr	r0, [pc, #16]	@ (800efcc <CDC_Receive_FS+0x24>)
 800efbc:	f7fe fbb6 	bl	800d72c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800efc0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800efc2:	4618      	mov	r0, r3
 800efc4:	3708      	adds	r7, #8
 800efc6:	46bd      	mov	sp, r7
 800efc8:	bd80      	pop	{r7, pc}
 800efca:	bf00      	nop
 800efcc:	20003cb4 	.word	0x20003cb4

0800efd0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800efd0:	b580      	push	{r7, lr}
 800efd2:	b084      	sub	sp, #16
 800efd4:	af00      	add	r7, sp, #0
 800efd6:	6078      	str	r0, [r7, #4]
 800efd8:	460b      	mov	r3, r1
 800efda:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800efdc:	2300      	movs	r3, #0
 800efde:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800efe0:	4b0d      	ldr	r3, [pc, #52]	@ (800f018 <CDC_Transmit_FS+0x48>)
 800efe2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800efe6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800efe8:	68bb      	ldr	r3, [r7, #8]
 800efea:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d001      	beq.n	800eff6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800eff2:	2301      	movs	r3, #1
 800eff4:	e00b      	b.n	800f00e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800eff6:	887b      	ldrh	r3, [r7, #2]
 800eff8:	461a      	mov	r2, r3
 800effa:	6879      	ldr	r1, [r7, #4]
 800effc:	4806      	ldr	r0, [pc, #24]	@ (800f018 <CDC_Transmit_FS+0x48>)
 800effe:	f7fe fb15 	bl	800d62c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800f002:	4805      	ldr	r0, [pc, #20]	@ (800f018 <CDC_Transmit_FS+0x48>)
 800f004:	f7fe fb52 	bl	800d6ac <USBD_CDC_TransmitPacket>
 800f008:	4603      	mov	r3, r0
 800f00a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800f00c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f00e:	4618      	mov	r0, r3
 800f010:	3710      	adds	r7, #16
 800f012:	46bd      	mov	sp, r7
 800f014:	bd80      	pop	{r7, pc}
 800f016:	bf00      	nop
 800f018:	20003cb4 	.word	0x20003cb4

0800f01c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800f01c:	b480      	push	{r7}
 800f01e:	b087      	sub	sp, #28
 800f020:	af00      	add	r7, sp, #0
 800f022:	60f8      	str	r0, [r7, #12]
 800f024:	60b9      	str	r1, [r7, #8]
 800f026:	4613      	mov	r3, r2
 800f028:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800f02a:	2300      	movs	r3, #0
 800f02c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800f02e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f032:	4618      	mov	r0, r3
 800f034:	371c      	adds	r7, #28
 800f036:	46bd      	mov	sp, r7
 800f038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f03c:	4770      	bx	lr
	...

0800f040 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f040:	b480      	push	{r7}
 800f042:	b083      	sub	sp, #12
 800f044:	af00      	add	r7, sp, #0
 800f046:	4603      	mov	r3, r0
 800f048:	6039      	str	r1, [r7, #0]
 800f04a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800f04c:	683b      	ldr	r3, [r7, #0]
 800f04e:	2212      	movs	r2, #18
 800f050:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800f052:	4b03      	ldr	r3, [pc, #12]	@ (800f060 <USBD_FS_DeviceDescriptor+0x20>)
}
 800f054:	4618      	mov	r0, r3
 800f056:	370c      	adds	r7, #12
 800f058:	46bd      	mov	sp, r7
 800f05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f05e:	4770      	bx	lr
 800f060:	20000140 	.word	0x20000140

0800f064 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f064:	b480      	push	{r7}
 800f066:	b083      	sub	sp, #12
 800f068:	af00      	add	r7, sp, #0
 800f06a:	4603      	mov	r3, r0
 800f06c:	6039      	str	r1, [r7, #0]
 800f06e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f070:	683b      	ldr	r3, [r7, #0]
 800f072:	2204      	movs	r2, #4
 800f074:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f076:	4b03      	ldr	r3, [pc, #12]	@ (800f084 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800f078:	4618      	mov	r0, r3
 800f07a:	370c      	adds	r7, #12
 800f07c:	46bd      	mov	sp, r7
 800f07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f082:	4770      	bx	lr
 800f084:	20000154 	.word	0x20000154

0800f088 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f088:	b580      	push	{r7, lr}
 800f08a:	b082      	sub	sp, #8
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	4603      	mov	r3, r0
 800f090:	6039      	str	r1, [r7, #0]
 800f092:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f094:	79fb      	ldrb	r3, [r7, #7]
 800f096:	2b00      	cmp	r3, #0
 800f098:	d105      	bne.n	800f0a6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f09a:	683a      	ldr	r2, [r7, #0]
 800f09c:	4907      	ldr	r1, [pc, #28]	@ (800f0bc <USBD_FS_ProductStrDescriptor+0x34>)
 800f09e:	4808      	ldr	r0, [pc, #32]	@ (800f0c0 <USBD_FS_ProductStrDescriptor+0x38>)
 800f0a0:	f7ff fd90 	bl	800ebc4 <USBD_GetString>
 800f0a4:	e004      	b.n	800f0b0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f0a6:	683a      	ldr	r2, [r7, #0]
 800f0a8:	4904      	ldr	r1, [pc, #16]	@ (800f0bc <USBD_FS_ProductStrDescriptor+0x34>)
 800f0aa:	4805      	ldr	r0, [pc, #20]	@ (800f0c0 <USBD_FS_ProductStrDescriptor+0x38>)
 800f0ac:	f7ff fd8a 	bl	800ebc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f0b0:	4b02      	ldr	r3, [pc, #8]	@ (800f0bc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800f0b2:	4618      	mov	r0, r3
 800f0b4:	3708      	adds	r7, #8
 800f0b6:	46bd      	mov	sp, r7
 800f0b8:	bd80      	pop	{r7, pc}
 800f0ba:	bf00      	nop
 800f0bc:	20004f90 	.word	0x20004f90
 800f0c0:	08010058 	.word	0x08010058

0800f0c4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f0c4:	b580      	push	{r7, lr}
 800f0c6:	b082      	sub	sp, #8
 800f0c8:	af00      	add	r7, sp, #0
 800f0ca:	4603      	mov	r3, r0
 800f0cc:	6039      	str	r1, [r7, #0]
 800f0ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f0d0:	683a      	ldr	r2, [r7, #0]
 800f0d2:	4904      	ldr	r1, [pc, #16]	@ (800f0e4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800f0d4:	4804      	ldr	r0, [pc, #16]	@ (800f0e8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800f0d6:	f7ff fd75 	bl	800ebc4 <USBD_GetString>
  return USBD_StrDesc;
 800f0da:	4b02      	ldr	r3, [pc, #8]	@ (800f0e4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800f0dc:	4618      	mov	r0, r3
 800f0de:	3708      	adds	r7, #8
 800f0e0:	46bd      	mov	sp, r7
 800f0e2:	bd80      	pop	{r7, pc}
 800f0e4:	20004f90 	.word	0x20004f90
 800f0e8:	08010070 	.word	0x08010070

0800f0ec <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f0ec:	b580      	push	{r7, lr}
 800f0ee:	b082      	sub	sp, #8
 800f0f0:	af00      	add	r7, sp, #0
 800f0f2:	4603      	mov	r3, r0
 800f0f4:	6039      	str	r1, [r7, #0]
 800f0f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f0f8:	683b      	ldr	r3, [r7, #0]
 800f0fa:	221a      	movs	r2, #26
 800f0fc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f0fe:	f000 f843 	bl	800f188 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800f102:	4b02      	ldr	r3, [pc, #8]	@ (800f10c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800f104:	4618      	mov	r0, r3
 800f106:	3708      	adds	r7, #8
 800f108:	46bd      	mov	sp, r7
 800f10a:	bd80      	pop	{r7, pc}
 800f10c:	20000158 	.word	0x20000158

0800f110 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f110:	b580      	push	{r7, lr}
 800f112:	b082      	sub	sp, #8
 800f114:	af00      	add	r7, sp, #0
 800f116:	4603      	mov	r3, r0
 800f118:	6039      	str	r1, [r7, #0]
 800f11a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f11c:	79fb      	ldrb	r3, [r7, #7]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d105      	bne.n	800f12e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f122:	683a      	ldr	r2, [r7, #0]
 800f124:	4907      	ldr	r1, [pc, #28]	@ (800f144 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f126:	4808      	ldr	r0, [pc, #32]	@ (800f148 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f128:	f7ff fd4c 	bl	800ebc4 <USBD_GetString>
 800f12c:	e004      	b.n	800f138 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f12e:	683a      	ldr	r2, [r7, #0]
 800f130:	4904      	ldr	r1, [pc, #16]	@ (800f144 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f132:	4805      	ldr	r0, [pc, #20]	@ (800f148 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f134:	f7ff fd46 	bl	800ebc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f138:	4b02      	ldr	r3, [pc, #8]	@ (800f144 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800f13a:	4618      	mov	r0, r3
 800f13c:	3708      	adds	r7, #8
 800f13e:	46bd      	mov	sp, r7
 800f140:	bd80      	pop	{r7, pc}
 800f142:	bf00      	nop
 800f144:	20004f90 	.word	0x20004f90
 800f148:	08010084 	.word	0x08010084

0800f14c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f14c:	b580      	push	{r7, lr}
 800f14e:	b082      	sub	sp, #8
 800f150:	af00      	add	r7, sp, #0
 800f152:	4603      	mov	r3, r0
 800f154:	6039      	str	r1, [r7, #0]
 800f156:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f158:	79fb      	ldrb	r3, [r7, #7]
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d105      	bne.n	800f16a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f15e:	683a      	ldr	r2, [r7, #0]
 800f160:	4907      	ldr	r1, [pc, #28]	@ (800f180 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f162:	4808      	ldr	r0, [pc, #32]	@ (800f184 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f164:	f7ff fd2e 	bl	800ebc4 <USBD_GetString>
 800f168:	e004      	b.n	800f174 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f16a:	683a      	ldr	r2, [r7, #0]
 800f16c:	4904      	ldr	r1, [pc, #16]	@ (800f180 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f16e:	4805      	ldr	r0, [pc, #20]	@ (800f184 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f170:	f7ff fd28 	bl	800ebc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f174:	4b02      	ldr	r3, [pc, #8]	@ (800f180 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800f176:	4618      	mov	r0, r3
 800f178:	3708      	adds	r7, #8
 800f17a:	46bd      	mov	sp, r7
 800f17c:	bd80      	pop	{r7, pc}
 800f17e:	bf00      	nop
 800f180:	20004f90 	.word	0x20004f90
 800f184:	08010090 	.word	0x08010090

0800f188 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f188:	b580      	push	{r7, lr}
 800f18a:	b084      	sub	sp, #16
 800f18c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f18e:	4b0f      	ldr	r3, [pc, #60]	@ (800f1cc <Get_SerialNum+0x44>)
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f194:	4b0e      	ldr	r3, [pc, #56]	@ (800f1d0 <Get_SerialNum+0x48>)
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f19a:	4b0e      	ldr	r3, [pc, #56]	@ (800f1d4 <Get_SerialNum+0x4c>)
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f1a0:	68fa      	ldr	r2, [r7, #12]
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	4413      	add	r3, r2
 800f1a6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d009      	beq.n	800f1c2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f1ae:	2208      	movs	r2, #8
 800f1b0:	4909      	ldr	r1, [pc, #36]	@ (800f1d8 <Get_SerialNum+0x50>)
 800f1b2:	68f8      	ldr	r0, [r7, #12]
 800f1b4:	f000 f814 	bl	800f1e0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f1b8:	2204      	movs	r2, #4
 800f1ba:	4908      	ldr	r1, [pc, #32]	@ (800f1dc <Get_SerialNum+0x54>)
 800f1bc:	68b8      	ldr	r0, [r7, #8]
 800f1be:	f000 f80f 	bl	800f1e0 <IntToUnicode>
  }
}
 800f1c2:	bf00      	nop
 800f1c4:	3710      	adds	r7, #16
 800f1c6:	46bd      	mov	sp, r7
 800f1c8:	bd80      	pop	{r7, pc}
 800f1ca:	bf00      	nop
 800f1cc:	1fff7a10 	.word	0x1fff7a10
 800f1d0:	1fff7a14 	.word	0x1fff7a14
 800f1d4:	1fff7a18 	.word	0x1fff7a18
 800f1d8:	2000015a 	.word	0x2000015a
 800f1dc:	2000016a 	.word	0x2000016a

0800f1e0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f1e0:	b480      	push	{r7}
 800f1e2:	b087      	sub	sp, #28
 800f1e4:	af00      	add	r7, sp, #0
 800f1e6:	60f8      	str	r0, [r7, #12]
 800f1e8:	60b9      	str	r1, [r7, #8]
 800f1ea:	4613      	mov	r3, r2
 800f1ec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f1ee:	2300      	movs	r3, #0
 800f1f0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f1f2:	2300      	movs	r3, #0
 800f1f4:	75fb      	strb	r3, [r7, #23]
 800f1f6:	e027      	b.n	800f248 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	0f1b      	lsrs	r3, r3, #28
 800f1fc:	2b09      	cmp	r3, #9
 800f1fe:	d80b      	bhi.n	800f218 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	0f1b      	lsrs	r3, r3, #28
 800f204:	b2da      	uxtb	r2, r3
 800f206:	7dfb      	ldrb	r3, [r7, #23]
 800f208:	005b      	lsls	r3, r3, #1
 800f20a:	4619      	mov	r1, r3
 800f20c:	68bb      	ldr	r3, [r7, #8]
 800f20e:	440b      	add	r3, r1
 800f210:	3230      	adds	r2, #48	@ 0x30
 800f212:	b2d2      	uxtb	r2, r2
 800f214:	701a      	strb	r2, [r3, #0]
 800f216:	e00a      	b.n	800f22e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	0f1b      	lsrs	r3, r3, #28
 800f21c:	b2da      	uxtb	r2, r3
 800f21e:	7dfb      	ldrb	r3, [r7, #23]
 800f220:	005b      	lsls	r3, r3, #1
 800f222:	4619      	mov	r1, r3
 800f224:	68bb      	ldr	r3, [r7, #8]
 800f226:	440b      	add	r3, r1
 800f228:	3237      	adds	r2, #55	@ 0x37
 800f22a:	b2d2      	uxtb	r2, r2
 800f22c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	011b      	lsls	r3, r3, #4
 800f232:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f234:	7dfb      	ldrb	r3, [r7, #23]
 800f236:	005b      	lsls	r3, r3, #1
 800f238:	3301      	adds	r3, #1
 800f23a:	68ba      	ldr	r2, [r7, #8]
 800f23c:	4413      	add	r3, r2
 800f23e:	2200      	movs	r2, #0
 800f240:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f242:	7dfb      	ldrb	r3, [r7, #23]
 800f244:	3301      	adds	r3, #1
 800f246:	75fb      	strb	r3, [r7, #23]
 800f248:	7dfa      	ldrb	r2, [r7, #23]
 800f24a:	79fb      	ldrb	r3, [r7, #7]
 800f24c:	429a      	cmp	r2, r3
 800f24e:	d3d3      	bcc.n	800f1f8 <IntToUnicode+0x18>
  }
}
 800f250:	bf00      	nop
 800f252:	bf00      	nop
 800f254:	371c      	adds	r7, #28
 800f256:	46bd      	mov	sp, r7
 800f258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f25c:	4770      	bx	lr
	...

0800f260 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f260:	b580      	push	{r7, lr}
 800f262:	b08a      	sub	sp, #40	@ 0x28
 800f264:	af00      	add	r7, sp, #0
 800f266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f268:	f107 0314 	add.w	r3, r7, #20
 800f26c:	2200      	movs	r2, #0
 800f26e:	601a      	str	r2, [r3, #0]
 800f270:	605a      	str	r2, [r3, #4]
 800f272:	609a      	str	r2, [r3, #8]
 800f274:	60da      	str	r2, [r3, #12]
 800f276:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f280:	d13a      	bne.n	800f2f8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f282:	2300      	movs	r3, #0
 800f284:	613b      	str	r3, [r7, #16]
 800f286:	4b1e      	ldr	r3, [pc, #120]	@ (800f300 <HAL_PCD_MspInit+0xa0>)
 800f288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f28a:	4a1d      	ldr	r2, [pc, #116]	@ (800f300 <HAL_PCD_MspInit+0xa0>)
 800f28c:	f043 0301 	orr.w	r3, r3, #1
 800f290:	6313      	str	r3, [r2, #48]	@ 0x30
 800f292:	4b1b      	ldr	r3, [pc, #108]	@ (800f300 <HAL_PCD_MspInit+0xa0>)
 800f294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f296:	f003 0301 	and.w	r3, r3, #1
 800f29a:	613b      	str	r3, [r7, #16]
 800f29c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f29e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800f2a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f2a4:	2302      	movs	r3, #2
 800f2a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f2ac:	2303      	movs	r3, #3
 800f2ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f2b0:	230a      	movs	r3, #10
 800f2b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f2b4:	f107 0314 	add.w	r3, r7, #20
 800f2b8:	4619      	mov	r1, r3
 800f2ba:	4812      	ldr	r0, [pc, #72]	@ (800f304 <HAL_PCD_MspInit+0xa4>)
 800f2bc:	f7f6 f914 	bl	80054e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f2c0:	4b0f      	ldr	r3, [pc, #60]	@ (800f300 <HAL_PCD_MspInit+0xa0>)
 800f2c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f2c4:	4a0e      	ldr	r2, [pc, #56]	@ (800f300 <HAL_PCD_MspInit+0xa0>)
 800f2c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f2ca:	6353      	str	r3, [r2, #52]	@ 0x34
 800f2cc:	2300      	movs	r3, #0
 800f2ce:	60fb      	str	r3, [r7, #12]
 800f2d0:	4b0b      	ldr	r3, [pc, #44]	@ (800f300 <HAL_PCD_MspInit+0xa0>)
 800f2d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f2d4:	4a0a      	ldr	r2, [pc, #40]	@ (800f300 <HAL_PCD_MspInit+0xa0>)
 800f2d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f2da:	6453      	str	r3, [r2, #68]	@ 0x44
 800f2dc:	4b08      	ldr	r3, [pc, #32]	@ (800f300 <HAL_PCD_MspInit+0xa0>)
 800f2de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f2e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f2e4:	60fb      	str	r3, [r7, #12]
 800f2e6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f2e8:	2200      	movs	r2, #0
 800f2ea:	2100      	movs	r1, #0
 800f2ec:	2043      	movs	r0, #67	@ 0x43
 800f2ee:	f7f5 fc5a 	bl	8004ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f2f2:	2043      	movs	r0, #67	@ 0x43
 800f2f4:	f7f5 fc73 	bl	8004bde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f2f8:	bf00      	nop
 800f2fa:	3728      	adds	r7, #40	@ 0x28
 800f2fc:	46bd      	mov	sp, r7
 800f2fe:	bd80      	pop	{r7, pc}
 800f300:	40023800 	.word	0x40023800
 800f304:	40020000 	.word	0x40020000

0800f308 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b082      	sub	sp, #8
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800f31c:	4619      	mov	r1, r3
 800f31e:	4610      	mov	r0, r2
 800f320:	f7fe faed 	bl	800d8fe <USBD_LL_SetupStage>
}
 800f324:	bf00      	nop
 800f326:	3708      	adds	r7, #8
 800f328:	46bd      	mov	sp, r7
 800f32a:	bd80      	pop	{r7, pc}

0800f32c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f32c:	b580      	push	{r7, lr}
 800f32e:	b082      	sub	sp, #8
 800f330:	af00      	add	r7, sp, #0
 800f332:	6078      	str	r0, [r7, #4]
 800f334:	460b      	mov	r3, r1
 800f336:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f33e:	78fa      	ldrb	r2, [r7, #3]
 800f340:	6879      	ldr	r1, [r7, #4]
 800f342:	4613      	mov	r3, r2
 800f344:	00db      	lsls	r3, r3, #3
 800f346:	4413      	add	r3, r2
 800f348:	009b      	lsls	r3, r3, #2
 800f34a:	440b      	add	r3, r1
 800f34c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800f350:	681a      	ldr	r2, [r3, #0]
 800f352:	78fb      	ldrb	r3, [r7, #3]
 800f354:	4619      	mov	r1, r3
 800f356:	f7fe fb27 	bl	800d9a8 <USBD_LL_DataOutStage>
}
 800f35a:	bf00      	nop
 800f35c:	3708      	adds	r7, #8
 800f35e:	46bd      	mov	sp, r7
 800f360:	bd80      	pop	{r7, pc}

0800f362 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f362:	b580      	push	{r7, lr}
 800f364:	b082      	sub	sp, #8
 800f366:	af00      	add	r7, sp, #0
 800f368:	6078      	str	r0, [r7, #4]
 800f36a:	460b      	mov	r3, r1
 800f36c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f374:	78fa      	ldrb	r2, [r7, #3]
 800f376:	6879      	ldr	r1, [r7, #4]
 800f378:	4613      	mov	r3, r2
 800f37a:	00db      	lsls	r3, r3, #3
 800f37c:	4413      	add	r3, r2
 800f37e:	009b      	lsls	r3, r3, #2
 800f380:	440b      	add	r3, r1
 800f382:	3320      	adds	r3, #32
 800f384:	681a      	ldr	r2, [r3, #0]
 800f386:	78fb      	ldrb	r3, [r7, #3]
 800f388:	4619      	mov	r1, r3
 800f38a:	f7fe fbc0 	bl	800db0e <USBD_LL_DataInStage>
}
 800f38e:	bf00      	nop
 800f390:	3708      	adds	r7, #8
 800f392:	46bd      	mov	sp, r7
 800f394:	bd80      	pop	{r7, pc}

0800f396 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f396:	b580      	push	{r7, lr}
 800f398:	b082      	sub	sp, #8
 800f39a:	af00      	add	r7, sp, #0
 800f39c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f3a4:	4618      	mov	r0, r3
 800f3a6:	f7fe fcfa 	bl	800dd9e <USBD_LL_SOF>
}
 800f3aa:	bf00      	nop
 800f3ac:	3708      	adds	r7, #8
 800f3ae:	46bd      	mov	sp, r7
 800f3b0:	bd80      	pop	{r7, pc}

0800f3b2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3b2:	b580      	push	{r7, lr}
 800f3b4:	b084      	sub	sp, #16
 800f3b6:	af00      	add	r7, sp, #0
 800f3b8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f3ba:	2301      	movs	r3, #1
 800f3bc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	79db      	ldrb	r3, [r3, #7]
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d102      	bne.n	800f3cc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800f3c6:	2300      	movs	r3, #0
 800f3c8:	73fb      	strb	r3, [r7, #15]
 800f3ca:	e008      	b.n	800f3de <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	79db      	ldrb	r3, [r3, #7]
 800f3d0:	2b02      	cmp	r3, #2
 800f3d2:	d102      	bne.n	800f3da <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800f3d4:	2301      	movs	r3, #1
 800f3d6:	73fb      	strb	r3, [r7, #15]
 800f3d8:	e001      	b.n	800f3de <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800f3da:	f7f3 feaf 	bl	800313c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f3e4:	7bfa      	ldrb	r2, [r7, #15]
 800f3e6:	4611      	mov	r1, r2
 800f3e8:	4618      	mov	r0, r3
 800f3ea:	f7fe fc94 	bl	800dd16 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f3f4:	4618      	mov	r0, r3
 800f3f6:	f7fe fc3c 	bl	800dc72 <USBD_LL_Reset>
}
 800f3fa:	bf00      	nop
 800f3fc:	3710      	adds	r7, #16
 800f3fe:	46bd      	mov	sp, r7
 800f400:	bd80      	pop	{r7, pc}
	...

0800f404 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f404:	b580      	push	{r7, lr}
 800f406:	b082      	sub	sp, #8
 800f408:	af00      	add	r7, sp, #0
 800f40a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f412:	4618      	mov	r0, r3
 800f414:	f7fe fc8f 	bl	800dd36 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	687a      	ldr	r2, [r7, #4]
 800f424:	6812      	ldr	r2, [r2, #0]
 800f426:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f42a:	f043 0301 	orr.w	r3, r3, #1
 800f42e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	7adb      	ldrb	r3, [r3, #11]
 800f434:	2b00      	cmp	r3, #0
 800f436:	d005      	beq.n	800f444 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f438:	4b04      	ldr	r3, [pc, #16]	@ (800f44c <HAL_PCD_SuspendCallback+0x48>)
 800f43a:	691b      	ldr	r3, [r3, #16]
 800f43c:	4a03      	ldr	r2, [pc, #12]	@ (800f44c <HAL_PCD_SuspendCallback+0x48>)
 800f43e:	f043 0306 	orr.w	r3, r3, #6
 800f442:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f444:	bf00      	nop
 800f446:	3708      	adds	r7, #8
 800f448:	46bd      	mov	sp, r7
 800f44a:	bd80      	pop	{r7, pc}
 800f44c:	e000ed00 	.word	0xe000ed00

0800f450 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f450:	b580      	push	{r7, lr}
 800f452:	b082      	sub	sp, #8
 800f454:	af00      	add	r7, sp, #0
 800f456:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f45e:	4618      	mov	r0, r3
 800f460:	f7fe fc85 	bl	800dd6e <USBD_LL_Resume>
}
 800f464:	bf00      	nop
 800f466:	3708      	adds	r7, #8
 800f468:	46bd      	mov	sp, r7
 800f46a:	bd80      	pop	{r7, pc}

0800f46c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f46c:	b580      	push	{r7, lr}
 800f46e:	b082      	sub	sp, #8
 800f470:	af00      	add	r7, sp, #0
 800f472:	6078      	str	r0, [r7, #4]
 800f474:	460b      	mov	r3, r1
 800f476:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f47e:	78fa      	ldrb	r2, [r7, #3]
 800f480:	4611      	mov	r1, r2
 800f482:	4618      	mov	r0, r3
 800f484:	f7fe fcdd 	bl	800de42 <USBD_LL_IsoOUTIncomplete>
}
 800f488:	bf00      	nop
 800f48a:	3708      	adds	r7, #8
 800f48c:	46bd      	mov	sp, r7
 800f48e:	bd80      	pop	{r7, pc}

0800f490 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f490:	b580      	push	{r7, lr}
 800f492:	b082      	sub	sp, #8
 800f494:	af00      	add	r7, sp, #0
 800f496:	6078      	str	r0, [r7, #4]
 800f498:	460b      	mov	r3, r1
 800f49a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f4a2:	78fa      	ldrb	r2, [r7, #3]
 800f4a4:	4611      	mov	r1, r2
 800f4a6:	4618      	mov	r0, r3
 800f4a8:	f7fe fc99 	bl	800ddde <USBD_LL_IsoINIncomplete>
}
 800f4ac:	bf00      	nop
 800f4ae:	3708      	adds	r7, #8
 800f4b0:	46bd      	mov	sp, r7
 800f4b2:	bd80      	pop	{r7, pc}

0800f4b4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f4b4:	b580      	push	{r7, lr}
 800f4b6:	b082      	sub	sp, #8
 800f4b8:	af00      	add	r7, sp, #0
 800f4ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f4c2:	4618      	mov	r0, r3
 800f4c4:	f7fe fcef 	bl	800dea6 <USBD_LL_DevConnected>
}
 800f4c8:	bf00      	nop
 800f4ca:	3708      	adds	r7, #8
 800f4cc:	46bd      	mov	sp, r7
 800f4ce:	bd80      	pop	{r7, pc}

0800f4d0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b082      	sub	sp, #8
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f4de:	4618      	mov	r0, r3
 800f4e0:	f7fe fcec 	bl	800debc <USBD_LL_DevDisconnected>
}
 800f4e4:	bf00      	nop
 800f4e6:	3708      	adds	r7, #8
 800f4e8:	46bd      	mov	sp, r7
 800f4ea:	bd80      	pop	{r7, pc}

0800f4ec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f4ec:	b580      	push	{r7, lr}
 800f4ee:	b082      	sub	sp, #8
 800f4f0:	af00      	add	r7, sp, #0
 800f4f2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	781b      	ldrb	r3, [r3, #0]
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d13c      	bne.n	800f576 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f4fc:	4a20      	ldr	r2, [pc, #128]	@ (800f580 <USBD_LL_Init+0x94>)
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	4a1e      	ldr	r2, [pc, #120]	@ (800f580 <USBD_LL_Init+0x94>)
 800f508:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f50c:	4b1c      	ldr	r3, [pc, #112]	@ (800f580 <USBD_LL_Init+0x94>)
 800f50e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800f512:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800f514:	4b1a      	ldr	r3, [pc, #104]	@ (800f580 <USBD_LL_Init+0x94>)
 800f516:	2204      	movs	r2, #4
 800f518:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f51a:	4b19      	ldr	r3, [pc, #100]	@ (800f580 <USBD_LL_Init+0x94>)
 800f51c:	2202      	movs	r2, #2
 800f51e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f520:	4b17      	ldr	r3, [pc, #92]	@ (800f580 <USBD_LL_Init+0x94>)
 800f522:	2200      	movs	r2, #0
 800f524:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f526:	4b16      	ldr	r3, [pc, #88]	@ (800f580 <USBD_LL_Init+0x94>)
 800f528:	2202      	movs	r2, #2
 800f52a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f52c:	4b14      	ldr	r3, [pc, #80]	@ (800f580 <USBD_LL_Init+0x94>)
 800f52e:	2200      	movs	r2, #0
 800f530:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f532:	4b13      	ldr	r3, [pc, #76]	@ (800f580 <USBD_LL_Init+0x94>)
 800f534:	2200      	movs	r2, #0
 800f536:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f538:	4b11      	ldr	r3, [pc, #68]	@ (800f580 <USBD_LL_Init+0x94>)
 800f53a:	2200      	movs	r2, #0
 800f53c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800f53e:	4b10      	ldr	r3, [pc, #64]	@ (800f580 <USBD_LL_Init+0x94>)
 800f540:	2200      	movs	r2, #0
 800f542:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f544:	4b0e      	ldr	r3, [pc, #56]	@ (800f580 <USBD_LL_Init+0x94>)
 800f546:	2200      	movs	r2, #0
 800f548:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f54a:	480d      	ldr	r0, [pc, #52]	@ (800f580 <USBD_LL_Init+0x94>)
 800f54c:	f7f7 fed3 	bl	80072f6 <HAL_PCD_Init>
 800f550:	4603      	mov	r3, r0
 800f552:	2b00      	cmp	r3, #0
 800f554:	d001      	beq.n	800f55a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800f556:	f7f3 fdf1 	bl	800313c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f55a:	2180      	movs	r1, #128	@ 0x80
 800f55c:	4808      	ldr	r0, [pc, #32]	@ (800f580 <USBD_LL_Init+0x94>)
 800f55e:	f7f9 f900 	bl	8008762 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f562:	2240      	movs	r2, #64	@ 0x40
 800f564:	2100      	movs	r1, #0
 800f566:	4806      	ldr	r0, [pc, #24]	@ (800f580 <USBD_LL_Init+0x94>)
 800f568:	f7f9 f8b4 	bl	80086d4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f56c:	2280      	movs	r2, #128	@ 0x80
 800f56e:	2101      	movs	r1, #1
 800f570:	4803      	ldr	r0, [pc, #12]	@ (800f580 <USBD_LL_Init+0x94>)
 800f572:	f7f9 f8af 	bl	80086d4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800f576:	2300      	movs	r3, #0
}
 800f578:	4618      	mov	r0, r3
 800f57a:	3708      	adds	r7, #8
 800f57c:	46bd      	mov	sp, r7
 800f57e:	bd80      	pop	{r7, pc}
 800f580:	20005190 	.word	0x20005190

0800f584 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f584:	b580      	push	{r7, lr}
 800f586:	b084      	sub	sp, #16
 800f588:	af00      	add	r7, sp, #0
 800f58a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f58c:	2300      	movs	r3, #0
 800f58e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f590:	2300      	movs	r3, #0
 800f592:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f59a:	4618      	mov	r0, r3
 800f59c:	f7f7 ffba 	bl	8007514 <HAL_PCD_Start>
 800f5a0:	4603      	mov	r3, r0
 800f5a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f5a4:	7bfb      	ldrb	r3, [r7, #15]
 800f5a6:	4618      	mov	r0, r3
 800f5a8:	f000 f942 	bl	800f830 <USBD_Get_USB_Status>
 800f5ac:	4603      	mov	r3, r0
 800f5ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f5b0:	7bbb      	ldrb	r3, [r7, #14]
}
 800f5b2:	4618      	mov	r0, r3
 800f5b4:	3710      	adds	r7, #16
 800f5b6:	46bd      	mov	sp, r7
 800f5b8:	bd80      	pop	{r7, pc}

0800f5ba <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f5ba:	b580      	push	{r7, lr}
 800f5bc:	b084      	sub	sp, #16
 800f5be:	af00      	add	r7, sp, #0
 800f5c0:	6078      	str	r0, [r7, #4]
 800f5c2:	4608      	mov	r0, r1
 800f5c4:	4611      	mov	r1, r2
 800f5c6:	461a      	mov	r2, r3
 800f5c8:	4603      	mov	r3, r0
 800f5ca:	70fb      	strb	r3, [r7, #3]
 800f5cc:	460b      	mov	r3, r1
 800f5ce:	70bb      	strb	r3, [r7, #2]
 800f5d0:	4613      	mov	r3, r2
 800f5d2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f5d8:	2300      	movs	r3, #0
 800f5da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f5e2:	78bb      	ldrb	r3, [r7, #2]
 800f5e4:	883a      	ldrh	r2, [r7, #0]
 800f5e6:	78f9      	ldrb	r1, [r7, #3]
 800f5e8:	f7f8 fc8e 	bl	8007f08 <HAL_PCD_EP_Open>
 800f5ec:	4603      	mov	r3, r0
 800f5ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f5f0:	7bfb      	ldrb	r3, [r7, #15]
 800f5f2:	4618      	mov	r0, r3
 800f5f4:	f000 f91c 	bl	800f830 <USBD_Get_USB_Status>
 800f5f8:	4603      	mov	r3, r0
 800f5fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f5fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800f5fe:	4618      	mov	r0, r3
 800f600:	3710      	adds	r7, #16
 800f602:	46bd      	mov	sp, r7
 800f604:	bd80      	pop	{r7, pc}

0800f606 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f606:	b580      	push	{r7, lr}
 800f608:	b084      	sub	sp, #16
 800f60a:	af00      	add	r7, sp, #0
 800f60c:	6078      	str	r0, [r7, #4]
 800f60e:	460b      	mov	r3, r1
 800f610:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f612:	2300      	movs	r3, #0
 800f614:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f616:	2300      	movs	r3, #0
 800f618:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f620:	78fa      	ldrb	r2, [r7, #3]
 800f622:	4611      	mov	r1, r2
 800f624:	4618      	mov	r0, r3
 800f626:	f7f8 fcd9 	bl	8007fdc <HAL_PCD_EP_Close>
 800f62a:	4603      	mov	r3, r0
 800f62c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f62e:	7bfb      	ldrb	r3, [r7, #15]
 800f630:	4618      	mov	r0, r3
 800f632:	f000 f8fd 	bl	800f830 <USBD_Get_USB_Status>
 800f636:	4603      	mov	r3, r0
 800f638:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f63a:	7bbb      	ldrb	r3, [r7, #14]
}
 800f63c:	4618      	mov	r0, r3
 800f63e:	3710      	adds	r7, #16
 800f640:	46bd      	mov	sp, r7
 800f642:	bd80      	pop	{r7, pc}

0800f644 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f644:	b580      	push	{r7, lr}
 800f646:	b084      	sub	sp, #16
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
 800f64c:	460b      	mov	r3, r1
 800f64e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f650:	2300      	movs	r3, #0
 800f652:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f654:	2300      	movs	r3, #0
 800f656:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f65e:	78fa      	ldrb	r2, [r7, #3]
 800f660:	4611      	mov	r1, r2
 800f662:	4618      	mov	r0, r3
 800f664:	f7f8 fd91 	bl	800818a <HAL_PCD_EP_SetStall>
 800f668:	4603      	mov	r3, r0
 800f66a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f66c:	7bfb      	ldrb	r3, [r7, #15]
 800f66e:	4618      	mov	r0, r3
 800f670:	f000 f8de 	bl	800f830 <USBD_Get_USB_Status>
 800f674:	4603      	mov	r3, r0
 800f676:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f678:	7bbb      	ldrb	r3, [r7, #14]
}
 800f67a:	4618      	mov	r0, r3
 800f67c:	3710      	adds	r7, #16
 800f67e:	46bd      	mov	sp, r7
 800f680:	bd80      	pop	{r7, pc}

0800f682 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f682:	b580      	push	{r7, lr}
 800f684:	b084      	sub	sp, #16
 800f686:	af00      	add	r7, sp, #0
 800f688:	6078      	str	r0, [r7, #4]
 800f68a:	460b      	mov	r3, r1
 800f68c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f68e:	2300      	movs	r3, #0
 800f690:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f692:	2300      	movs	r3, #0
 800f694:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f69c:	78fa      	ldrb	r2, [r7, #3]
 800f69e:	4611      	mov	r1, r2
 800f6a0:	4618      	mov	r0, r3
 800f6a2:	f7f8 fdd5 	bl	8008250 <HAL_PCD_EP_ClrStall>
 800f6a6:	4603      	mov	r3, r0
 800f6a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f6aa:	7bfb      	ldrb	r3, [r7, #15]
 800f6ac:	4618      	mov	r0, r3
 800f6ae:	f000 f8bf 	bl	800f830 <USBD_Get_USB_Status>
 800f6b2:	4603      	mov	r3, r0
 800f6b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f6b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800f6b8:	4618      	mov	r0, r3
 800f6ba:	3710      	adds	r7, #16
 800f6bc:	46bd      	mov	sp, r7
 800f6be:	bd80      	pop	{r7, pc}

0800f6c0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f6c0:	b480      	push	{r7}
 800f6c2:	b085      	sub	sp, #20
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	6078      	str	r0, [r7, #4]
 800f6c8:	460b      	mov	r3, r1
 800f6ca:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f6d2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f6d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	da0b      	bge.n	800f6f4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f6dc:	78fb      	ldrb	r3, [r7, #3]
 800f6de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f6e2:	68f9      	ldr	r1, [r7, #12]
 800f6e4:	4613      	mov	r3, r2
 800f6e6:	00db      	lsls	r3, r3, #3
 800f6e8:	4413      	add	r3, r2
 800f6ea:	009b      	lsls	r3, r3, #2
 800f6ec:	440b      	add	r3, r1
 800f6ee:	3316      	adds	r3, #22
 800f6f0:	781b      	ldrb	r3, [r3, #0]
 800f6f2:	e00b      	b.n	800f70c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f6f4:	78fb      	ldrb	r3, [r7, #3]
 800f6f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f6fa:	68f9      	ldr	r1, [r7, #12]
 800f6fc:	4613      	mov	r3, r2
 800f6fe:	00db      	lsls	r3, r3, #3
 800f700:	4413      	add	r3, r2
 800f702:	009b      	lsls	r3, r3, #2
 800f704:	440b      	add	r3, r1
 800f706:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800f70a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f70c:	4618      	mov	r0, r3
 800f70e:	3714      	adds	r7, #20
 800f710:	46bd      	mov	sp, r7
 800f712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f716:	4770      	bx	lr

0800f718 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f718:	b580      	push	{r7, lr}
 800f71a:	b084      	sub	sp, #16
 800f71c:	af00      	add	r7, sp, #0
 800f71e:	6078      	str	r0, [r7, #4]
 800f720:	460b      	mov	r3, r1
 800f722:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f724:	2300      	movs	r3, #0
 800f726:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f728:	2300      	movs	r3, #0
 800f72a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f732:	78fa      	ldrb	r2, [r7, #3]
 800f734:	4611      	mov	r1, r2
 800f736:	4618      	mov	r0, r3
 800f738:	f7f8 fbc2 	bl	8007ec0 <HAL_PCD_SetAddress>
 800f73c:	4603      	mov	r3, r0
 800f73e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f740:	7bfb      	ldrb	r3, [r7, #15]
 800f742:	4618      	mov	r0, r3
 800f744:	f000 f874 	bl	800f830 <USBD_Get_USB_Status>
 800f748:	4603      	mov	r3, r0
 800f74a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f74c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f74e:	4618      	mov	r0, r3
 800f750:	3710      	adds	r7, #16
 800f752:	46bd      	mov	sp, r7
 800f754:	bd80      	pop	{r7, pc}

0800f756 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f756:	b580      	push	{r7, lr}
 800f758:	b086      	sub	sp, #24
 800f75a:	af00      	add	r7, sp, #0
 800f75c:	60f8      	str	r0, [r7, #12]
 800f75e:	607a      	str	r2, [r7, #4]
 800f760:	603b      	str	r3, [r7, #0]
 800f762:	460b      	mov	r3, r1
 800f764:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f766:	2300      	movs	r3, #0
 800f768:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f76a:	2300      	movs	r3, #0
 800f76c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f774:	7af9      	ldrb	r1, [r7, #11]
 800f776:	683b      	ldr	r3, [r7, #0]
 800f778:	687a      	ldr	r2, [r7, #4]
 800f77a:	f7f8 fccc 	bl	8008116 <HAL_PCD_EP_Transmit>
 800f77e:	4603      	mov	r3, r0
 800f780:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f782:	7dfb      	ldrb	r3, [r7, #23]
 800f784:	4618      	mov	r0, r3
 800f786:	f000 f853 	bl	800f830 <USBD_Get_USB_Status>
 800f78a:	4603      	mov	r3, r0
 800f78c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f78e:	7dbb      	ldrb	r3, [r7, #22]
}
 800f790:	4618      	mov	r0, r3
 800f792:	3718      	adds	r7, #24
 800f794:	46bd      	mov	sp, r7
 800f796:	bd80      	pop	{r7, pc}

0800f798 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b086      	sub	sp, #24
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	60f8      	str	r0, [r7, #12]
 800f7a0:	607a      	str	r2, [r7, #4]
 800f7a2:	603b      	str	r3, [r7, #0]
 800f7a4:	460b      	mov	r3, r1
 800f7a6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f7a8:	2300      	movs	r3, #0
 800f7aa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f7ac:	2300      	movs	r3, #0
 800f7ae:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f7b6:	7af9      	ldrb	r1, [r7, #11]
 800f7b8:	683b      	ldr	r3, [r7, #0]
 800f7ba:	687a      	ldr	r2, [r7, #4]
 800f7bc:	f7f8 fc58 	bl	8008070 <HAL_PCD_EP_Receive>
 800f7c0:	4603      	mov	r3, r0
 800f7c2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f7c4:	7dfb      	ldrb	r3, [r7, #23]
 800f7c6:	4618      	mov	r0, r3
 800f7c8:	f000 f832 	bl	800f830 <USBD_Get_USB_Status>
 800f7cc:	4603      	mov	r3, r0
 800f7ce:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f7d0:	7dbb      	ldrb	r3, [r7, #22]
}
 800f7d2:	4618      	mov	r0, r3
 800f7d4:	3718      	adds	r7, #24
 800f7d6:	46bd      	mov	sp, r7
 800f7d8:	bd80      	pop	{r7, pc}

0800f7da <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f7da:	b580      	push	{r7, lr}
 800f7dc:	b082      	sub	sp, #8
 800f7de:	af00      	add	r7, sp, #0
 800f7e0:	6078      	str	r0, [r7, #4]
 800f7e2:	460b      	mov	r3, r1
 800f7e4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f7ec:	78fa      	ldrb	r2, [r7, #3]
 800f7ee:	4611      	mov	r1, r2
 800f7f0:	4618      	mov	r0, r3
 800f7f2:	f7f8 fc78 	bl	80080e6 <HAL_PCD_EP_GetRxCount>
 800f7f6:	4603      	mov	r3, r0
}
 800f7f8:	4618      	mov	r0, r3
 800f7fa:	3708      	adds	r7, #8
 800f7fc:	46bd      	mov	sp, r7
 800f7fe:	bd80      	pop	{r7, pc}

0800f800 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f800:	b480      	push	{r7}
 800f802:	b083      	sub	sp, #12
 800f804:	af00      	add	r7, sp, #0
 800f806:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f808:	4b03      	ldr	r3, [pc, #12]	@ (800f818 <USBD_static_malloc+0x18>)
}
 800f80a:	4618      	mov	r0, r3
 800f80c:	370c      	adds	r7, #12
 800f80e:	46bd      	mov	sp, r7
 800f810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f814:	4770      	bx	lr
 800f816:	bf00      	nop
 800f818:	20005674 	.word	0x20005674

0800f81c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f81c:	b480      	push	{r7}
 800f81e:	b083      	sub	sp, #12
 800f820:	af00      	add	r7, sp, #0
 800f822:	6078      	str	r0, [r7, #4]

}
 800f824:	bf00      	nop
 800f826:	370c      	adds	r7, #12
 800f828:	46bd      	mov	sp, r7
 800f82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f82e:	4770      	bx	lr

0800f830 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f830:	b480      	push	{r7}
 800f832:	b085      	sub	sp, #20
 800f834:	af00      	add	r7, sp, #0
 800f836:	4603      	mov	r3, r0
 800f838:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f83a:	2300      	movs	r3, #0
 800f83c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f83e:	79fb      	ldrb	r3, [r7, #7]
 800f840:	2b03      	cmp	r3, #3
 800f842:	d817      	bhi.n	800f874 <USBD_Get_USB_Status+0x44>
 800f844:	a201      	add	r2, pc, #4	@ (adr r2, 800f84c <USBD_Get_USB_Status+0x1c>)
 800f846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f84a:	bf00      	nop
 800f84c:	0800f85d 	.word	0x0800f85d
 800f850:	0800f863 	.word	0x0800f863
 800f854:	0800f869 	.word	0x0800f869
 800f858:	0800f86f 	.word	0x0800f86f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f85c:	2300      	movs	r3, #0
 800f85e:	73fb      	strb	r3, [r7, #15]
    break;
 800f860:	e00b      	b.n	800f87a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f862:	2303      	movs	r3, #3
 800f864:	73fb      	strb	r3, [r7, #15]
    break;
 800f866:	e008      	b.n	800f87a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f868:	2301      	movs	r3, #1
 800f86a:	73fb      	strb	r3, [r7, #15]
    break;
 800f86c:	e005      	b.n	800f87a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f86e:	2303      	movs	r3, #3
 800f870:	73fb      	strb	r3, [r7, #15]
    break;
 800f872:	e002      	b.n	800f87a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f874:	2303      	movs	r3, #3
 800f876:	73fb      	strb	r3, [r7, #15]
    break;
 800f878:	bf00      	nop
  }
  return usb_status;
 800f87a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f87c:	4618      	mov	r0, r3
 800f87e:	3714      	adds	r7, #20
 800f880:	46bd      	mov	sp, r7
 800f882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f886:	4770      	bx	lr

0800f888 <memset>:
 800f888:	4402      	add	r2, r0
 800f88a:	4603      	mov	r3, r0
 800f88c:	4293      	cmp	r3, r2
 800f88e:	d100      	bne.n	800f892 <memset+0xa>
 800f890:	4770      	bx	lr
 800f892:	f803 1b01 	strb.w	r1, [r3], #1
 800f896:	e7f9      	b.n	800f88c <memset+0x4>

0800f898 <__errno>:
 800f898:	4b01      	ldr	r3, [pc, #4]	@ (800f8a0 <__errno+0x8>)
 800f89a:	6818      	ldr	r0, [r3, #0]
 800f89c:	4770      	bx	lr
 800f89e:	bf00      	nop
 800f8a0:	20000174 	.word	0x20000174

0800f8a4 <__libc_init_array>:
 800f8a4:	b570      	push	{r4, r5, r6, lr}
 800f8a6:	4d0d      	ldr	r5, [pc, #52]	@ (800f8dc <__libc_init_array+0x38>)
 800f8a8:	4c0d      	ldr	r4, [pc, #52]	@ (800f8e0 <__libc_init_array+0x3c>)
 800f8aa:	1b64      	subs	r4, r4, r5
 800f8ac:	10a4      	asrs	r4, r4, #2
 800f8ae:	2600      	movs	r6, #0
 800f8b0:	42a6      	cmp	r6, r4
 800f8b2:	d109      	bne.n	800f8c8 <__libc_init_array+0x24>
 800f8b4:	4d0b      	ldr	r5, [pc, #44]	@ (800f8e4 <__libc_init_array+0x40>)
 800f8b6:	4c0c      	ldr	r4, [pc, #48]	@ (800f8e8 <__libc_init_array+0x44>)
 800f8b8:	f000 fbc0 	bl	801003c <_init>
 800f8bc:	1b64      	subs	r4, r4, r5
 800f8be:	10a4      	asrs	r4, r4, #2
 800f8c0:	2600      	movs	r6, #0
 800f8c2:	42a6      	cmp	r6, r4
 800f8c4:	d105      	bne.n	800f8d2 <__libc_init_array+0x2e>
 800f8c6:	bd70      	pop	{r4, r5, r6, pc}
 800f8c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800f8cc:	4798      	blx	r3
 800f8ce:	3601      	adds	r6, #1
 800f8d0:	e7ee      	b.n	800f8b0 <__libc_init_array+0xc>
 800f8d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800f8d6:	4798      	blx	r3
 800f8d8:	3601      	adds	r6, #1
 800f8da:	e7f2      	b.n	800f8c2 <__libc_init_array+0x1e>
 800f8dc:	08010118 	.word	0x08010118
 800f8e0:	08010118 	.word	0x08010118
 800f8e4:	08010118 	.word	0x08010118
 800f8e8:	0801011c 	.word	0x0801011c

0800f8ec <memcpy>:
 800f8ec:	440a      	add	r2, r1
 800f8ee:	4291      	cmp	r1, r2
 800f8f0:	f100 33ff 	add.w	r3, r0, #4294967295
 800f8f4:	d100      	bne.n	800f8f8 <memcpy+0xc>
 800f8f6:	4770      	bx	lr
 800f8f8:	b510      	push	{r4, lr}
 800f8fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f8fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f902:	4291      	cmp	r1, r2
 800f904:	d1f9      	bne.n	800f8fa <memcpy+0xe>
 800f906:	bd10      	pop	{r4, pc}

0800f908 <sqrt>:
 800f908:	b538      	push	{r3, r4, r5, lr}
 800f90a:	ed2d 8b02 	vpush	{d8}
 800f90e:	ec55 4b10 	vmov	r4, r5, d0
 800f912:	f000 f861 	bl	800f9d8 <__ieee754_sqrt>
 800f916:	4622      	mov	r2, r4
 800f918:	462b      	mov	r3, r5
 800f91a:	4620      	mov	r0, r4
 800f91c:	4629      	mov	r1, r5
 800f91e:	eeb0 8a40 	vmov.f32	s16, s0
 800f922:	eef0 8a60 	vmov.f32	s17, s1
 800f926:	f7f1 f8a5 	bl	8000a74 <__aeabi_dcmpun>
 800f92a:	b990      	cbnz	r0, 800f952 <sqrt+0x4a>
 800f92c:	2200      	movs	r2, #0
 800f92e:	2300      	movs	r3, #0
 800f930:	4620      	mov	r0, r4
 800f932:	4629      	mov	r1, r5
 800f934:	f7f1 f876 	bl	8000a24 <__aeabi_dcmplt>
 800f938:	b158      	cbz	r0, 800f952 <sqrt+0x4a>
 800f93a:	f7ff ffad 	bl	800f898 <__errno>
 800f93e:	2321      	movs	r3, #33	@ 0x21
 800f940:	6003      	str	r3, [r0, #0]
 800f942:	2200      	movs	r2, #0
 800f944:	2300      	movs	r3, #0
 800f946:	4610      	mov	r0, r2
 800f948:	4619      	mov	r1, r3
 800f94a:	f7f0 ff23 	bl	8000794 <__aeabi_ddiv>
 800f94e:	ec41 0b18 	vmov	d8, r0, r1
 800f952:	eeb0 0a48 	vmov.f32	s0, s16
 800f956:	eef0 0a68 	vmov.f32	s1, s17
 800f95a:	ecbd 8b02 	vpop	{d8}
 800f95e:	bd38      	pop	{r3, r4, r5, pc}

0800f960 <asinf>:
 800f960:	b508      	push	{r3, lr}
 800f962:	ed2d 8b02 	vpush	{d8}
 800f966:	eeb0 8a40 	vmov.f32	s16, s0
 800f96a:	f000 f90b 	bl	800fb84 <__ieee754_asinf>
 800f96e:	eeb4 8a48 	vcmp.f32	s16, s16
 800f972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f976:	eef0 8a40 	vmov.f32	s17, s0
 800f97a:	d615      	bvs.n	800f9a8 <asinf+0x48>
 800f97c:	eeb0 0a48 	vmov.f32	s0, s16
 800f980:	f000 f81c 	bl	800f9bc <fabsf>
 800f984:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f988:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800f98c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f990:	dd0a      	ble.n	800f9a8 <asinf+0x48>
 800f992:	f7ff ff81 	bl	800f898 <__errno>
 800f996:	ecbd 8b02 	vpop	{d8}
 800f99a:	2321      	movs	r3, #33	@ 0x21
 800f99c:	6003      	str	r3, [r0, #0]
 800f99e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800f9a2:	4804      	ldr	r0, [pc, #16]	@ (800f9b4 <asinf+0x54>)
 800f9a4:	f000 b812 	b.w	800f9cc <nanf>
 800f9a8:	eeb0 0a68 	vmov.f32	s0, s17
 800f9ac:	ecbd 8b02 	vpop	{d8}
 800f9b0:	bd08      	pop	{r3, pc}
 800f9b2:	bf00      	nop
 800f9b4:	080100c0 	.word	0x080100c0

0800f9b8 <atan2f>:
 800f9b8:	f000 b9c8 	b.w	800fd4c <__ieee754_atan2f>

0800f9bc <fabsf>:
 800f9bc:	ee10 3a10 	vmov	r3, s0
 800f9c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f9c4:	ee00 3a10 	vmov	s0, r3
 800f9c8:	4770      	bx	lr
	...

0800f9cc <nanf>:
 800f9cc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f9d4 <nanf+0x8>
 800f9d0:	4770      	bx	lr
 800f9d2:	bf00      	nop
 800f9d4:	7fc00000 	.word	0x7fc00000

0800f9d8 <__ieee754_sqrt>:
 800f9d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9dc:	4a66      	ldr	r2, [pc, #408]	@ (800fb78 <__ieee754_sqrt+0x1a0>)
 800f9de:	ec55 4b10 	vmov	r4, r5, d0
 800f9e2:	43aa      	bics	r2, r5
 800f9e4:	462b      	mov	r3, r5
 800f9e6:	4621      	mov	r1, r4
 800f9e8:	d110      	bne.n	800fa0c <__ieee754_sqrt+0x34>
 800f9ea:	4622      	mov	r2, r4
 800f9ec:	4620      	mov	r0, r4
 800f9ee:	4629      	mov	r1, r5
 800f9f0:	f7f0 fda6 	bl	8000540 <__aeabi_dmul>
 800f9f4:	4602      	mov	r2, r0
 800f9f6:	460b      	mov	r3, r1
 800f9f8:	4620      	mov	r0, r4
 800f9fa:	4629      	mov	r1, r5
 800f9fc:	f7f0 fbea 	bl	80001d4 <__adddf3>
 800fa00:	4604      	mov	r4, r0
 800fa02:	460d      	mov	r5, r1
 800fa04:	ec45 4b10 	vmov	d0, r4, r5
 800fa08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa0c:	2d00      	cmp	r5, #0
 800fa0e:	dc0e      	bgt.n	800fa2e <__ieee754_sqrt+0x56>
 800fa10:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800fa14:	4322      	orrs	r2, r4
 800fa16:	d0f5      	beq.n	800fa04 <__ieee754_sqrt+0x2c>
 800fa18:	b19d      	cbz	r5, 800fa42 <__ieee754_sqrt+0x6a>
 800fa1a:	4622      	mov	r2, r4
 800fa1c:	4620      	mov	r0, r4
 800fa1e:	4629      	mov	r1, r5
 800fa20:	f7f0 fbd6 	bl	80001d0 <__aeabi_dsub>
 800fa24:	4602      	mov	r2, r0
 800fa26:	460b      	mov	r3, r1
 800fa28:	f7f0 feb4 	bl	8000794 <__aeabi_ddiv>
 800fa2c:	e7e8      	b.n	800fa00 <__ieee754_sqrt+0x28>
 800fa2e:	152a      	asrs	r2, r5, #20
 800fa30:	d115      	bne.n	800fa5e <__ieee754_sqrt+0x86>
 800fa32:	2000      	movs	r0, #0
 800fa34:	e009      	b.n	800fa4a <__ieee754_sqrt+0x72>
 800fa36:	0acb      	lsrs	r3, r1, #11
 800fa38:	3a15      	subs	r2, #21
 800fa3a:	0549      	lsls	r1, r1, #21
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d0fa      	beq.n	800fa36 <__ieee754_sqrt+0x5e>
 800fa40:	e7f7      	b.n	800fa32 <__ieee754_sqrt+0x5a>
 800fa42:	462a      	mov	r2, r5
 800fa44:	e7fa      	b.n	800fa3c <__ieee754_sqrt+0x64>
 800fa46:	005b      	lsls	r3, r3, #1
 800fa48:	3001      	adds	r0, #1
 800fa4a:	02dc      	lsls	r4, r3, #11
 800fa4c:	d5fb      	bpl.n	800fa46 <__ieee754_sqrt+0x6e>
 800fa4e:	1e44      	subs	r4, r0, #1
 800fa50:	1b12      	subs	r2, r2, r4
 800fa52:	f1c0 0420 	rsb	r4, r0, #32
 800fa56:	fa21 f404 	lsr.w	r4, r1, r4
 800fa5a:	4323      	orrs	r3, r4
 800fa5c:	4081      	lsls	r1, r0
 800fa5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fa62:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800fa66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fa6a:	07d2      	lsls	r2, r2, #31
 800fa6c:	bf5c      	itt	pl
 800fa6e:	005b      	lslpl	r3, r3, #1
 800fa70:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800fa74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800fa78:	bf58      	it	pl
 800fa7a:	0049      	lslpl	r1, r1, #1
 800fa7c:	2600      	movs	r6, #0
 800fa7e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800fa82:	107f      	asrs	r7, r7, #1
 800fa84:	0049      	lsls	r1, r1, #1
 800fa86:	2016      	movs	r0, #22
 800fa88:	4632      	mov	r2, r6
 800fa8a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800fa8e:	1915      	adds	r5, r2, r4
 800fa90:	429d      	cmp	r5, r3
 800fa92:	bfde      	ittt	le
 800fa94:	192a      	addle	r2, r5, r4
 800fa96:	1b5b      	suble	r3, r3, r5
 800fa98:	1936      	addle	r6, r6, r4
 800fa9a:	0fcd      	lsrs	r5, r1, #31
 800fa9c:	3801      	subs	r0, #1
 800fa9e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800faa2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800faa6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800faaa:	d1f0      	bne.n	800fa8e <__ieee754_sqrt+0xb6>
 800faac:	4605      	mov	r5, r0
 800faae:	2420      	movs	r4, #32
 800fab0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800fab4:	4293      	cmp	r3, r2
 800fab6:	eb0c 0e00 	add.w	lr, ip, r0
 800faba:	dc02      	bgt.n	800fac2 <__ieee754_sqrt+0xea>
 800fabc:	d113      	bne.n	800fae6 <__ieee754_sqrt+0x10e>
 800fabe:	458e      	cmp	lr, r1
 800fac0:	d811      	bhi.n	800fae6 <__ieee754_sqrt+0x10e>
 800fac2:	f1be 0f00 	cmp.w	lr, #0
 800fac6:	eb0e 000c 	add.w	r0, lr, ip
 800faca:	da3f      	bge.n	800fb4c <__ieee754_sqrt+0x174>
 800facc:	2800      	cmp	r0, #0
 800face:	db3d      	blt.n	800fb4c <__ieee754_sqrt+0x174>
 800fad0:	f102 0801 	add.w	r8, r2, #1
 800fad4:	1a9b      	subs	r3, r3, r2
 800fad6:	458e      	cmp	lr, r1
 800fad8:	bf88      	it	hi
 800fada:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800fade:	eba1 010e 	sub.w	r1, r1, lr
 800fae2:	4465      	add	r5, ip
 800fae4:	4642      	mov	r2, r8
 800fae6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800faea:	3c01      	subs	r4, #1
 800faec:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800faf0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800faf4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800faf8:	d1dc      	bne.n	800fab4 <__ieee754_sqrt+0xdc>
 800fafa:	4319      	orrs	r1, r3
 800fafc:	d01b      	beq.n	800fb36 <__ieee754_sqrt+0x15e>
 800fafe:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800fb7c <__ieee754_sqrt+0x1a4>
 800fb02:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800fb80 <__ieee754_sqrt+0x1a8>
 800fb06:	e9da 0100 	ldrd	r0, r1, [sl]
 800fb0a:	e9db 2300 	ldrd	r2, r3, [fp]
 800fb0e:	f7f0 fb5f 	bl	80001d0 <__aeabi_dsub>
 800fb12:	e9da 8900 	ldrd	r8, r9, [sl]
 800fb16:	4602      	mov	r2, r0
 800fb18:	460b      	mov	r3, r1
 800fb1a:	4640      	mov	r0, r8
 800fb1c:	4649      	mov	r1, r9
 800fb1e:	f7f0 ff8b 	bl	8000a38 <__aeabi_dcmple>
 800fb22:	b140      	cbz	r0, 800fb36 <__ieee754_sqrt+0x15e>
 800fb24:	f1b5 3fff 	cmp.w	r5, #4294967295
 800fb28:	e9da 0100 	ldrd	r0, r1, [sl]
 800fb2c:	e9db 2300 	ldrd	r2, r3, [fp]
 800fb30:	d10e      	bne.n	800fb50 <__ieee754_sqrt+0x178>
 800fb32:	3601      	adds	r6, #1
 800fb34:	4625      	mov	r5, r4
 800fb36:	1073      	asrs	r3, r6, #1
 800fb38:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800fb3c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800fb40:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800fb44:	086b      	lsrs	r3, r5, #1
 800fb46:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800fb4a:	e759      	b.n	800fa00 <__ieee754_sqrt+0x28>
 800fb4c:	4690      	mov	r8, r2
 800fb4e:	e7c1      	b.n	800fad4 <__ieee754_sqrt+0xfc>
 800fb50:	f7f0 fb40 	bl	80001d4 <__adddf3>
 800fb54:	e9da 8900 	ldrd	r8, r9, [sl]
 800fb58:	4602      	mov	r2, r0
 800fb5a:	460b      	mov	r3, r1
 800fb5c:	4640      	mov	r0, r8
 800fb5e:	4649      	mov	r1, r9
 800fb60:	f7f0 ff60 	bl	8000a24 <__aeabi_dcmplt>
 800fb64:	b120      	cbz	r0, 800fb70 <__ieee754_sqrt+0x198>
 800fb66:	1cab      	adds	r3, r5, #2
 800fb68:	bf08      	it	eq
 800fb6a:	3601      	addeq	r6, #1
 800fb6c:	3502      	adds	r5, #2
 800fb6e:	e7e2      	b.n	800fb36 <__ieee754_sqrt+0x15e>
 800fb70:	1c6b      	adds	r3, r5, #1
 800fb72:	f023 0501 	bic.w	r5, r3, #1
 800fb76:	e7de      	b.n	800fb36 <__ieee754_sqrt+0x15e>
 800fb78:	7ff00000 	.word	0x7ff00000
 800fb7c:	080100d0 	.word	0x080100d0
 800fb80:	080100c8 	.word	0x080100c8

0800fb84 <__ieee754_asinf>:
 800fb84:	b538      	push	{r3, r4, r5, lr}
 800fb86:	ee10 5a10 	vmov	r5, s0
 800fb8a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800fb8e:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800fb92:	ed2d 8b04 	vpush	{d8-d9}
 800fb96:	d10c      	bne.n	800fbb2 <__ieee754_asinf+0x2e>
 800fb98:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800fd0c <__ieee754_asinf+0x188>
 800fb9c:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800fd10 <__ieee754_asinf+0x18c>
 800fba0:	ee60 7a27 	vmul.f32	s15, s0, s15
 800fba4:	eee0 7a07 	vfma.f32	s15, s0, s14
 800fba8:	eeb0 0a67 	vmov.f32	s0, s15
 800fbac:	ecbd 8b04 	vpop	{d8-d9}
 800fbb0:	bd38      	pop	{r3, r4, r5, pc}
 800fbb2:	d904      	bls.n	800fbbe <__ieee754_asinf+0x3a>
 800fbb4:	ee70 7a40 	vsub.f32	s15, s0, s0
 800fbb8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800fbbc:	e7f6      	b.n	800fbac <__ieee754_asinf+0x28>
 800fbbe:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800fbc2:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800fbc6:	d20b      	bcs.n	800fbe0 <__ieee754_asinf+0x5c>
 800fbc8:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 800fbcc:	d252      	bcs.n	800fc74 <__ieee754_asinf+0xf0>
 800fbce:	eddf 7a51 	vldr	s15, [pc, #324]	@ 800fd14 <__ieee754_asinf+0x190>
 800fbd2:	ee70 7a27 	vadd.f32	s15, s0, s15
 800fbd6:	eef4 7ae8 	vcmpe.f32	s15, s17
 800fbda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbde:	dce5      	bgt.n	800fbac <__ieee754_asinf+0x28>
 800fbe0:	f7ff feec 	bl	800f9bc <fabsf>
 800fbe4:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800fbe8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fbec:	ee28 8a27 	vmul.f32	s16, s16, s15
 800fbf0:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800fd18 <__ieee754_asinf+0x194>
 800fbf4:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800fd1c <__ieee754_asinf+0x198>
 800fbf8:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 800fd20 <__ieee754_asinf+0x19c>
 800fbfc:	eea8 7a27 	vfma.f32	s14, s16, s15
 800fc00:	eddf 7a48 	vldr	s15, [pc, #288]	@ 800fd24 <__ieee754_asinf+0x1a0>
 800fc04:	eee7 7a08 	vfma.f32	s15, s14, s16
 800fc08:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800fd28 <__ieee754_asinf+0x1a4>
 800fc0c:	eea7 7a88 	vfma.f32	s14, s15, s16
 800fc10:	eddf 7a46 	vldr	s15, [pc, #280]	@ 800fd2c <__ieee754_asinf+0x1a8>
 800fc14:	eee7 7a08 	vfma.f32	s15, s14, s16
 800fc18:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800fd30 <__ieee754_asinf+0x1ac>
 800fc1c:	eea7 9a88 	vfma.f32	s18, s15, s16
 800fc20:	eddf 7a44 	vldr	s15, [pc, #272]	@ 800fd34 <__ieee754_asinf+0x1b0>
 800fc24:	eee8 7a07 	vfma.f32	s15, s16, s14
 800fc28:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800fd38 <__ieee754_asinf+0x1b4>
 800fc2c:	eea7 7a88 	vfma.f32	s14, s15, s16
 800fc30:	eddf 7a42 	vldr	s15, [pc, #264]	@ 800fd3c <__ieee754_asinf+0x1b8>
 800fc34:	eee7 7a08 	vfma.f32	s15, s14, s16
 800fc38:	eeb0 0a48 	vmov.f32	s0, s16
 800fc3c:	eee7 8a88 	vfma.f32	s17, s15, s16
 800fc40:	f000 f9f8 	bl	8010034 <__ieee754_sqrtf>
 800fc44:	4b3e      	ldr	r3, [pc, #248]	@ (800fd40 <__ieee754_asinf+0x1bc>)
 800fc46:	ee29 9a08 	vmul.f32	s18, s18, s16
 800fc4a:	429c      	cmp	r4, r3
 800fc4c:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800fc50:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800fc54:	d93d      	bls.n	800fcd2 <__ieee754_asinf+0x14e>
 800fc56:	eea0 0a06 	vfma.f32	s0, s0, s12
 800fc5a:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 800fd44 <__ieee754_asinf+0x1c0>
 800fc5e:	eee0 7a26 	vfma.f32	s15, s0, s13
 800fc62:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 800fd10 <__ieee754_asinf+0x18c>
 800fc66:	ee30 0a67 	vsub.f32	s0, s0, s15
 800fc6a:	2d00      	cmp	r5, #0
 800fc6c:	bfd8      	it	le
 800fc6e:	eeb1 0a40 	vnegle.f32	s0, s0
 800fc72:	e79b      	b.n	800fbac <__ieee754_asinf+0x28>
 800fc74:	ee60 7a00 	vmul.f32	s15, s0, s0
 800fc78:	eddf 6a28 	vldr	s13, [pc, #160]	@ 800fd1c <__ieee754_asinf+0x198>
 800fc7c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800fd18 <__ieee754_asinf+0x194>
 800fc80:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800fd30 <__ieee754_asinf+0x1ac>
 800fc84:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800fc88:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800fd24 <__ieee754_asinf+0x1a0>
 800fc8c:	eee7 6a27 	vfma.f32	s13, s14, s15
 800fc90:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800fd28 <__ieee754_asinf+0x1a4>
 800fc94:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800fc98:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800fd2c <__ieee754_asinf+0x1a8>
 800fc9c:	eee7 6a27 	vfma.f32	s13, s14, s15
 800fca0:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800fd20 <__ieee754_asinf+0x19c>
 800fca4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800fca8:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800fd34 <__ieee754_asinf+0x1b0>
 800fcac:	eee7 6a86 	vfma.f32	s13, s15, s12
 800fcb0:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 800fd38 <__ieee754_asinf+0x1b4>
 800fcb4:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800fcb8:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800fd3c <__ieee754_asinf+0x1b8>
 800fcbc:	eee6 6a27 	vfma.f32	s13, s12, s15
 800fcc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fcc4:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800fcc8:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800fccc:	eea0 0a27 	vfma.f32	s0, s0, s15
 800fcd0:	e76c      	b.n	800fbac <__ieee754_asinf+0x28>
 800fcd2:	ee10 3a10 	vmov	r3, s0
 800fcd6:	f36f 030b 	bfc	r3, #0, #12
 800fcda:	ee07 3a10 	vmov	s14, r3
 800fcde:	eea7 8a47 	vfms.f32	s16, s14, s14
 800fce2:	ee70 5a00 	vadd.f32	s11, s0, s0
 800fce6:	ee30 0a07 	vadd.f32	s0, s0, s14
 800fcea:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800fd0c <__ieee754_asinf+0x188>
 800fcee:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800fcf2:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800fd48 <__ieee754_asinf+0x1c4>
 800fcf6:	eee5 7a66 	vfms.f32	s15, s10, s13
 800fcfa:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800fcfe:	eeb0 6a40 	vmov.f32	s12, s0
 800fd02:	eea7 6a66 	vfms.f32	s12, s14, s13
 800fd06:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800fd0a:	e7ac      	b.n	800fc66 <__ieee754_asinf+0xe2>
 800fd0c:	b33bbd2e 	.word	0xb33bbd2e
 800fd10:	3fc90fdb 	.word	0x3fc90fdb
 800fd14:	7149f2ca 	.word	0x7149f2ca
 800fd18:	3a4f7f04 	.word	0x3a4f7f04
 800fd1c:	3811ef08 	.word	0x3811ef08
 800fd20:	3e2aaaab 	.word	0x3e2aaaab
 800fd24:	bd241146 	.word	0xbd241146
 800fd28:	3e4e0aa8 	.word	0x3e4e0aa8
 800fd2c:	bea6b090 	.word	0xbea6b090
 800fd30:	3d9dc62e 	.word	0x3d9dc62e
 800fd34:	bf303361 	.word	0xbf303361
 800fd38:	4001572d 	.word	0x4001572d
 800fd3c:	c019d139 	.word	0xc019d139
 800fd40:	3f799999 	.word	0x3f799999
 800fd44:	333bbd2e 	.word	0x333bbd2e
 800fd48:	3f490fdb 	.word	0x3f490fdb

0800fd4c <__ieee754_atan2f>:
 800fd4c:	ee10 2a90 	vmov	r2, s1
 800fd50:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800fd54:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800fd58:	b510      	push	{r4, lr}
 800fd5a:	eef0 7a40 	vmov.f32	s15, s0
 800fd5e:	d806      	bhi.n	800fd6e <__ieee754_atan2f+0x22>
 800fd60:	ee10 0a10 	vmov	r0, s0
 800fd64:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800fd68:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800fd6c:	d904      	bls.n	800fd78 <__ieee754_atan2f+0x2c>
 800fd6e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800fd72:	eeb0 0a67 	vmov.f32	s0, s15
 800fd76:	bd10      	pop	{r4, pc}
 800fd78:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800fd7c:	d103      	bne.n	800fd86 <__ieee754_atan2f+0x3a>
 800fd7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fd82:	f000 b883 	b.w	800fe8c <atanf>
 800fd86:	1794      	asrs	r4, r2, #30
 800fd88:	f004 0402 	and.w	r4, r4, #2
 800fd8c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800fd90:	b943      	cbnz	r3, 800fda4 <__ieee754_atan2f+0x58>
 800fd92:	2c02      	cmp	r4, #2
 800fd94:	d05e      	beq.n	800fe54 <__ieee754_atan2f+0x108>
 800fd96:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800fe68 <__ieee754_atan2f+0x11c>
 800fd9a:	2c03      	cmp	r4, #3
 800fd9c:	bf08      	it	eq
 800fd9e:	eef0 7a47 	vmoveq.f32	s15, s14
 800fda2:	e7e6      	b.n	800fd72 <__ieee754_atan2f+0x26>
 800fda4:	b941      	cbnz	r1, 800fdb8 <__ieee754_atan2f+0x6c>
 800fda6:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800fe6c <__ieee754_atan2f+0x120>
 800fdaa:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800fe70 <__ieee754_atan2f+0x124>
 800fdae:	2800      	cmp	r0, #0
 800fdb0:	bfa8      	it	ge
 800fdb2:	eef0 7a47 	vmovge.f32	s15, s14
 800fdb6:	e7dc      	b.n	800fd72 <__ieee754_atan2f+0x26>
 800fdb8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800fdbc:	d110      	bne.n	800fde0 <__ieee754_atan2f+0x94>
 800fdbe:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800fdc2:	f104 34ff 	add.w	r4, r4, #4294967295
 800fdc6:	d107      	bne.n	800fdd8 <__ieee754_atan2f+0x8c>
 800fdc8:	2c02      	cmp	r4, #2
 800fdca:	d846      	bhi.n	800fe5a <__ieee754_atan2f+0x10e>
 800fdcc:	4b29      	ldr	r3, [pc, #164]	@ (800fe74 <__ieee754_atan2f+0x128>)
 800fdce:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800fdd2:	edd3 7a00 	vldr	s15, [r3]
 800fdd6:	e7cc      	b.n	800fd72 <__ieee754_atan2f+0x26>
 800fdd8:	2c02      	cmp	r4, #2
 800fdda:	d841      	bhi.n	800fe60 <__ieee754_atan2f+0x114>
 800fddc:	4b26      	ldr	r3, [pc, #152]	@ (800fe78 <__ieee754_atan2f+0x12c>)
 800fdde:	e7f6      	b.n	800fdce <__ieee754_atan2f+0x82>
 800fde0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800fde4:	d0df      	beq.n	800fda6 <__ieee754_atan2f+0x5a>
 800fde6:	1a5b      	subs	r3, r3, r1
 800fde8:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800fdec:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800fdf0:	da1a      	bge.n	800fe28 <__ieee754_atan2f+0xdc>
 800fdf2:	2a00      	cmp	r2, #0
 800fdf4:	da01      	bge.n	800fdfa <__ieee754_atan2f+0xae>
 800fdf6:	313c      	adds	r1, #60	@ 0x3c
 800fdf8:	db19      	blt.n	800fe2e <__ieee754_atan2f+0xe2>
 800fdfa:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800fdfe:	f7ff fddd 	bl	800f9bc <fabsf>
 800fe02:	f000 f843 	bl	800fe8c <atanf>
 800fe06:	eef0 7a40 	vmov.f32	s15, s0
 800fe0a:	2c01      	cmp	r4, #1
 800fe0c:	d012      	beq.n	800fe34 <__ieee754_atan2f+0xe8>
 800fe0e:	2c02      	cmp	r4, #2
 800fe10:	d017      	beq.n	800fe42 <__ieee754_atan2f+0xf6>
 800fe12:	2c00      	cmp	r4, #0
 800fe14:	d0ad      	beq.n	800fd72 <__ieee754_atan2f+0x26>
 800fe16:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800fe7c <__ieee754_atan2f+0x130>
 800fe1a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fe1e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800fe80 <__ieee754_atan2f+0x134>
 800fe22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fe26:	e7a4      	b.n	800fd72 <__ieee754_atan2f+0x26>
 800fe28:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800fe70 <__ieee754_atan2f+0x124>
 800fe2c:	e7ed      	b.n	800fe0a <__ieee754_atan2f+0xbe>
 800fe2e:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800fe84 <__ieee754_atan2f+0x138>
 800fe32:	e7ea      	b.n	800fe0a <__ieee754_atan2f+0xbe>
 800fe34:	ee17 3a90 	vmov	r3, s15
 800fe38:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800fe3c:	ee07 3a90 	vmov	s15, r3
 800fe40:	e797      	b.n	800fd72 <__ieee754_atan2f+0x26>
 800fe42:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800fe7c <__ieee754_atan2f+0x130>
 800fe46:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fe4a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800fe80 <__ieee754_atan2f+0x134>
 800fe4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fe52:	e78e      	b.n	800fd72 <__ieee754_atan2f+0x26>
 800fe54:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800fe80 <__ieee754_atan2f+0x134>
 800fe58:	e78b      	b.n	800fd72 <__ieee754_atan2f+0x26>
 800fe5a:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800fe88 <__ieee754_atan2f+0x13c>
 800fe5e:	e788      	b.n	800fd72 <__ieee754_atan2f+0x26>
 800fe60:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800fe84 <__ieee754_atan2f+0x138>
 800fe64:	e785      	b.n	800fd72 <__ieee754_atan2f+0x26>
 800fe66:	bf00      	nop
 800fe68:	c0490fdb 	.word	0xc0490fdb
 800fe6c:	bfc90fdb 	.word	0xbfc90fdb
 800fe70:	3fc90fdb 	.word	0x3fc90fdb
 800fe74:	080100e4 	.word	0x080100e4
 800fe78:	080100d8 	.word	0x080100d8
 800fe7c:	33bbbd2e 	.word	0x33bbbd2e
 800fe80:	40490fdb 	.word	0x40490fdb
 800fe84:	00000000 	.word	0x00000000
 800fe88:	3f490fdb 	.word	0x3f490fdb

0800fe8c <atanf>:
 800fe8c:	b538      	push	{r3, r4, r5, lr}
 800fe8e:	ee10 5a10 	vmov	r5, s0
 800fe92:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800fe96:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800fe9a:	eef0 7a40 	vmov.f32	s15, s0
 800fe9e:	d310      	bcc.n	800fec2 <atanf+0x36>
 800fea0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800fea4:	d904      	bls.n	800feb0 <atanf+0x24>
 800fea6:	ee70 7a00 	vadd.f32	s15, s0, s0
 800feaa:	eeb0 0a67 	vmov.f32	s0, s15
 800feae:	bd38      	pop	{r3, r4, r5, pc}
 800feb0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800ffe8 <atanf+0x15c>
 800feb4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800ffec <atanf+0x160>
 800feb8:	2d00      	cmp	r5, #0
 800feba:	bfc8      	it	gt
 800febc:	eef0 7a47 	vmovgt.f32	s15, s14
 800fec0:	e7f3      	b.n	800feaa <atanf+0x1e>
 800fec2:	4b4b      	ldr	r3, [pc, #300]	@ (800fff0 <atanf+0x164>)
 800fec4:	429c      	cmp	r4, r3
 800fec6:	d810      	bhi.n	800feea <atanf+0x5e>
 800fec8:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800fecc:	d20a      	bcs.n	800fee4 <atanf+0x58>
 800fece:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800fff4 <atanf+0x168>
 800fed2:	ee30 7a07 	vadd.f32	s14, s0, s14
 800fed6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800feda:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800fede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fee2:	dce2      	bgt.n	800feaa <atanf+0x1e>
 800fee4:	f04f 33ff 	mov.w	r3, #4294967295
 800fee8:	e013      	b.n	800ff12 <atanf+0x86>
 800feea:	f7ff fd67 	bl	800f9bc <fabsf>
 800feee:	4b42      	ldr	r3, [pc, #264]	@ (800fff8 <atanf+0x16c>)
 800fef0:	429c      	cmp	r4, r3
 800fef2:	d84f      	bhi.n	800ff94 <atanf+0x108>
 800fef4:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800fef8:	429c      	cmp	r4, r3
 800fefa:	d841      	bhi.n	800ff80 <atanf+0xf4>
 800fefc:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800ff00:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ff04:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ff08:	2300      	movs	r3, #0
 800ff0a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ff0e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ff12:	1c5a      	adds	r2, r3, #1
 800ff14:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800ff18:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800fffc <atanf+0x170>
 800ff1c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8010000 <atanf+0x174>
 800ff20:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8010004 <atanf+0x178>
 800ff24:	ee66 6a06 	vmul.f32	s13, s12, s12
 800ff28:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ff2c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8010008 <atanf+0x17c>
 800ff30:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ff34:	eddf 5a35 	vldr	s11, [pc, #212]	@ 801000c <atanf+0x180>
 800ff38:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ff3c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8010010 <atanf+0x184>
 800ff40:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ff44:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8010014 <atanf+0x188>
 800ff48:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ff4c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8010018 <atanf+0x18c>
 800ff50:	eea6 5a87 	vfma.f32	s10, s13, s14
 800ff54:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801001c <atanf+0x190>
 800ff58:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ff5c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8010020 <atanf+0x194>
 800ff60:	eea7 5a26 	vfma.f32	s10, s14, s13
 800ff64:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8010024 <atanf+0x198>
 800ff68:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ff6c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ff70:	eea5 7a86 	vfma.f32	s14, s11, s12
 800ff74:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ff78:	d121      	bne.n	800ffbe <atanf+0x132>
 800ff7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ff7e:	e794      	b.n	800feaa <atanf+0x1e>
 800ff80:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ff84:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ff88:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ff8c:	2301      	movs	r3, #1
 800ff8e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ff92:	e7be      	b.n	800ff12 <atanf+0x86>
 800ff94:	4b24      	ldr	r3, [pc, #144]	@ (8010028 <atanf+0x19c>)
 800ff96:	429c      	cmp	r4, r3
 800ff98:	d80b      	bhi.n	800ffb2 <atanf+0x126>
 800ff9a:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800ff9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ffa2:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ffa6:	2302      	movs	r3, #2
 800ffa8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ffac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ffb0:	e7af      	b.n	800ff12 <atanf+0x86>
 800ffb2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ffb6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ffba:	2303      	movs	r3, #3
 800ffbc:	e7a9      	b.n	800ff12 <atanf+0x86>
 800ffbe:	4a1b      	ldr	r2, [pc, #108]	@ (801002c <atanf+0x1a0>)
 800ffc0:	491b      	ldr	r1, [pc, #108]	@ (8010030 <atanf+0x1a4>)
 800ffc2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ffc6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800ffca:	edd3 6a00 	vldr	s13, [r3]
 800ffce:	ee37 7a66 	vsub.f32	s14, s14, s13
 800ffd2:	2d00      	cmp	r5, #0
 800ffd4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ffd8:	edd2 7a00 	vldr	s15, [r2]
 800ffdc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ffe0:	bfb8      	it	lt
 800ffe2:	eef1 7a67 	vneglt.f32	s15, s15
 800ffe6:	e760      	b.n	800feaa <atanf+0x1e>
 800ffe8:	bfc90fdb 	.word	0xbfc90fdb
 800ffec:	3fc90fdb 	.word	0x3fc90fdb
 800fff0:	3edfffff 	.word	0x3edfffff
 800fff4:	7149f2ca 	.word	0x7149f2ca
 800fff8:	3f97ffff 	.word	0x3f97ffff
 800fffc:	3c8569d7 	.word	0x3c8569d7
 8010000:	3d4bda59 	.word	0x3d4bda59
 8010004:	bd6ef16b 	.word	0xbd6ef16b
 8010008:	3d886b35 	.word	0x3d886b35
 801000c:	3dba2e6e 	.word	0x3dba2e6e
 8010010:	3e124925 	.word	0x3e124925
 8010014:	3eaaaaab 	.word	0x3eaaaaab
 8010018:	bd15a221 	.word	0xbd15a221
 801001c:	bd9d8795 	.word	0xbd9d8795
 8010020:	bde38e38 	.word	0xbde38e38
 8010024:	be4ccccd 	.word	0xbe4ccccd
 8010028:	401bffff 	.word	0x401bffff
 801002c:	08010100 	.word	0x08010100
 8010030:	080100f0 	.word	0x080100f0

08010034 <__ieee754_sqrtf>:
 8010034:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010038:	4770      	bx	lr
	...

0801003c <_init>:
 801003c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801003e:	bf00      	nop
 8010040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010042:	bc08      	pop	{r3}
 8010044:	469e      	mov	lr, r3
 8010046:	4770      	bx	lr

08010048 <_fini>:
 8010048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801004a:	bf00      	nop
 801004c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801004e:	bc08      	pop	{r3}
 8010050:	469e      	mov	lr, r3
 8010052:	4770      	bx	lr
