// Seed: 3423440135
`timescale 1ps / 1 ps
module module_0 (
    output id_1,
    output id_2
    , id_3,
    input  id_4,
    output id_5,
    output id_6
);
  type_7(
      1, 1, id_2
  );
  assign id_3 = 1;
  assign id_5[1'b0] = 1 - id_1 ? 1 : 1 ? id_5 < 1 : 1;
endmodule
