INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_32_16bit/sim/ROM_32_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_32_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_4/sim/ROM_1024_16bit_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_1024_16bit_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_3/sim/ROM_1024_16bit_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_1024_16bit_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_2/sim/ROM_1024_16bit_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_1024_16bit_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_1/sim/ROM_1024_16bit_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_1024_16bit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_0/sim/ROM_1024_16bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_1024_16bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_5/sim/ROM_1024_16bit_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_1024_16bit_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_8bit/sim/RAM_2048_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_2048_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_2048_8bit/sim/BRAM_2048_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_2048_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_22050_8bit/sim/RAM_22050_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_22050_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_108MHZ/MMCM_108MHZ_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM_108MHZ_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_108MHZ/MMCM_108MHZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM_108MHZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.sim/sim_1/behav/xsim/glbl.v" into library lib_VHDL
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/FFT_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/FFT_Normalizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_Normalizer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_RAM_Wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/FFT_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_Wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/TYPE_Pkg.vhd" into library lib_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/EQ_volume_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EQ_volume_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/EQ_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EQ_stage'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/FIR_filter.vhd" into library lib_VHDL
INFO: [VRFC 10-3107] analyzing entity 'FIR_filter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/FIR_interface.vhd" into library lib_VHDL
INFO: [VRFC 10-3107] analyzing entity 'FIR_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.ip_user_files/bd/FFT_512/ip/FFT_512_FFT_Wrapper_0_0/sim/FFT_512_FFT_Wrapper_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_512_FFT_Wrapper_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.ip_user_files/bd/FFT_512/sim/FFT_512.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_512'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.ip_user_files/bd/EQ/ip/EQ_EQ_stage_0_0/sim/EQ_EQ_stage_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EQ_EQ_stage_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.ip_user_files/bd/EQ/sim/EQ.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EQ'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/VU_metre.vhd" into library lib_VHDL
INFO: [VRFC 10-3107] analyzing entity 'VU_metre'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.ip_user_files/bd/FIR/ip/FIR_FIR_interface_0_0_1/sim/FIR_FIR_interface_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR_FIR_interface_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.ip_user_files/bd/FIR/sim/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/VGA_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/VGA_Pkg.vhd" into library lib_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/VGA_controller.vhd" into library lib_VHDL
INFO: [VRFC 10-3107] analyzing entity 'VGA_Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/WAV_Player.vhd" into library lib_VHDL
INFO: [VRFC 10-3107] analyzing entity 'WAV_Player'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/bd/EQ/hdl/EQ_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EQ_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/bd/FFT_512/hdl/FFT_512_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_512_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/bd/FIR/hdl/FIR_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/Heartbeat.vhd" into library lib_VHDL
INFO: [VRFC 10-3107] analyzing entity 'Hearbeat'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/RAM_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_Wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/UART_Rx.vhd" into library lib_VHDL
INFO: [VRFC 10-3107] analyzing entity 'UART_Rx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/UART_Tx.vhd" into library lib_VHDL
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/UART_Wrapper.vhd" into library lib_VHDL
INFO: [VRFC 10-3107] analyzing entity 'UART_Wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/02_Source/TOP_Arty.vhd" into library lib_VHDL
INFO: [VRFC 10-3107] analyzing entity 'TOP'
