### Fine-grain Reconfigurable Fabrics
 - OSFPGA [OpenFPGA](https://github.com/lnis-uofu/OpenFPGA) (UofU), under [MIT License](https://github.com/lnis-uofu/OpenFPGA/blob/master/LICENSE)
   - An award-winning open-source FPGA IP generator which supports highly-customizable homogeneous FPGA architectures.
 - OSFPGA [Skywater Opensource FPGAs (SOFA)](https://github.com/lnis-uofu/SOFA), under [MIT License](https://github.com/lnis-uofu/SOFA/blob/master/LICENSE)
   - A series of open-source FPGA IPs using the open-source Skywater 130nm PDK and OpenFPGA framework.
 - [PRGA](https://prga.readthedocs.io/en/latest/) (Princeton), under [BSD 3-Clause License](https://github.com/PrincetonUniversity/prga/blob/release/LICENSE)
   - A customizable, scalable, versatile, extensible open-source framework for building and using custom FPGAs.
 - [Archipelago](https://github.com/haojunliu/OpenFPGA) (Berkeley), under [BSD 2-Clause License](https://github.com/haojunliu/OpenFPGA/blob/master/LICENSE)
   - A parameterizable and user expandable FPGA with toolflow support.
 - [ZUMA](https://github.com/adbrant/zuma-fpga) (UBC)
   - Fine Grain FPGA Overlay Architecture and Tools
 - [literate-broccoli](https://github.com/ueliem/literate-broccoli) (Will Long)
   - An open source FPGA architecture
   - https://hackaday.io/project/12151-open-source-fpga
 - [Tritoncore](https://github.com/JackDavidson/OpenFPGACore-TritonCore) (Jack Davidson)
   - A very simple and minimal FPGA that is implemented in CHISEL
   - Jack Davidson's undergrad project at UCSD

### Coarse-grain Reconfigurable Fabrics
+ [pillars](https://github.com/pku-dasys/pillars) (PKU), under [MIT License](https://github.com/pku-dasys/pillars/blob/master/LICENSE)
  - An open-source CGRA design framework with consistency to assist in design space exploration and hardware optimization of CGRAs.
+ [Stream Specialization CGRA Generator](https://github.com/PolyArch/dsa-cgra-gen) (UCLA)
  - As a submodule of [dsa-framework](https://github.com/PolyArch/dsa-framework), dsa-cgra-gen use JSON to describe CGRA, see example IR in IR directory.
+ [garnet](https://github.com/StanfordAHA/garnet) (Stanford), under [BSD 3-Clause License](https://github.com/StanfordAHA/garnet/blob/master/LICENSE)
  - Garnet is a framework to investigate and experiment with implementing CGRA using new generator infrastructure.
+ [CGRA-ME](http://cgra-me.ece.utoronto.ca/) (Toronto), under [CGRA-ME Software EULA](https://cgra-me.ece.utoronto.ca/license/)
  - An architectural modelling and exploration (ME) framework
+ [OpenCGRA2](https://github.com/tancheng/OpenCGRA2) (Pacific Northwest National Laboratory), under [BSD 3-Clause License](https://github.com/tancheng/OpenCGRA2/blob/master/LICENSE)
  - A parameterizable and powerful CGRA (Coarse-Grained Reconfigurable Architecture) generator to generate synthesizable Verilog for different CGRAs based on user-specified. configurations (e.g., CGRA size, type of the computing units in each tile, communication connection, etc.).
+ [OpenCGRA](https://github.com/pnnl/OpenCGRA) (Pacific Northwest National Laboratory), under [BSD 3-Clause License](https://github.com/pnnl/OpenCGRA/blob/master/LICENSE)
  - A parameterizable and powerful CGRA (Coarse-Grained Reconfigurable Arrays) generator to generate synthesizable Verilog for different CGRAs based on user-specified configurations (e.g., CGRA size, type of the computing units in each tile, communication connection, etc.).
+ [SiLago Fabric](https://github.com/silagokth/fabric) (KTH), under [GNU General Public License v3.0](https://github.com/silagokth/fabric/blob/master/LICENSE.md)
  - This is the VHDL description of the DRRA and DiMArch CGRA fabric developed by KTH.
+ [Mocarabe](https://git.uwaterloo.ca/watcag-public/mocarabe) (Waterloo)
  - The Mocarabe architecture consists of a 2D array of building blocks connected by a directional torus network-on-chip (NoC).
+ [CCF](https://github.com/cmlasu/ccf) (ASU)
  - CCF (CGRA Compilation Framework) is an end-to-end prototype demonstrating the code generation and simulation process for CGRA accelerators. 
+ [CML-CGRA](https://github.com/hoangt/cml-cgra) (ASU)
  - SMRA v2.0 (or Software Managed Reconfigurable Accelerator) is initiative of the compiler-microarchitecture lab to boost and promote development of reconfigurable accelerators, containing REGIMap, Instruction Generator/Compiler Backend and Architectural Simulator (gem5). 
