
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1780M, PVMEM - 2263M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1780M, PVMEM - 2263M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1854 movable and 282 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 2     | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 263   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 7     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 110   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1819M, PVMEM - 2263M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1741M, PVMEM - 2263M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1741M, PVMEM - 2263M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1741M, PVMEM - 2263M, PRSS - 363M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition integrationMult (started at Tue Jan 3 17:30:50 2023)

Congestion ratio stats: min = 0.02, max = 0.79, mean = 0.40 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 363M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | none       | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '2186' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 363M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Tue Jan 3 17:30:50 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 363M)
info Found 1854 movable and 282 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 363M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'false'
RRT info: Set routing priority of '20' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 17:30:50 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 20         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 363M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 20
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (20) clock nets ...

info UI30: performing final routing on partition integrationMult (started at Tue Jan 3 17:30:50 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   51 with    204 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 20   | 302  | 
|-------------------+------+------|
| To be routed :    | 20   | 302  | 
|-------------------+------+------|
|   - signal        | 20   | 302  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 20   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 7    | 
|-----------------------+------|
|   - clock + NDR       | 13   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 363M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'false'
RRT info: Set routing priority of '20' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Tue Jan 3 17:30:51 2023
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | integrationMult            | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '283' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition integrationMult (started at Tue Jan 3 17:30:51 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small
Partition 'integrationMult' qualifies for soft timing-driven layer assignment.

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 2392 of 2400 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 798004 xStep 57000 colHi 15
 yOrig 0 yHi 798004 yStep 42000 rowHi 20

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'regB/out[26]' status: 'gr_small'
info GR11: Skipping net 'regB/out[23]' status: 'gr_small'
info GR11: Skipping net 'regB/out[21]' status: 'gr_small'
info GR11: Skipping net 'regB/out[20]' status: 'gr_small'
info GR11: Skipping net 'regB/out[16]' status: 'gr_small'
info GR11: Skipping net 'regB/out[14]' status: 'gr_small'
info GR11: Skipping net 'regB/out[13]' status: 'gr_small'
info GR11: Skipping net 'regB/out[8]' status: 'gr_small'
info GR11: Skipping net 'regB/out[9]' status: 'gr_small'
info GR11: Skipping net 'regB/out[5]' status: 'gr_small'
info GR11: Skipping net 'regB/out[4]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[30]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[28]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[31]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[24]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[27]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[22]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[20]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[21]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[18]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[15]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[13]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[11]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[9]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[7]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[5]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[3]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[63]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[61]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[14]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[59]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[57]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[12]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[10]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[2]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[35]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[0]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[62]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[60]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[58]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[50]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[48]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[42]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/result[40]' status: 'gr_small'
info GR11: Skipping net 'outA/n_29' status: 'gr_small'
info GR11: Skipping net 'outA/n_27' status: 'gr_small'
info GR11: Skipping net 'outA/n_25' status: 'gr_small'
info GR11: Skipping net 'outA/n_23' status: 'gr_small'
info GR11: Skipping net 'outA/n_21' status: 'gr_small'
info GR11: Skipping net 'outA/n_26' status: 'gr_small'
info GR11: Skipping net 'outA/n_24' status: 'gr_small'
info GR11: Skipping net 'outA/n_22' status: 'gr_small'
info GR11: Skipping net 'outA/n_20' status: 'gr_small'
info GR11: Skipping net 'outA/n_18' status: 'gr_small'
info GR11: Skipping net 'outA/n_19' status: 'gr_small'
info GR11: Skipping net 'outA/n_17' status: 'gr_small'
info GR11: Skipping net 'outA/n_13' status: 'gr_small'
info GR11: Skipping net 'outA/n_12' status: 'gr_small'
info GR11: Skipping net 'outA/n_8' status: 'gr_small'
info GR11: Skipping net 'outA/n_11' status: 'gr_small'
info GR11: Skipping net 'outA/n_9' status: 'gr_small'
info GR11: Skipping net 'outA/n_7' status: 'gr_small'
info GR11: Skipping net 'outB/n_32' status: 'gr_small'
info GR11: Skipping net 'outB/n_30' status: 'gr_small'
info GR11: Skipping net 'outA/n_3' status: 'gr_small'
info GR11: Skipping net 'outB/n_28' status: 'gr_small'
info GR11: Skipping net 'outB/n_26' status: 'gr_small'
info GR11: Skipping net 'outB/n_24' status: 'gr_small'
info GR11: Skipping net 'outB/n_22' status: 'gr_small'
info GR11: Skipping net 'outB/n_20' status: 'gr_small'
info GR11: Skipping net 'outB/n_18' status: 'gr_small'
info GR11: Skipping net 'outB/n_14' status: 'gr_small'
info GR11: Skipping net 'outB/n_12' status: 'gr_small'
info GR11: Skipping net 'outB/n_29' status: 'gr_small'
info GR11: Skipping net 'outB/n_27' status: 'gr_small'
info GR11: Skipping net 'outB/n_25' status: 'gr_small'
info GR11: Skipping net 'outB/n_23' status: 'gr_small'
info GR11: Skipping net 'outB/n_4' status: 'gr_small'
info GR11: Skipping net 'outB/n_2' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/i_0/firstInputComplement[30]' status: 'gr_small'
info GR11: Skipping net 'outB/n_15' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/i_0/firstInputComplement[26]' status: 'gr_small'
info GR11: Skipping net 'outB/n_13' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/i_0/firstInputComplement[24]' status: 'gr_small'
info GR11: Skipping net 'outB/n_11' status: 'gr_small'
info GR11: Skipping net 'outB/n_9' status: 'gr_small'
info GR11: Skipping net 'outB/n_7' status: 'gr_small'
info GR11: Skipping net 'outB/n_3' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/i_0/firstInputComplement[16]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/i_0/firstInputComplement[14]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/i_0/firstInputComplement[8]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/i_0/firstInputComplement[6]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/i_0/firstInputComplement[4]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/i_0/firstInputComplement[2]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/i_0/firstInputComplement[9]' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/n_1_4' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/n_1_5' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/n_1_1' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/n_1_28' status: 'gr_small'
info GR11: Skipping net 'radix4BoothIns/n_1_7' status: 'gr_small'
Built 1339 nets   (0 seconds elapsed)

Will perform 'repair' routing on 29 nets: 
         29 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 29 nets       (0 seconds elapsed)
    Edge Overflows = 1 (0.0229 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Heap: 1G 691M 524k Elapsed Time: 464655:30:51 CPU Time: 0:1:24
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Tue Jan 3 17:30:51 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 1120        | 1140       | 2100      | 4360        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 1          | 0         | 1           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0.0229358  | 0         | 0.0229358   | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.954545    | 1.5        | 0.473684  | 1.5         | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.30981     | 0.0238685  | 0.0789401 | 0.105376    | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 1.36914e+08 | 1.1319e+08 | 7006      | 2.50104e+08 | 
-----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Tue Jan 3 17:30:51 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 25.01  | 0.51   | 11.06  | 13.18  | 0.26   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 2.05   | 44.23  | 52.69  | 1.02   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 3.84   | 0.08   | 2.22   | 1.50   | 0.03   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------------
|                                             Vias statistics                                              |
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  (thousand) | 7.01   | 4.18   | 2.76   | 0.06   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 59.72  | 39.45  | 0.83   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition integrationMult (started at Tue Jan 3 17:30:51 2023)

Congestion ratio stats: min = 0.02, max = 0.79, mean = 0.40 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 847) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 363M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 8850 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 378M, CVMEM - 1741M, PVMEM - 2263M, PRSS - 372M)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1741M, PVMEM - 2263M, PRSS - 384M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:30:52 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 384M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:30:52 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 384M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 384M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.1990 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 384M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:30:52 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 384M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:30:52 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 384M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 384M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.1990 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
------------------------------------------------------------------
| Property Name                | Property Value  | Property Type | 
|------------------------------+-----------------+---------------|
| name                         | sda root        | string        | 
|------------------------------+-----------------+---------------|
| top_hier                     | integrationMult | string        | 
|------------------------------+-----------------+---------------|
| auto_ideal_fanout_threshold* | 1024            | int           | 
|------------------------------+-----------------+---------------|
| mv_is_enabled*               | false           | bool          | 
|------------------------------+-----------------+---------------|
| mxdb.design_state.netlist*   | false           | bool          | 
------------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 384M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 384M)
RRT info: Retrieving global routing info...
-----------------------------------------------------------------------------------
|                        | tr_opt_init                                            | 
|------------------------+--------------------------------------------------------|
| elapsed_time  (min)    | 00h 06m                                                | 
|------------------------+--------------------------------------------------------|
| cpu_time  (min)        | 0.0009930555555555556d 0-3.947459643111668e-18h 00.0m  | 
|------------------------+--------------------------------------------------------|
| heap_memory  (Mb)      | 1210                                                   | 
|------------------------+--------------------------------------------------------|
| logic_utilization  (%) | 55.72                                                  | 
|------------------------+--------------------------------------------------------|
| WNS  (ps)              | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| TNS  (ns)              | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| WHS  (ps)              | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| THS  (ns)              | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| setup_viols            | 0                                                      | 
|------------------------+--------------------------------------------------------|
| hold_viols             | 0                                                      | 
|------------------------+--------------------------------------------------------|
| slew_viols             | 0                                                      | 
|------------------------+--------------------------------------------------------|
| worst_slew  (ps)       | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| total_slew  (ps)       | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| overflow_edges         | 1                                                      | 
|------------------------+--------------------------------------------------------|
| overflow_nodes         | 0                                                      | 
|------------------------+--------------------------------------------------------|
| wire_len_total  (mm)   | 25.0                                                   | 
|------------------------+--------------------------------------------------------|
| via_count_total        | 7006                                                   | 
-----------------------------------------------------------------------------------



info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 798000 798000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.321124 min: 0.000000 avg: 0.154355
info metal2 layer density max: 0.044042 min: 0.000000 avg: 0.015186
info metal3 layer density max: 0.085000 min: 0.000000 avg: 0.019547
info metal4 layer density max: 0.043200 min: 0.000000 avg: 0.019924
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.369348
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.005290
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 20 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 384M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 8850 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 384M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'true'

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 27    | 
|-------------------------------+-------|
| Total Sequential cells        | 263   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 19    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 19    | 
-----------------------------------------


Found 19 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 19 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 263 pre-existing "fixed" Sequential leaf cells of clock networks
 263 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition integrationMult (started at Tue Jan 3 17:30:52 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 2209 | 7871 | 
|-----------------------+------+------|
| To be routed :        | 2186 | 7562 | 
|-----------------------+------+------|
|   - signal            | 2186 | 7562 | 
|-----------------------+------+------|
| To be skipped :       | 23   | 309  | 
|-----------------------+------+------|
|   - marked dont_route | 20   | 302  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 1310 | 
|-----------------------+------|
|   - no any wires      | 876  | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   51 with    142 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 194 core library pins:
 Ideal   :   194 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.1 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 20 rows x 15 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 2186 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 420X x 570Y
M2:   vertical grid 420X x 570Y
M3: horizontal grid 690X x 570Y
M4:   vertical grid 285X x 570Y
M5: horizontal grid 285X x 285Y
M6:   vertical grid 285X x 370Y
M7: horizontal grid 370X x 100Y
M8:   vertical grid 100X x 100Y
M9: horizontal grid 100X x 50Y
M10:   vertical grid 50X x 50Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1392
Fixed net vias 32095
Core cells 2136
Core cells with unique orientation 138: pin objects 2050, obstructions 769
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 1310 nets with global routing
Detected 876 nets without any routing
Detected 3837 wires, 7006 vias
Detected 7562 pins
WARNING: Detected 1 Global Routing unroutes. Longest unroute 3 global cells.
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 7 done
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(1) ...
1.000 Changed     4840 of    11999 tested segments in    71 channels. Unresolved     7273 violations and       97 notes
1.001 Changed     4381 of    11347 tested segments in   111 channels. Unresolved     6594 violations and      165 notes
1.002 Changed     4299 of    10905 tested segments in   124 channels. Unresolved     6343 violations and      145 notes
1.003 Changed     4229 of    10693 tested segments in   124 channels. Unresolved     6125 violations and      135 notes
1.004 Changed     4026 of    10285 tested segments in   128 channels. Unresolved     5988 violations and      133 notes
1.005 Changed     3876 of     9894 tested segments in   123 channels. Unresolved     5970 violations and      130 notes
1.006 Changed     3862 of     9753 tested segments in   118 channels. Unresolved     5826 violations and      121 notes
1.007 Changed     3648 of     9535 tested segments in   123 channels. Unresolved     5643 violations and      148 notes
1.008 Changed     3526 of     9372 tested segments in   123 channels. Unresolved     5577 violations and      169 notes
1.009 Changed     3476 of     9325 tested segments in   120 channels. Unresolved     5622 violations and      183 notes
1.010 Changed     3543 of     9337 tested segments in   123 channels. Unresolved     5560 violations and      201 notes
1.011 Changed     3438 of     9370 tested segments in   119 channels. Unresolved     5570 violations and      258 notes
1.012 Changed     3381 of     9212 tested segments in   119 channels. Unresolved     5365 violations and      312 notes
1.013 Changed     3272 of     9140 tested segments in   118 channels. Unresolved     5283 violations and      417 notes
1.014 Changed     2947 of     9047 tested segments in   122 channels. Unresolved     5207 violations and      529 notes
1.015 Changed     2841 of     8972 tested segments in   123 channels. Unresolved     5157 violations and      618 notes
1.016 Changed     2646 of     8819 tested segments in   123 channels. Unresolved     5050 violations and      721 notes
1.017 Changed     2509 of     8767 tested segments in   124 channels. Unresolved     4970 violations and      830 notes
1.018 Changed     2364 of     8613 tested segments in   122 channels. Unresolved     4815 violations and      938 notes
1.019 Changed     2274 of     8479 tested segments in   120 channels. Unresolved     4768 violations and     1022 notes
1.020 Changed     2060 of     8290 tested segments in   122 channels. Unresolved     4675 violations and     1071 notes
1.021 Changed     1959 of     8046 tested segments in   120 channels. Unresolved     4613 violations and     1115 notes
1.022 Changed     1872 of     7845 tested segments in   118 channels. Unresolved     4553 violations and     1185 notes
1.023 Changed     1760 of     7790 tested segments in   117 channels. Unresolved     4567 violations and     1203 notes
1.024 Changed     2532 of     7710 tested segments in   118 channels. Unresolved     4459 violations and     1197 notes
1.025 Changed     2454 of     8340 tested segments in   120 channels. Unresolved     4711 violations and     1160 notes
1.026 Changed     2325 of     8126 tested segments in   118 channels. Unresolved     4525 violations and     1238 notes
1.027 Changed     1937 of     7781 tested segments in   116 channels. Unresolved     4620 violations and     1210 notes
1.028 Changed     1652 of     7065 tested segments in   115 channels. Unresolved     4466 violations and     1244 notes
1.029 Changed     1257 of     6337 tested segments in   114 channels. Unresolved     4420 violations and     1285 notes
1.030 Changed      849 of     5449 tested segments in   114 channels. Unresolved     4407 violations and     1336 notes
1.031 Changed      599 of     4446 tested segments in   112 channels. Unresolved     4320 violations and     1361 notes
1.032 Changed      433 of     3619 tested segments in   115 channels. Unresolved     4277 violations and     1382 notes
1.033 Changed      295 of     2700 tested segments in   106 channels. Unresolved     4250 violations and     1386 notes
1.034 Changed      195 of     1941 tested segments in   102 channels. Unresolved     4218 violations and     1394 notes
1.035 Changed      154 of     1400 tested segments in    95 channels. Unresolved     4213 violations and     1398 notes
1.036 Changed      121 of     1108 tested segments in    91 channels. Unresolved     4203 violations and     1399 notes
1.037 Changed      119 of      957 tested segments in    85 channels. Unresolved     4229 violations and     1398 notes
1.038 Changed      126 of      796 tested segments in    84 channels. Unresolved     4209 violations and     1407 notes
1.039 Changed      130 of      708 tested segments in    84 channels. Unresolved     4212 violations and     1408 notes
1.040 Changed      105 of      594 tested segments in    85 channels. Unresolved     4178 violations and     1410 notes
1.041 Changed       80 of      497 tested segments in    83 channels. Unresolved     4188 violations and     1413 notes
1.042 Changed       61 of      382 tested segments in    77 channels. Unresolved     4175 violations and     1416 notes
1.043 Changed       44 of      297 tested segments in    71 channels. Unresolved     4175 violations and     1412 notes
1.044 Changed       42 of      228 tested segments in    59 channels. Unresolved     4179 violations and     1414 notes
1.045 Changed       39 of      203 tested segments in    60 channels. Unresolved     4182 violations and     1414 notes
1.046 Changed       35 of      199 tested segments in    60 channels. Unresolved     4174 violations and     1414 notes
1.047 Changed       25 of      161 tested segments in    55 channels. Unresolved     4178 violations and     1413 notes
1.048 Changed       26 of      140 tested segments in    50 channels. Unresolved     4172 violations and     1412 notes
1.049 Changed       23 of      138 tested segments in    47 channels. Unresolved     4175 violations and     1410 notes
1.050 Changed       12 of      106 tested segments in    37 channels. Unresolved     4170 violations and     1412 notes
1.051 Changed        3 of       77 tested segments in    31 channels. Unresolved     4174 violations and     1412 notes
1.052 Changed        8 of       39 tested segments in    25 channels. Unresolved     4171 violations and     1412 notes
1.053 Changed        8 of       39 tested segments in    26 channels. Unresolved     4175 violations and     1411 notes
1.054 Changed        6 of       38 tested segments in    25 channels. Unresolved     4170 violations and     1412 notes
1.055 Changed        6 of       37 tested segments in    23 channels. Unresolved     4174 violations and     1411 notes
1.056 Changed        4 of       30 tested segments in    18 channels. Unresolved     4174 violations and     1412 notes
1.057 Changed        7 of       25 tested segments in    16 channels. Unresolved     4174 violations and     1412 notes
1.058 Changed        5 of       15 tested segments in     9 channels. Unresolved     4173 violations and     1412 notes
1.059 Changed        4 of       14 tested segments in     8 channels. Unresolved     4173 violations and     1412 notes
1.060 Changed        5 of       14 tested segments in    10 channels. Unresolved     4173 violations and     1412 notes
1.061 Changed        3 of       13 tested segments in     7 channels. Unresolved     4173 violations and     1412 notes
1.062 Changed        3 of       12 tested segments in     8 channels. Unresolved     4173 violations and     1412 notes
1.063 Changed        5 of       13 tested segments in     8 channels. Unresolved     4173 violations and     1412 notes
1.064 Changed        3 of       14 tested segments in     9 channels. Unresolved     4174 violations and     1412 notes
1.065 Changed        5 of       12 tested segments in     8 channels. Unresolved     4174 violations and     1412 notes
1.066 Changed        3 of       15 tested segments in     9 channels. Unresolved     4173 violations and     1412 notes
1.067 Changed        3 of       14 tested segments in     7 channels. Unresolved     4173 violations and     1412 notes
1.068 Changed        2 of       11 tested segments in     6 channels. Unresolved     4173 violations and     1412 notes
1.069 Changed        3 of       11 tested segments in     7 channels. Unresolved     4173 violations and     1412 notes
1.070 Changed        3 of       11 tested segments in     7 channels. Unresolved     4174 violations and     1413 notes
1.071 Changed        5 of       11 tested segments in     7 channels. Unresolved     4174 violations and     1413 notes
1.072 Changed        2 of       13 tested segments in     8 channels. Unresolved     4172 violations and     1412 notes
1.073 Changed        0 of        4 tested segments in     2 channels. Unresolved     4172 violations and     1412 notes
1.074 Changed        0 of        0 tested segments in     0 channels. Unresolved     4172 violations and     1412 notes
Result=end(begin): viols=4172(7273), notes=1412(97)
Cpu time: 00:06:06, Elapsed time: 00:04:02, Memory: 1.8G

Run(2) ...
2.000 Changed     2575 of    16458 tested segments in   131 channels. Unresolved     4451 violations and     1379 notes
2.001 Changed     2598 of     8935 tested segments in   122 channels. Unresolved     4684 violations and     1383 notes
2.002 Changed     3733 of     9058 tested segments in   125 channels. Unresolved     4797 violations and     1353 notes
2.003 Changed     3824 of     9132 tested segments in   122 channels. Unresolved     5061 violations and     1306 notes
2.004 Changed     3443 of     9182 tested segments in   115 channels. Unresolved     5009 violations and     1360 notes
2.005 Changed     3173 of     8909 tested segments in   114 channels. Unresolved     4896 violations and     1365 notes
2.006 Changed     2980 of     8692 tested segments in   112 channels. Unresolved     4872 violations and     1519 notes
2.007 Changed     2561 of     8516 tested segments in   112 channels. Unresolved     4781 violations and     1653 notes
2.008 Changed     2294 of     8151 tested segments in   113 channels. Unresolved     4673 violations and     1800 notes
2.009 Changed     2027 of     7876 tested segments in   111 channels. Unresolved     4571 violations and     1918 notes
2.010 Changed     1832 of     7595 tested segments in   111 channels. Unresolved     4405 violations and     2010 notes
2.011 Changed     1802 of     7418 tested segments in   108 channels. Unresolved     4328 violations and     2076 notes
2.012 Changed     1716 of     7356 tested segments in   110 channels. Unresolved     4315 violations and     2119 notes
2.013 Changed     1795 of     7415 tested segments in   110 channels. Unresolved     4269 violations and     2205 notes
2.014 Changed     1743 of     7390 tested segments in   110 channels. Unresolved     4228 violations and     2257 notes
2.015 Changed     1644 of     7222 tested segments in   111 channels. Unresolved     4145 violations and     2304 notes
2.016 Changed     1506 of     7154 tested segments in   110 channels. Unresolved     4085 violations and     2332 notes
2.017 Changed     1464 of     7093 tested segments in   109 channels. Unresolved     4036 violations and     2407 notes
2.018 Changed     1371 of     6981 tested segments in   109 channels. Unresolved     3913 violations and     2479 notes
2.019 Changed     1245 of     6752 tested segments in   107 channels. Unresolved     3808 violations and     2549 notes
2.020 Changed     1208 of     6671 tested segments in   111 channels. Unresolved     3798 violations and     2569 notes
2.021 Changed     1188 of     6588 tested segments in   106 channels. Unresolved     3784 violations and     2616 notes
2.022 Changed     1106 of     6647 tested segments in   108 channels. Unresolved     3785 violations and     2619 notes
2.023 Changed     2274 of     6809 tested segments in   105 channels. Unresolved     3622 violations and     2665 notes
2.024 Changed     2179 of     7239 tested segments in   108 channels. Unresolved     3604 violations and     2543 notes
2.025 Changed     2185 of     7403 tested segments in   111 channels. Unresolved     3646 violations and     2606 notes
2.026 Changed     2278 of     7327 tested segments in   106 channels. Unresolved     3491 violations and     2654 notes
2.027 Changed     1970 of     7109 tested segments in   106 channels. Unresolved     3464 violations and     2685 notes
2.028 Changed     1778 of     6942 tested segments in   108 channels. Unresolved     3507 violations and     2701 notes
2.029 Changed     1665 of     6671 tested segments in   102 channels. Unresolved     3418 violations and     2780 notes
2.030 Changed     1257 of     6102 tested segments in   105 channels. Unresolved     3382 violations and     2715 notes
2.031 Changed     1064 of     5370 tested segments in   107 channels. Unresolved     3391 violations and     2763 notes
2.032 Changed      919 of     4754 tested segments in   104 channels. Unresolved     3414 violations and     2755 notes
2.033 Changed      633 of     3972 tested segments in   105 channels. Unresolved     3394 violations and     2740 notes
2.034 Changed      447 of     3016 tested segments in   103 channels. Unresolved     3329 violations and     2738 notes
2.035 Changed      438 of     2490 tested segments in    99 channels. Unresolved     3360 violations and     2779 notes
2.036 Changed      402 of     2341 tested segments in    98 channels. Unresolved     3344 violations and     2790 notes
2.037 Changed      321 of     2036 tested segments in   101 channels. Unresolved     3326 violations and     2784 notes
2.038 Changed      288 of     1688 tested segments in   101 channels. Unresolved     3302 violations and     2803 notes
2.039 Changed      249 of     1642 tested segments in    93 channels. Unresolved     3336 violations and     2792 notes
2.040 Changed      237 of     1498 tested segments in    91 channels. Unresolved     3301 violations and     2803 notes
2.041 Changed      192 of     1283 tested segments in    92 channels. Unresolved     3286 violations and     2797 notes
2.042 Changed      176 of     1112 tested segments in    88 channels. Unresolved     3276 violations and     2811 notes
2.043 Changed      145 of     1034 tested segments in    88 channels. Unresolved     3313 violations and     2810 notes
2.044 Changed      156 of      927 tested segments in    85 channels. Unresolved     3263 violations and     2819 notes
2.045 Changed      110 of      823 tested segments in    86 channels. Unresolved     3248 violations and     2839 notes
2.046 Changed      102 of      685 tested segments in    81 channels. Unresolved     3237 violations and     2846 notes
2.047 Changed       70 of      637 tested segments in    80 channels. Unresolved     3242 violations and     2847 notes
2.048 Changed       73 of      526 tested segments in    78 channels. Unresolved     3239 violations and     2851 notes
2.049 Changed       61 of      467 tested segments in    74 channels. Unresolved     3232 violations and     2849 notes
2.050 Changed       46 of      384 tested segments in    72 channels. Unresolved     3223 violations and     2852 notes
2.051 Changed       31 of      319 tested segments in    61 channels. Unresolved     3230 violations and     2857 notes
2.052 Changed       36 of      268 tested segments in    66 channels. Unresolved     3232 violations and     2852 notes
2.053 Changed       25 of      227 tested segments in    58 channels. Unresolved     3224 violations and     2852 notes
2.054 Changed       14 of      176 tested segments in    48 channels. Unresolved     3225 violations and     2854 notes
2.055 Changed       17 of      138 tested segments in    46 channels. Unresolved     3223 violations and     2853 notes
2.056 Changed       18 of      123 tested segments in    40 channels. Unresolved     3228 violations and     2852 notes
2.057 Changed       14 of       96 tested segments in    36 channels. Unresolved     3224 violations and     2852 notes
2.058 Changed       11 of       77 tested segments in    32 channels. Unresolved     3229 violations and     2853 notes
2.059 Changed       14 of       75 tested segments in    32 channels. Unresolved     3225 violations and     2853 notes
2.060 Changed       10 of       72 tested segments in    30 channels. Unresolved     3231 violations and     2852 notes
2.061 Changed        8 of       69 tested segments in    29 channels. Unresolved     3237 violations and     2851 notes
2.062 Changed        8 of       61 tested segments in    25 channels. Unresolved     3233 violations and     2853 notes
2.063 Changed        9 of       53 tested segments in    23 channels. Unresolved     3234 violations and     2855 notes
2.064 Changed        7 of       48 tested segments in    21 channels. Unresolved     3232 violations and     2853 notes
2.065 Changed        4 of       40 tested segments in    18 channels. Unresolved     3231 violations and     2851 notes
2.066 Changed        6 of       38 tested segments in    18 channels. Unresolved     3232 violations and     2851 notes
2.067 Changed        7 of       41 tested segments in    17 channels. Unresolved     3233 violations and     2850 notes
2.068 Changed        8 of       43 tested segments in    16 channels. Unresolved     3232 violations and     2851 notes
2.069 Changed        3 of       36 tested segments in    12 channels. Unresolved     3230 violations and     2850 notes
2.070 Changed        3 of       20 tested segments in     9 channels. Unresolved     3229 violations and     2851 notes
2.071 Changed        2 of       17 tested segments in     9 channels. Unresolved     3231 violations and     2851 notes
2.072 Changed        9 of       27 tested segments in    12 channels. Unresolved     3235 violations and     2851 notes
2.073 Changed       17 of       60 tested segments in    20 channels. Unresolved     3241 violations and     2850 notes
2.074 Changed       19 of       77 tested segments in    20 channels. Unresolved     3252 violations and     2854 notes
2.075 Changed       16 of       72 tested segments in    19 channels. Unresolved     3242 violations and     2858 notes
2.076 Changed        7 of       58 tested segments in    17 channels. Unresolved     3240 violations and     2857 notes
2.077 Changed        2 of       25 tested segments in     9 channels. Unresolved     3241 violations and     2854 notes
2.078 Changed       11 of       34 tested segments in    12 channels. Unresolved     3245 violations and     2855 notes
2.079 Changed       11 of       47 tested segments in    13 channels. Unresolved     3247 violations and     2853 notes
2.080 Changed        7 of       43 tested segments in    13 channels. Unresolved     3251 violations and     2849 notes
2.081 Changed       10 of       37 tested segments in    14 channels. Unresolved     3246 violations and     2850 notes
2.082 Changed        2 of       25 tested segments in     9 channels. Unresolved     3241 violations and     2850 notes
2.083 Changed        3 of       11 tested segments in     4 channels. Unresolved     3242 violations and     2852 notes
2.084 Changed        3 of       13 tested segments in     6 channels. Unresolved     3242 violations and     2850 notes
2.085 Changed        2 of        7 tested segments in     4 channels. Unresolved     3240 violations and     2849 notes
2.086 Changed        1 of       10 tested segments in     6 channels. Unresolved     3243 violations and     2849 notes
2.087 Changed        2 of        8 tested segments in     5 channels. Unresolved     3244 violations and     2849 notes
2.088 Changed        2 of        4 tested segments in     3 channels. Unresolved     3244 violations and     2849 notes
2.089 Changed        2 of        4 tested segments in     3 channels. Unresolved     3244 violations and     2849 notes
2.090 Changed        2 of        4 tested segments in     3 channels. Unresolved     3244 violations and     2849 notes
2.091 Changed        2 of        4 tested segments in     3 channels. Unresolved     3244 violations and     2849 notes
2.092 Changed        2 of        4 tested segments in     3 channels. Unresolved     3244 violations and     2849 notes
2.093 Changed        1 of        4 tested segments in     3 channels. Unresolved     3244 violations and     2849 notes
2.094 Changed        0 of        2 tested segments in     1 channels. Unresolved     3244 violations and     2849 notes
2.095 Changed        0 of        0 tested segments in     0 channels. Unresolved     3244 violations and     2849 notes
Result=end(begin): viols=3244(4451), notes=2849(1379)
Cpu time: 00:10:51, Elapsed time: 00:07:33, Memory: 1.8G

Write routing ...
M1: 8184 vias and 2407 wires with length 1.530 (0.172 in non-prefer direction)
M2: 10161 vias and 10776 wires with length 10.182 (0.439 in non-prefer direction)
M3: 1553 vias and 6870 wires with length 16.367 (0.108 in non-prefer direction)
M4: 2 vias and 1927 wires with length 2.270 (0.872 in non-prefer direction)
M5: 0 vias and 1 wires with length 0.008 (0.008 in non-prefer direction)
M6: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 19900 vias and 21981 wires with length 30.358 (1.599 in non-prefer direction)

Total 3244 violated segments:
Viol: Stat short - 581
Viol: Stat spacing - 429
Viol: Port short - 85
Viol: Twist short - 287
Viol: Diffnet short - 1670
Viol: Diffnet spacing - 144
Viol: Samenet spacing - 28
Viol: Cut spacing - 18
Viol: Vias overlap - 2

Total 2849 notes:
Note: Wire in port - 15
Note: Offgrid - 1991
Note: Fork - 5
Note: Split - 182
Note: Fat merge - 7
Note: Segment orientation - 649

Info: Via overhang - 124
Info: Detour - 15
info UI33: performed track routing for 11 min 36 sec (CPU time: 16 min 58 sec; MEM: RSS - 399M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 393M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 4 sec; MEM: RSS - 408M, CVMEM - 1741M, PVMEM - 2263M, PRSS - 403M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:42:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 408M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 403M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:42:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 408M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 403M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 408M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 403M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.2890 | 0.0000 | 0       | 0.0250 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   51 with    142 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 2209 | 7871 | 
|-----------------------+------+------|
| To be routed :        | 2186 | 7562 | 
|-----------------------+------+------|
|   - signal            | 2186 | 7562 | 
|-----------------------+------+------|
| To be skipped :       | 23   | 309  | 
|-----------------------+------+------|
|   - marked dont_route | 20   | 302  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2186 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 798000 798000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.341453 min: 0.000000 avg: 0.166925
info metal2 layer density max: 0.258349 min: 0.000000 avg: 0.104386
info metal3 layer density max: 0.420169 min: 0.000000 avg: 0.156834
info metal4 layer density max: 0.210242 min: 0.000000 avg: 0.055305
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.369488
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.005290
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 20 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 403M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 403M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:42:32 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 403M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:42:32 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 403M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 403M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.2890 | 0.0000 | 0       | 0.0250 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 403M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 403M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                           | tr_opt_tr_0                        | 
|------------------------+-------------------------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 06m                                               | 00h 12m                            | 
|------------------------+-------------------------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0009930555555555556d 0-3.947459643111668e-18h00.0m  | 0.011840277777777778d 00.0h 00.0m  | 
|------------------------+-------------------------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1210                                                  | 1210                               | 
|------------------------+-------------------------------------------------------+------------------------------------|
| logic_utilization  (%) | 55.72                                                 | 55.72                              | 
|------------------------+-------------------------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                                   | 0.0                                | 
|------------------------+-------------------------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                                   | 0.0                                | 
|------------------------+-------------------------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                                   | 0.0                                | 
|------------------------+-------------------------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                                   | 0.0                                | 
|------------------------+-------------------------------------------------------+------------------------------------|
| setup_viols            | 0                                                     | 0                                  | 
|------------------------+-------------------------------------------------------+------------------------------------|
| hold_viols             | 0                                                     | 0                                  | 
|------------------------+-------------------------------------------------------+------------------------------------|
| slew_viols             | 0                                                     | 0                                  | 
|------------------------+-------------------------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                                   | 0.0                                | 
|------------------------+-------------------------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                                   | 0.0                                | 
|------------------------+-------------------------------------------------------+------------------------------------|
| overflow_edges         | 1                                                     |                                    | 
|------------------------+-------------------------------------------------------+------------------------------------|
| overflow_nodes         | 0                                                     |                                    | 
|------------------------+-------------------------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 25.0                                                  | 32.3                               | 
|------------------------+-------------------------------------------------------+------------------------------------|
| via_count_total        | 7006                                                  | 20963                              | 
-----------------------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 32
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 81 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 32
3.36097 | 0
6.72194 | 0
10.0829 | 0
13.4439 | 0
16.8048 | 0
20.1658 | 0
23.5268 |== 1
26.8878 | 0
30.2487 | 0
33.6097 | 0
36.9707 |== 1
40.3316 |== 1
43.6926 | 0
47.0536 |============ 6
50.4145 |====== 3
53.7755 |=============================== 15
57.1365 |================= 8
60.4974 |========================= 12
63.8584 |==== 2
67.2194 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 17:42:32 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 17:42:32 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3334.31                | 55.72           | 
| Buffers, Inverters | 300.048                | 5.01            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 17:42:32 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |======================== 6
50  |================================ 8
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).

WNS:0 TNS:0 TNDD:-8270.0 WHS:0 THS:0 THDD:-4332.0 SLEW:0 CAP:-60.3 AREA:3334.31

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-8270.0 WHS:0 THS:0 THDD:-4332.0 SLEW:0 CAP:-60.3 AREA:3334.31
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-8099.0 WHS:0 THS:0 THDD:-4296.0 SLEW:0 CAP:-54.9 AREA:3335.91

info OPT3: 3 nets evaluated, 3 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:652m:568k]
info OPT4: Total 3 nets evaluated, 3 optimized.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).

info OPT6: cpu [0h:0m:0s] memory [1g:652m:568k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1741M, PVMEM - 2263M)
WNS:0 TNS:0 TNDD:-8099.0 WHS:0 THS:0 THDD:-4296.0 SLEW:0 CAP:-54.9 AREA:3335.91

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 17:42:32 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3335.91                | 55.75           | 
| Buffers, Inverters | 300.58                 | 5.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |======================== 6
50  |================================ 8
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                           | tr_opt_tr_0                       | tr_opt_drc_0                       | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 06m                                               | 00h 12m                           | 00h 00m                            | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0009930555555555556d0-3.947459643111668e-18h 00.0m  | 0.011840277777777778d 00.0h00.0m  | 1.3888888888888888e-5d 00.0h00.0m  | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1210                                                  | 1210                              | 1210                               | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| logic_utilization  (%) | 55.72                                                 | 55.72                             | 55.75                              | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                                   | 0.0                               | 0.0                                | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                                   | 0.0                               | 0.0                                | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                                   | 0.0                               | 0.0                                | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                                   | 0.0                               | 0.0                                | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| setup_viols            | 0                                                     | 0                                 | 0                                  | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| hold_viols             | 0                                                     | 0                                 | 0                                  | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| slew_viols             | 0                                                     | 0                                 | 0                                  | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                                   | 0.0                               | 0.0                                | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                                   | 0.0                               | 0.0                                | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| overflow_edges         | 1                                                     |                                   |                                    | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| overflow_nodes         | 0                                                     |                                   |                                    | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| wire_len_total  (mm)   | 25.0                                                  | 32.3                              | 32.3                               | 
|------------------------+-------------------------------------------------------+-----------------------------------+------------------------------------|
| via_count_total        | 7006                                                  | 20963                             | 20963                              | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 17:42:33 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 17:42:33 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3335.91                | 55.75           | 
| Buffers, Inverters | 300.58                 | 5.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 17:42:33 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |======================== 6
50  |================================ 8
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).

WNS:0 TNS:0 TNDD:-8099.0 WHS:0 THS:0 THDD:-4296.0 SLEW:0 CAP:-54.9 AREA:3335.91

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-8099.0 WHS:0 THS:0 THDD:-4296.0 SLEW:0 CAP:-54.9 AREA:3335.91

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 17:42:33 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3335.91                | 55.75           | 
| Buffers, Inverters | 300.58                 | 5.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |======================== 6
50  |================================ 8
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                       | tr_opt_drc_0                       | tr_opt_tns_0                       | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 06m                                              | 00h 12m                           | 00h 00m                            | 00h 00m                            | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0009930555555555556d0-3.947459643111668e-18h00.0m  | 0.011840277777777778d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1210                                                 | 1210                              | 1210                               | 1210                               | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 55.72                                                | 55.72                             | 55.75                              | 55.75                              | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| setup_viols            | 0                                                    | 0                                 | 0                                  | 0                                  | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                                    | 0                                 | 0                                  | 0                                  | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| slew_viols             | 0                                                    | 0                                 | 0                                  | 0                                  | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 1                                                    |                                   |                                    |                                    | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                                    |                                   |                                    |                                    | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 25.0                                                 | 32.3                              | 32.3                               | 32.3                               | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| via_count_total        | 7006                                                 | 20963                             | 20963                              | 20963                              | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 17:42:33 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 17:42:33 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3335.91                | 55.75           | 
| Buffers, Inverters | 300.58                 | 5.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 17:42:33 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |======================== 6
50  |================================ 8
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).

WNS:0 TNS:0 TNDD:-8099.0 WHS:0 THS:0 THDD:-4296.0 SLEW:0 CAP:-54.9 AREA:3335.91

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
info OPT5: Optimizing objective DENSITY.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 75% within partition integrationMult.
info OPT225: Completed optimization in postroute mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1780M, PVMEM - 2263M)
WNS:0 TNS:0 TNDD:-8099.0 WHS:0 THS:0 THDD:-4296.0 SLEW:0 CAP:-54.9 AREA:3335.91

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 17:42:33 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3335.91                | 55.75           | 
| Buffers, Inverters | 300.58                 | 5.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |======================== 6
50  |================================ 8
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 10
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:42:34 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                       | tr_opt_drc_0                       | tr_opt_tns_0                       | tr_opt_density_0 | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| elapsed_time  (min)    | 00h 06m                                              | 00h 12m                           | 00h 00m                            | 00h 00m                            | 00h 00m          | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| cpu_time  (min)        | 0.0009930555555555556d0-3.947459643111668e-18h00.0m  | 0.011840277777777778d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m      | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| heap_memory  (Mb)      | 1210                                                 | 1210                              | 1210                               | 1210                               | 1210             | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| logic_utilization  (%) | 55.72                                                | 55.72                             | 55.75                              | 55.75                              | 55.75            | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| WNS  (ps)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| TNS  (ns)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| WHS  (ps)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| THS  (ns)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| setup_viols            | 0                                                    | 0                                 | 0                                  | 0                                  | 0                | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| hold_viols             | 0                                                    | 0                                 | 0                                  | 0                                  | 0                | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| slew_viols             | 0                                                    | 0                                 | 0                                  | 0                                  | 0                | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| overflow_edges         | 1                                                    |                                   |                                    |                                    |                  | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| overflow_nodes         | 0                                                    |                                   |                                    |                                    |                  | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| wire_len_total  (mm)   | 25.0                                                 | 32.3                              | 32.3                               | 32.3                               | 32.3             | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------|
| via_count_total        | 7006                                                 | 20963                             | 20963                              | 20963                              | 20963            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 17:42:34 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 17:42:34 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3335.91                | 55.75           | 
| Buffers, Inverters | 300.58                 | 5.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 17:42:34 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |======================== 6
50  |================================ 8
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).

WNS:0 TNS:0 TNDD:-8099.0 WHS:0 THS:0 THDD:-4296.0 SLEW:0 CAP:-54.9 AREA:3335.91

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-8099.0 WHS:0 THS:0 THDD:-4296.0 SLEW:0 CAP:-54.9 AREA:3335.91

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 17:42:34 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3335.91                | 55.75           | 
| Buffers, Inverters | 300.58                 | 5.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |======================== 6
50  |================================ 8
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                       | tr_opt_drc_0                       | tr_opt_tns_0                       | tr_opt_density_0 | tr_opt_wns_0                      | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 06m                                              | 00h 12m                           | 00h 00m                            | 00h 00m                            | 00h 00m          | 00h 00m                           | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| cpu_time  (min)        | 0.0009930555555555556d0-3.947459643111668e-18h00.0m  | 0.011840277777777778d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m      | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| heap_memory  (Mb)      | 1210                                                 | 1210                              | 1210                               | 1210                               | 1210             | 1210                              | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| logic_utilization  (%) | 55.72                                                | 55.72                             | 55.75                              | 55.75                              | 55.75            | 55.75                             | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| WNS  (ps)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| TNS  (ns)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| THS  (ns)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| setup_viols            | 0                                                    | 0                                 | 0                                  | 0                                  | 0                | 0                                 | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| hold_viols             | 0                                                    | 0                                 | 0                                  | 0                                  | 0                | 0                                 | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| slew_viols             | 0                                                    | 0                                 | 0                                  | 0                                  | 0                | 0                                 | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| overflow_edges         | 1                                                    |                                   |                                    |                                    |                  |                                   | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| overflow_nodes         | 0                                                    |                                   |                                    |                                    |                  |                                   | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| wire_len_total  (mm)   | 25.0                                                 | 32.3                              | 32.3                               | 32.3                               | 32.3             | 32.3                              | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------|
| via_count_total        | 7006                                                 | 20963                             | 20963                              | 20963                              | 20963            | 20963                             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 17:42:34 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 17:42:34 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3335.91                | 55.75           | 
| Buffers, Inverters | 300.58                 | 5.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 17:42:34 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |======================== 6
50  |================================ 8
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).

WNS:0 TNS:0 TNDD:-8099.0 WHS:0 THS:0 THDD:-4296.0 SLEW:0 CAP:-54.9 AREA:3335.91

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-8099.0 WHS:0 THS:0 THDD:-4296.0 SLEW:0 CAP:-54.9 AREA:3335.91

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 17:42:34 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3335.91                | 55.75           | 
| Buffers, Inverters | 300.58                 | 5.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |======================== 6
50  |================================ 8
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                       | tr_opt_drc_0                       | tr_opt_tns_0                       | tr_opt_density_0 | tr_opt_wns_0                      | tr_opt_hold_0 | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| elapsed_time  (min)    | 00h 06m                                              | 00h 12m                           | 00h 00m                            | 00h 00m                            | 00h 00m          | 00h 00m                           | 00h 00m       | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| cpu_time  (min)        | 0.0009930555555555556d0-3.947459643111668e-18h00.0m  | 0.011840277777777778d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m      | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| heap_memory  (Mb)      | 1210                                                 | 1210                              | 1210                               | 1210                               | 1210             | 1210                              | 1210          | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| logic_utilization  (%) | 55.72                                                | 55.72                             | 55.75                              | 55.75                              | 55.75            | 55.75                             | 55.75         | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| WNS  (ps)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| TNS  (ns)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| WHS  (ps)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| THS  (ns)              | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| setup_viols            | 0                                                    | 0                                 | 0                                  | 0                                  | 0                | 0                                 | 0             | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| hold_viols             | 0                                                    | 0                                 | 0                                  | 0                                  | 0                | 0                                 | 0             | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| slew_viols             | 0                                                    | 0                                 | 0                                  | 0                                  | 0                | 0                                 | 0             | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                               | 0.0                                | 0.0                                | 0.0              | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| overflow_edges         | 1                                                    |                                   |                                    |                                    |                  |                                   |               | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| overflow_nodes         | 0                                                    |                                   |                                    |                                    |                  |                                   |               | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| wire_len_total  (mm)   | 25.0                                                 | 32.3                              | 32.3                               | 32.3                               | 32.3             | 32.3                              | 32.3          | 
|------------------------+------------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------+------------------+-----------------------------------+---------------|
| via_count_total        | 7006                                                 | 20963                             | 20963                              | 20963                              | 20963            | 20963                             | 20963         | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:42:35 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:42:35 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.2890 | 0.0000 | 0       | 0.0250 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Tue Jan 3 17:42:35 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1854 movable and 282 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 228 cut rows, with average utilization 43.9211%, utilization with cell bloats 43.9211%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 1854, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1854                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '2' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 17:42:35 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2187       | 4         | 4    | 0     | 0    | 2    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 7    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 20         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
----------------------------------------------------
|   LVS open distance distribution (nanometers)    |
|--------+---------------+-------+--------+--------|
|        | Total: 920.00 | 0.00  | 213.00 | 710.00 | 
|--------+---------------+-------+--------+--------|
| % open | 100           | 50.00 | 25.00  | 25.00  | 
|--------+---------------+-------+--------+--------|
| # open | 4             | 2     | 1      | 1      | 
----------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 405M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 798000 798000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.341453 min: 0.000000 avg: 0.166981
info metal2 layer density max: 0.258349 min: 0.000000 avg: 0.104386
info metal3 layer density max: 0.420169 min: 0.000000 avg: 0.156834
info metal4 layer density max: 0.210242 min: 0.000000 avg: 0.055305
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.369488
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.005290
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 20 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 406M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 406M)
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 406M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:42:36 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 406M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:42:36 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 406M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 406M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.2890 | 0.0000 | 0       | 0.0250 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 8850 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 406M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'true'

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 27    | 
|-------------------------------+-------|
| Total Sequential cells        | 263   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 19    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 19    | 
-----------------------------------------


Found 19 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 19 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 263 pre-existing "fixed" Sequential leaf cells of clock networks
 263 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition integrationMult (started at Tue Jan 3 17:42:36 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 2209 | 7871 | 
|-----------------------+------+------|
| To be routed :        | 2186 | 7562 | 
|-----------------------+------+------|
|   - signal            | 2186 | 7562 | 
|-----------------------+------+------|
| To be skipped :       | 23   | 309  | 
|-----------------------+------+------|
|   - marked dont_route | 20   | 302  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2186 | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 2186 | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   51 with    204 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 194 core library pins:
 Ideal   :   194 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 20 rows x 15 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 2186 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 420X x 570Y
M2:   vertical grid 420X x 570Y
M3: horizontal grid 690X x 570Y
M4:   vertical grid 285X x 570Y
M5: horizontal grid 285X x 285Y
M6:   vertical grid 285X x 370Y
M7: horizontal grid 370X x 100Y
M8:   vertical grid 100X x 100Y
M9: horizontal grid 100X x 50Y
M10:   vertical grid 50X x 50Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1392
Fixed net vias 32095
Core cells 2136
Core cells with unique orientation 138: pin objects 2059, obstructions 769
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 876 nets with detail routing
Detected 1310 nets with mixed global and detail routing
Detected 25818 wires, 26906 vias
Detected 7562 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed        3 of    21634 tested segments in   132 channels. Unresolved     3320 violations and     2801 notes
1.001 Changed       55 of     7413 tested segments in   122 channels. Unresolved     3215 violations and     2822 notes
1.002 Changed       32 of     5322 tested segments in    98 channels. Unresolved     3170 violations and     2820 notes
1.003 Changed     1536 of     5122 tested segments in    98 channels. Unresolved     3196 violations and     2709 notes
1.004 Changed     1328 of     4965 tested segments in    97 channels. Unresolved     3152 violations and     2514 notes
1.005 Changed     1460 of     5010 tested segments in    99 channels. Unresolved     3258 violations and     2363 notes
1.006 Changed     1620 of     5425 tested segments in    98 channels. Unresolved     3480 violations and     2182 notes
1.007 Changed     1749 of     5657 tested segments in    98 channels. Unresolved     3658 violations and     2083 notes
1.008 Changed     1886 of     5918 tested segments in    99 channels. Unresolved     3859 violations and     1975 notes
1.009 Changed     1897 of     6166 tested segments in    99 channels. Unresolved     3971 violations and     1923 notes
1.010 Changed     1958 of     6187 tested segments in   100 channels. Unresolved     3983 violations and     1864 notes
1.011 Changed     1963 of     6311 tested segments in   100 channels. Unresolved     4048 violations and     1805 notes
1.012 Changed     2014 of     6306 tested segments in   100 channels. Unresolved     4058 violations and     1749 notes
1.013 Changed     1948 of     6476 tested segments in    99 channels. Unresolved     4120 violations and     1707 notes
1.014 Changed     2059 of     6508 tested segments in    99 channels. Unresolved     4171 violations and     1721 notes
1.015 Changed     2092 of     6599 tested segments in   101 channels. Unresolved     4167 violations and     1753 notes
1.016 Changed     2259 of     6784 tested segments in    97 channels. Unresolved     4228 violations and     1777 notes
1.017 Changed     2296 of     6997 tested segments in   100 channels. Unresolved     4134 violations and     1792 notes
1.018 Changed     2217 of     7107 tested segments in    99 channels. Unresolved     4145 violations and     1843 notes
1.019 Changed     2229 of     7089 tested segments in   100 channels. Unresolved     4080 violations and     1889 notes
1.020 Changed     2301 of     7196 tested segments in   101 channels. Unresolved     4182 violations and     1904 notes
1.021 Changed     2333 of     7166 tested segments in   102 channels. Unresolved     4054 violations and     1938 notes
1.022 Changed     2249 of     7243 tested segments in   104 channels. Unresolved     4164 violations and     1965 notes
1.023 Changed     2284 of     7125 tested segments in   101 channels. Unresolved     3981 violations and     2060 notes
1.024 Changed     2207 of     7170 tested segments in   103 channels. Unresolved     4127 violations and     2066 notes
1.025 Changed     2093 of     7028 tested segments in    98 channels. Unresolved     3925 violations and     2117 notes
1.026 Changed     2088 of     7071 tested segments in   101 channels. Unresolved     4135 violations and     2116 notes
1.027 Changed     2023 of     7001 tested segments in   100 channels. Unresolved     4106 violations and     2153 notes
1.028 Changed     1758 of     6842 tested segments in   102 channels. Unresolved     4100 violations and     2186 notes
1.029 Changed     1334 of     6506 tested segments in   101 channels. Unresolved     4113 violations and     2215 notes
1.030 Changed     1132 of     5976 tested segments in   100 channels. Unresolved     4027 violations and     2222 notes
1.031 Changed      879 of     5343 tested segments in   103 channels. Unresolved     4003 violations and     2226 notes
1.032 Changed      646 of     4597 tested segments in    99 channels. Unresolved     3924 violations and     2255 notes
1.033 Changed      423 of     3754 tested segments in   100 channels. Unresolved     3914 violations and     2264 notes
1.034 Changed      309 of     2954 tested segments in    96 channels. Unresolved     3866 violations and     2291 notes
1.035 Changed      274 of     2372 tested segments in    92 channels. Unresolved     3870 violations and     2288 notes
1.036 Changed      298 of     2150 tested segments in    92 channels. Unresolved     3849 violations and     2293 notes
1.037 Changed      293 of     2047 tested segments in    86 channels. Unresolved     3856 violations and     2320 notes
1.038 Changed      268 of     1860 tested segments in    87 channels. Unresolved     3822 violations and     2336 notes
1.039 Changed      238 of     1676 tested segments in    85 channels. Unresolved     3831 violations and     2336 notes
1.040 Changed      212 of     1482 tested segments in    80 channels. Unresolved     3791 violations and     2347 notes
1.041 Changed      195 of     1357 tested segments in    79 channels. Unresolved     3762 violations and     2364 notes
1.042 Changed      174 of     1213 tested segments in    83 channels. Unresolved     3781 violations and     2361 notes
1.043 Changed      180 of     1070 tested segments in    80 channels. Unresolved     3762 violations and     2361 notes
1.044 Changed      154 of     1003 tested segments in    81 channels. Unresolved     3770 violations and     2369 notes
1.045 Changed      132 of      838 tested segments in    80 channels. Unresolved     3737 violations and     2372 notes
1.046 Changed       91 of      725 tested segments in    80 channels. Unresolved     3719 violations and     2378 notes
1.047 Changed       72 of      624 tested segments in    75 channels. Unresolved     3730 violations and     2371 notes
1.048 Changed       71 of      540 tested segments in    74 channels. Unresolved     3732 violations and     2377 notes
1.049 Changed       67 of      495 tested segments in    71 channels. Unresolved     3748 violations and     2378 notes
1.050 Changed       70 of      441 tested segments in    72 channels. Unresolved     3751 violations and     2383 notes
1.051 Changed       61 of      415 tested segments in    69 channels. Unresolved     3755 violations and     2383 notes
1.052 Changed       56 of      366 tested segments in    62 channels. Unresolved     3759 violations and     2387 notes
1.053 Changed       47 of      311 tested segments in    58 channels. Unresolved     3768 violations and     2380 notes
1.054 Changed       42 of      297 tested segments in    60 channels. Unresolved     3772 violations and     2383 notes
1.055 Changed       40 of      285 tested segments in    57 channels. Unresolved     3779 violations and     2377 notes
1.056 Changed       48 of      297 tested segments in    59 channels. Unresolved     3777 violations and     2377 notes
1.057 Changed       27 of      267 tested segments in    54 channels. Unresolved     3764 violations and     2378 notes
1.058 Changed       17 of      233 tested segments in    53 channels. Unresolved     3763 violations and     2378 notes
1.059 Changed       19 of      203 tested segments in    49 channels. Unresolved     3765 violations and     2380 notes
1.060 Changed       18 of      177 tested segments in    45 channels. Unresolved     3765 violations and     2377 notes
1.061 Changed       12 of      158 tested segments in    43 channels. Unresolved     3767 violations and     2381 notes
1.062 Changed       17 of      138 tested segments in    42 channels. Unresolved     3765 violations and     2379 notes
1.063 Changed       15 of      126 tested segments in    38 channels. Unresolved     3761 violations and     2381 notes
1.064 Changed        9 of       95 tested segments in    34 channels. Unresolved     3757 violations and     2381 notes
1.065 Changed       12 of       81 tested segments in    30 channels. Unresolved     3763 violations and     2377 notes
1.066 Changed       14 of       88 tested segments in    30 channels. Unresolved     3765 violations and     2378 notes
1.067 Changed        9 of       90 tested segments in    28 channels. Unresolved     3762 violations and     2380 notes
1.068 Changed        9 of       69 tested segments in    25 channels. Unresolved     3761 violations and     2384 notes
1.069 Changed        3 of       58 tested segments in    21 channels. Unresolved     3762 violations and     2384 notes
1.070 Changed        9 of       46 tested segments in    18 channels. Unresolved     3757 violations and     2383 notes
1.071 Changed        3 of       41 tested segments in    13 channels. Unresolved     3755 violations and     2382 notes
1.072 Changed        1 of       29 tested segments in    11 channels. Unresolved     3754 violations and     2382 notes
1.073 Changed        4 of       31 tested segments in    10 channels. Unresolved     3758 violations and     2383 notes
1.074 Changed        6 of       37 tested segments in     9 channels. Unresolved     3759 violations and     2383 notes
1.075 Changed        6 of       36 tested segments in    10 channels. Unresolved     3762 violations and     2382 notes
1.076 Changed        5 of       30 tested segments in     9 channels. Unresolved     3764 violations and     2382 notes
1.077 Changed        4 of       30 tested segments in     9 channels. Unresolved     3765 violations and     2380 notes
1.078 Changed        1 of       27 tested segments in     9 channels. Unresolved     3763 violations and     2380 notes
1.079 Changed        2 of       21 tested segments in     8 channels. Unresolved     3762 violations and     2380 notes
1.080 Changed        2 of       25 tested segments in    10 channels. Unresolved     3762 violations and     2380 notes
1.081 Changed        1 of       13 tested segments in     5 channels. Unresolved     3762 violations and     2380 notes
1.082 Changed        1 of        9 tested segments in     5 channels. Unresolved     3762 violations and     2380 notes
1.083 Changed        1 of        9 tested segments in     5 channels. Unresolved     3762 violations and     2380 notes
1.084 Changed        0 of        8 tested segments in     5 channels. Unresolved     3762 violations and     2380 notes
1.085 Changed        1 of        7 tested segments in     4 channels. Unresolved     3762 violations and     2380 notes
1.086 Changed        1 of        9 tested segments in     5 channels. Unresolved     3762 violations and     2380 notes
1.087 Changed        1 of        8 tested segments in     5 channels. Unresolved     3762 violations and     2380 notes
1.088 Changed        1 of        9 tested segments in     5 channels. Unresolved     3762 violations and     2380 notes
1.089 Changed        0 of        7 tested segments in     5 channels. Unresolved     3762 violations and     2380 notes
1.090 Changed        0 of        3 tested segments in     2 channels. Unresolved     3762 violations and     2380 notes
1.091 Changed        0 of        3 tested segments in     2 channels. Unresolved     3762 violations and     2380 notes
1.092 Changed        0 of        3 tested segments in     2 channels. Unresolved     3762 violations and     2380 notes
1.093 Changed        0 of        3 tested segments in     2 channels. Unresolved     3762 violations and     2380 notes
1.094 Changed        0 of        3 tested segments in     2 channels. Unresolved     3762 violations and     2380 notes
1.095 Changed        0 of        3 tested segments in     2 channels. Unresolved     3762 violations and     2380 notes
1.096 Changed        0 of        3 tested segments in     2 channels. Unresolved     3762 violations and     2380 notes
1.097 Changed        0 of        1 tested segments in     1 channels. Unresolved     3762 violations and     2380 notes
1.098 Changed        0 of        0 tested segments in     0 channels. Unresolved     3762 violations and     2380 notes
Result=end(begin): viols=3762(3320), notes=2380(2801)
Cpu time: 00:04:53, Elapsed time: 00:03:28, Memory: 1.8G

Run(2) ...
2.000 Changed     2261 of    12098 tested segments in   123 channels. Unresolved     3937 violations and     2313 notes
2.001 Changed     2149 of     8558 tested segments in   121 channels. Unresolved     4065 violations and     2288 notes
2.002 Changed     2797 of     8471 tested segments in   121 channels. Unresolved     4132 violations and     2257 notes
2.003 Changed     2739 of     7277 tested segments in    99 channels. Unresolved     4182 violations and     2219 notes
2.004 Changed     2528 of     7161 tested segments in   100 channels. Unresolved     4189 violations and     2221 notes
2.005 Changed     2387 of     7030 tested segments in    99 channels. Unresolved     4066 violations and     2230 notes
2.006 Changed     2172 of     6893 tested segments in    97 channels. Unresolved     3971 violations and     2247 notes
2.007 Changed     2202 of     6881 tested segments in   101 channels. Unresolved     4041 violations and     2265 notes
2.008 Changed     2372 of     6814 tested segments in   100 channels. Unresolved     3848 violations and     2347 notes
2.009 Changed     2145 of     6686 tested segments in   101 channels. Unresolved     3737 violations and     2341 notes
2.010 Changed     2072 of     6659 tested segments in   101 channels. Unresolved     3871 violations and     2344 notes
2.011 Changed     2246 of     6822 tested segments in   100 channels. Unresolved     3794 violations and     2353 notes
2.012 Changed     1976 of     6775 tested segments in   100 channels. Unresolved     3716 violations and     2347 notes
2.013 Changed     1926 of     6719 tested segments in    99 channels. Unresolved     3715 violations and     2420 notes
2.014 Changed     1683 of     6721 tested segments in    98 channels. Unresolved     3735 violations and     2546 notes
2.015 Changed     2086 of     6600 tested segments in    97 channels. Unresolved     3512 violations and     2582 notes
2.016 Changed     1873 of     6486 tested segments in    98 channels. Unresolved     3393 violations and     2561 notes
2.017 Changed     1891 of     6453 tested segments in    97 channels. Unresolved     3512 violations and     2573 notes
2.018 Changed     2111 of     6626 tested segments in    97 channels. Unresolved     3459 violations and     2596 notes
2.019 Changed     1800 of     6590 tested segments in   103 channels. Unresolved     3325 violations and     2665 notes
2.020 Changed     1771 of     6364 tested segments in    99 channels. Unresolved     3331 violations and     2691 notes
2.021 Changed     1936 of     6479 tested segments in    99 channels. Unresolved     3316 violations and     2766 notes
2.022 Changed     1599 of     6248 tested segments in    97 channels. Unresolved     3149 violations and     2756 notes
2.023 Changed     1603 of     6104 tested segments in    98 channels. Unresolved     3222 violations and     2781 notes
2.024 Changed     1808 of     6244 tested segments in    99 channels. Unresolved     3119 violations and     2783 notes
2.025 Changed     1449 of     6102 tested segments in    99 channels. Unresolved     2998 violations and     2747 notes
2.026 Changed     1411 of     5821 tested segments in    99 channels. Unresolved     3078 violations and     2789 notes
2.027 Changed     1445 of     5794 tested segments in    99 channels. Unresolved     3112 violations and     2798 notes
2.028 Changed     1157 of     5642 tested segments in    98 channels. Unresolved     3109 violations and     2792 notes
2.029 Changed      942 of     5168 tested segments in    98 channels. Unresolved     3093 violations and     2810 notes
2.030 Changed      809 of     4751 tested segments in    98 channels. Unresolved     3003 violations and     2835 notes
2.031 Changed      597 of     4384 tested segments in    97 channels. Unresolved     3065 violations and     2875 notes
2.032 Changed      565 of     3701 tested segments in    97 channels. Unresolved     2940 violations and     2907 notes
2.033 Changed      410 of     3065 tested segments in    95 channels. Unresolved     2966 violations and     2871 notes
2.034 Changed      321 of     2335 tested segments in    88 channels. Unresolved     2945 violations and     2894 notes
2.035 Changed      262 of     1902 tested segments in    84 channels. Unresolved     2935 violations and     2917 notes
2.036 Changed      259 of     1711 tested segments in    84 channels. Unresolved     2987 violations and     2909 notes
2.037 Changed      224 of     1604 tested segments in    82 channels. Unresolved     2975 violations and     2917 notes
2.038 Changed      155 of     1355 tested segments in    82 channels. Unresolved     2974 violations and     2903 notes
2.039 Changed      153 of     1142 tested segments in    78 channels. Unresolved     2968 violations and     2907 notes
2.040 Changed      104 of     1031 tested segments in    79 channels. Unresolved     2990 violations and     2909 notes
2.041 Changed      136 of      926 tested segments in    79 channels. Unresolved     2994 violations and     2907 notes
2.042 Changed      107 of      849 tested segments in    80 channels. Unresolved     3008 violations and     2907 notes
2.043 Changed      103 of      701 tested segments in    79 channels. Unresolved     2993 violations and     2921 notes
2.044 Changed       89 of      655 tested segments in    76 channels. Unresolved     2986 violations and     2925 notes
2.045 Changed       72 of      561 tested segments in    69 channels. Unresolved     2981 violations and     2920 notes
2.046 Changed       53 of      479 tested segments in    69 channels. Unresolved     2982 violations and     2923 notes
2.047 Changed       42 of      401 tested segments in    63 channels. Unresolved     2982 violations and     2922 notes
2.048 Changed       30 of      335 tested segments in    65 channels. Unresolved     2985 violations and     2929 notes
2.049 Changed       22 of      266 tested segments in    61 channels. Unresolved     2984 violations and     2928 notes
2.050 Changed       27 of      242 tested segments in    59 channels. Unresolved     2985 violations and     2927 notes
2.051 Changed       19 of      221 tested segments in    57 channels. Unresolved     2977 violations and     2927 notes
2.052 Changed        7 of      157 tested segments in    44 channels. Unresolved     2978 violations and     2925 notes
2.053 Changed        7 of      124 tested segments in    41 channels. Unresolved     2974 violations and     2928 notes
2.054 Changed        6 of      101 tested segments in    35 channels. Unresolved     2977 violations and     2928 notes
2.055 Changed        7 of       90 tested segments in    30 channels. Unresolved     2976 violations and     2929 notes
2.056 Changed        6 of       71 tested segments in    24 channels. Unresolved     2974 violations and     2929 notes
2.057 Changed        7 of       63 tested segments in    21 channels. Unresolved     2977 violations and     2927 notes
2.058 Changed        4 of       51 tested segments in    20 channels. Unresolved     2976 violations and     2927 notes
2.059 Changed        2 of       38 tested segments in    16 channels. Unresolved     2975 violations and     2928 notes
2.060 Changed        1 of       27 tested segments in    13 channels. Unresolved     2974 violations and     2927 notes
2.061 Changed        1 of       22 tested segments in    12 channels. Unresolved     2968 violations and     2927 notes
2.062 Changed        2 of       16 tested segments in    10 channels. Unresolved     2970 violations and     2927 notes
2.063 Changed        1 of       17 tested segments in    10 channels. Unresolved     2970 violations and     2927 notes
2.064 Changed        0 of       14 tested segments in     9 channels. Unresolved     2970 violations and     2927 notes
2.065 Changed        0 of       10 tested segments in     5 channels. Unresolved     2970 violations and     2927 notes
2.066 Changed        0 of       10 tested segments in     5 channels. Unresolved     2970 violations and     2927 notes
2.067 Changed        0 of        9 tested segments in     5 channels. Unresolved     2970 violations and     2927 notes
2.068 Changed        0 of        9 tested segments in     5 channels. Unresolved     2970 violations and     2927 notes
2.069 Changed        0 of        9 tested segments in     5 channels. Unresolved     2970 violations and     2927 notes
2.070 Changed        0 of        9 tested segments in     5 channels. Unresolved     2970 violations and     2927 notes
2.071 Changed        0 of        9 tested segments in     5 channels. Unresolved     2970 violations and     2927 notes
2.072 Changed        0 of        6 tested segments in     5 channels. Unresolved     2970 violations and     2927 notes
2.073 Changed        0 of        3 tested segments in     3 channels. Unresolved     2970 violations and     2927 notes
2.074 Changed        0 of        3 tested segments in     3 channels. Unresolved     2970 violations and     2927 notes
2.075 Changed        0 of        3 tested segments in     3 channels. Unresolved     2970 violations and     2927 notes
2.076 Changed        0 of        3 tested segments in     3 channels. Unresolved     2970 violations and     2927 notes
2.077 Changed        0 of        3 tested segments in     3 channels. Unresolved     2970 violations and     2927 notes
2.078 Changed        0 of        3 tested segments in     3 channels. Unresolved     2970 violations and     2927 notes
2.079 Changed        0 of        3 tested segments in     3 channels. Unresolved     2970 violations and     2927 notes
2.080 Changed        0 of        3 tested segments in     3 channels. Unresolved     2970 violations and     2927 notes
2.081 Changed        0 of        3 tested segments in     3 channels. Unresolved     2970 violations and     2927 notes
2.082 Changed        0 of        3 tested segments in     3 channels. Unresolved     2970 violations and     2927 notes
2.083 Changed        0 of        1 tested segments in     1 channels. Unresolved     2970 violations and     2927 notes
2.084 Changed        0 of        0 tested segments in     0 channels. Unresolved     2970 violations and     2927 notes
Result=end(begin): viols=2970(3937), notes=2927(2313)
Cpu time: 00:08:33, Elapsed time: 00:06:09, Memory: 1.8G

Run(3) ...
3.000 Changed     2220 of    12616 tested segments in   123 channels. Unresolved     3262 violations and     2729 notes
3.001 Changed     2025 of     8044 tested segments in   120 channels. Unresolved     3446 violations and     2539 notes
3.002 Changed     2928 of     8167 tested segments in   120 channels. Unresolved     3635 violations and     2445 notes
3.003 Changed     2921 of     8395 tested segments in   121 channels. Unresolved     3858 violations and     2261 notes
3.004 Changed     2668 of     6881 tested segments in    98 channels. Unresolved     3701 violations and     2244 notes
3.005 Changed     2376 of     6678 tested segments in   101 channels. Unresolved     3580 violations and     2250 notes
3.006 Changed     2129 of     6437 tested segments in    97 channels. Unresolved     3513 violations and     2253 notes
3.007 Changed     2257 of     6435 tested segments in    97 channels. Unresolved     3615 violations and     2287 notes
3.008 Changed     2485 of     6585 tested segments in    97 channels. Unresolved     3558 violations and     2311 notes
3.009 Changed     2145 of     6564 tested segments in    98 channels. Unresolved     3432 violations and     2292 notes
3.010 Changed     1944 of     6383 tested segments in    98 channels. Unresolved     3306 violations and     2314 notes
3.011 Changed     2191 of     6345 tested segments in    98 channels. Unresolved     3447 violations and     2401 notes
3.012 Changed     2366 of     6612 tested segments in    99 channels. Unresolved     3339 violations and     2476 notes
3.013 Changed     1943 of     6543 tested segments in   101 channels. Unresolved     3228 violations and     2486 notes
3.014 Changed     1733 of     6212 tested segments in    99 channels. Unresolved     3107 violations and     2504 notes
3.015 Changed     1931 of     6097 tested segments in    98 channels. Unresolved     3176 violations and     2605 notes
3.016 Changed     2148 of     6351 tested segments in    98 channels. Unresolved     3169 violations and     2589 notes
3.017 Changed     1676 of     6078 tested segments in    98 channels. Unresolved     2933 violations and     2612 notes
3.018 Changed     1499 of     5718 tested segments in    95 channels. Unresolved     2755 violations and     2702 notes
3.019 Changed     1775 of     5679 tested segments in    95 channels. Unresolved     2904 violations and     2713 notes
3.020 Changed     1974 of     6074 tested segments in    95 channels. Unresolved     2933 violations and     2694 notes
3.021 Changed     1645 of     6018 tested segments in    96 channels. Unresolved     2791 violations and     2721 notes
3.022 Changed     1353 of     5729 tested segments in    98 channels. Unresolved     2732 violations and     2722 notes
3.023 Changed     1209 of     5370 tested segments in   100 channels. Unresolved     2659 violations and     2751 notes
3.024 Changed     1476 of     5349 tested segments in    96 channels. Unresolved     2769 violations and     2781 notes
3.025 Changed     1635 of     5706 tested segments in    96 channels. Unresolved     2859 violations and     2769 notes
3.026 Changed     1148 of     5505 tested segments in    97 channels. Unresolved     2732 violations and     2723 notes
3.027 Changed      940 of     5015 tested segments in    95 channels. Unresolved     2696 violations and     2790 notes
3.028 Changed      766 of     4642 tested segments in    98 channels. Unresolved     2707 violations and     2783 notes
3.029 Changed      640 of     4206 tested segments in    94 channels. Unresolved     2667 violations and     2788 notes
3.030 Changed      474 of     3795 tested segments in    93 channels. Unresolved     2584 violations and     2838 notes
3.031 Changed      371 of     3196 tested segments in    95 channels. Unresolved     2538 violations and     2877 notes
3.032 Changed      452 of     2788 tested segments in    90 channels. Unresolved     2585 violations and     2918 notes
3.033 Changed      357 of     2647 tested segments in    91 channels. Unresolved     2656 violations and     2885 notes
3.034 Changed      252 of     2092 tested segments in    86 channels. Unresolved     2600 violations and     2907 notes
3.035 Changed      157 of     1569 tested segments in    78 channels. Unresolved     2582 violations and     2934 notes
3.036 Changed      117 of     1242 tested segments in    78 channels. Unresolved     2569 violations and     2939 notes
3.037 Changed      152 of     1054 tested segments in    74 channels. Unresolved     2558 violations and     2951 notes
3.038 Changed      124 of     1036 tested segments in    75 channels. Unresolved     2594 violations and     2969 notes
3.039 Changed      103 of      845 tested segments in    72 channels. Unresolved     2553 violations and     2967 notes
3.040 Changed       85 of      682 tested segments in    70 channels. Unresolved     2566 violations and     2966 notes
3.041 Changed       64 of      576 tested segments in    68 channels. Unresolved     2558 violations and     2974 notes
3.042 Changed       47 of      479 tested segments in    64 channels. Unresolved     2551 violations and     2981 notes
3.043 Changed       42 of      414 tested segments in    63 channels. Unresolved     2541 violations and     2979 notes
3.044 Changed       55 of      407 tested segments in    64 channels. Unresolved     2546 violations and     2987 notes
3.045 Changed       44 of      359 tested segments in    61 channels. Unresolved     2561 violations and     2987 notes
3.046 Changed       42 of      280 tested segments in    56 channels. Unresolved     2558 violations and     2987 notes
3.047 Changed       26 of      230 tested segments in    59 channels. Unresolved     2559 violations and     2980 notes
3.048 Changed       23 of      167 tested segments in    52 channels. Unresolved     2550 violations and     2979 notes
3.049 Changed       17 of      142 tested segments in    43 channels. Unresolved     2552 violations and     2979 notes
3.050 Changed       22 of      132 tested segments in    42 channels. Unresolved     2552 violations and     2980 notes
3.051 Changed       17 of      115 tested segments in    35 channels. Unresolved     2547 violations and     2979 notes
3.052 Changed        6 of       92 tested segments in    28 channels. Unresolved     2540 violations and     2979 notes
3.053 Changed       14 of       87 tested segments in    26 channels. Unresolved     2547 violations and     2978 notes
3.054 Changed       11 of      106 tested segments in    26 channels. Unresolved     2538 violations and     2979 notes
3.055 Changed        8 of       80 tested segments in    22 channels. Unresolved     2531 violations and     2979 notes
3.056 Changed        8 of       43 tested segments in    19 channels. Unresolved     2529 violations and     2980 notes
3.057 Changed        7 of       53 tested segments in    18 channels. Unresolved     2533 violations and     2982 notes
3.058 Changed        5 of       47 tested segments in    18 channels. Unresolved     2536 violations and     2979 notes
3.059 Changed        4 of       41 tested segments in    18 channels. Unresolved     2534 violations and     2980 notes
3.060 Changed        4 of       28 tested segments in    11 channels. Unresolved     2535 violations and     2979 notes
3.061 Changed        4 of       30 tested segments in    12 channels. Unresolved     2534 violations and     2979 notes
3.062 Changed        3 of       29 tested segments in    12 channels. Unresolved     2533 violations and     2981 notes
3.063 Changed        1 of       15 tested segments in     7 channels. Unresolved     2533 violations and     2982 notes
3.064 Changed        0 of        4 tested segments in     2 channels. Unresolved     2533 violations and     2982 notes
3.065 Changed        0 of        2 tested segments in     2 channels. Unresolved     2533 violations and     2982 notes
3.066 Changed        0 of        0 tested segments in     0 channels. Unresolved     2533 violations and     2982 notes
Result=end(begin): viols=2533(3262), notes=2982(2729)
Drc convergence rate is 15%
Not enough improvement on this run. Stop.
Cpu time: 00:08:49, Elapsed time: 00:06:17, Memory: 1.8G

Write routing ...
M1: 8121 vias and 2370 wires with length 1.548 (0.170 in non-prefer direction)
M2: 10030 vias and 10954 wires with length 10.156 (0.467 in non-prefer direction)
M3: 1506 vias and 6984 wires with length 16.273 (0.128 in non-prefer direction)
M4: 2 vias and 1814 wires with length 2.332 (0.952 in non-prefer direction)
M5: 0 vias and 1 wires with length 0.008 (0.008 in non-prefer direction)
M6: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 19659 vias and 22123 wires with length 30.317 (1.725 in non-prefer direction)

Total 2533 violated segments:
Viol: Stat short - 686
Viol: Stat spacing - 334
Viol: Port short - 32
Viol: Twist short - 222
Viol: Diffnet short - 1182
Viol: Diffnet spacing - 49
Viol: Samenet spacing - 12
Viol: Cut spacing - 12
Viol: Loop over port - 3
Viol: Loop - 1

Total 2982 notes:
Note: Wire in port - 8
Note: Offgrid - 2070
Note: Fork - 6
Note: Split - 184
Note: Fat merge - 10
Note: Segment orientation - 704

Info: Via overhang - 133
Info: Detour - 15
info UI33: performed track routing for 15 min 54 sec (CPU time: 22 min 15 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 410M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 3 sec; MEM: RSS - 414M, CVMEM - 1741M, PVMEM - 2263M, PRSS - 410M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:58:33 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 410M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:58:33 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 410M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 410M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.2850 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   51 with    204 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 2209 | 7871 | 
|-----------------------+------+------|
| To be routed :        | 2186 | 7562 | 
|-----------------------+------+------|
|   - signal            | 2186 | 7562 | 
|-----------------------+------+------|
| To be skipped :       | 23   | 309  | 
|-----------------------+------+------|
|   - marked dont_route | 20   | 302  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2186 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 798000 798000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.346067 min: 0.000000 avg: 0.167181
info metal2 layer density max: 0.261580 min: 0.000000 avg: 0.104776
info metal3 layer density max: 0.422714 min: 0.000000 avg: 0.156427
info metal4 layer density max: 0.222700 min: 0.000000 avg: 0.056473
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.369488
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.005290
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 20 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 410M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 410M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:58:33 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 410M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 17:58:33 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 410M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 410M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.2850 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 410M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 410M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                      | tr_opt_drc_0                      | tr_opt_tns_0                      | tr_opt_density_0 | tr_opt_wns_0                     | tr_opt_hold_0 | tr_opt_tr_1                      | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| elapsed_time  (min)    | 00h 06m                                              | 00h 12m                          | 00h 00m                           | 00h 00m                           | 00h 00m          | 00h 00m                          | 00h 00m       | 00h 16m                          | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| cpu_time  (min)        | 0.0009930555555555556d0-3.947459643111668e-18h00.0m  | 0.011840277777777778d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 00.0h00.0m       | 6.944444444444444e-6d00.0h 00.0m | 00.0h00.0m    | 0.015534722222222222d00.0h 00.0m | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| heap_memory  (Mb)      | 1210                                                 | 1210                             | 1210                              | 1210                              | 1210             | 1210                             | 1210          | 1210                             | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| logic_utilization  (%) | 55.72                                                | 55.72                            | 55.75                             | 55.75                             | 55.75            | 55.75                            | 55.75         | 55.75                            | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| WNS  (ps)              | 0.0                                                  | 0.0                              | 0.0                               | 0.0                               | 0.0              | 0.0                              | 0.0           | 0.0                              | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| TNS  (ns)              | 0.0                                                  | 0.0                              | 0.0                               | 0.0                               | 0.0              | 0.0                              | 0.0           | 0.0                              | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| WHS  (ps)              | 0.0                                                  | 0.0                              | 0.0                               | 0.0                               | 0.0              | 0.0                              | 0.0           | 0.0                              | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| THS  (ns)              | 0.0                                                  | 0.0                              | 0.0                               | 0.0                               | 0.0              | 0.0                              | 0.0           | 0.0                              | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| setup_viols            | 0                                                    | 0                                | 0                                 | 0                                 | 0                | 0                                | 0             | 0                                | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| hold_viols             | 0                                                    | 0                                | 0                                 | 0                                 | 0                | 0                                | 0             | 0                                | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| slew_viols             | 0                                                    | 0                                | 0                                 | 0                                 | 0                | 0                                | 0             | 0                                | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                              | 0.0                               | 0.0                               | 0.0              | 0.0                              | 0.0           | 0.0                              | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                              | 0.0                               | 0.0                               | 0.0              | 0.0                              | 0.0           | 0.0                              | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| overflow_edges         | 1                                                    |                                  |                                   |                                   |                  |                                  |               |                                  | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| overflow_nodes         | 0                                                    |                                  |                                   |                                   |                  |                                  |               |                                  | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| wire_len_total  (mm)   | 25.0                                                 | 32.3                             | 32.3                              | 32.3                              | 32.3             | 32.3                             | 32.3          | 32.3                             | 
|------------------------+------------------------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+------------------+----------------------------------+---------------+----------------------------------|
| via_count_total        | 7006                                                 | 20963                            | 20963                             | 20963                             | 20963            | 20963                            | 20963         | 20722                            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'false'
info UI30: performing final routing on partition integrationMult (started at Tue Jan 3 17:58:34 2023)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   51 with    142 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2209 | 7871 | 
|-------------------+------+------|
| To be routed :    | 2207 | 7871 | 
|-------------------+------+------|
|   - signal        | 2206 | 7864 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2206 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 20   | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=2800
Total opens=7 (nets=1)

Check routing ...
-----------------------
|             | Value | 
|-------------+-------|
| Split wires | 8     | 
-----------------------


Check opens ...
Longest open in net 'VSS' of length=2800
Total opens=7 (nets=1)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=3181
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (7/7): opens (7->0), viols (3181->3217)
Result=end(begin): opens=0(7), viols=3217(3181)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (36/42): viols (3217->3333)
complete (42/42): viols (3333->3259)
Result=end(begin): opens=0(0), viols=3259(3217)
Cpu time: 00:00:13, Elapsed time: 00:00:07, Memory: 1.8G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (12/28): viols (3259->2798)
complete (17/28): viols (2798->2438)
complete (21/28): viols (2438->2130)
complete (26/28): viols (2130->1838)
complete (28/28): viols (1838->1693)
Result=end(begin): opens=0(0), viols=1693(3259)
Cpu time: 00:00:51, Elapsed time: 00:00:28, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (7/25): viols (1693->1579)
complete (16/25): viols (1579->1311)
complete (21/25): viols (1311->1084)
complete (23/25): viols (1084->924)
complete (25/25): viols (924->780)
Result=end(begin): opens=0(0), viols=780(1693)
Cpu time: 00:00:47, Elapsed time: 00:00:25, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (3/16): viols (780->706)
complete (6/16): viols (706->577)
complete (9/16): viols (577->568)
complete (12/16): viols (568->532)
complete (14/16): viols (532->512)
complete (16/16): viols (512->512)
Result=end(begin): opens=0(0), viols=512(780), timed out wins=2(16)
Cpu time: 00:01:01, Elapsed time: 00:00:34, Memory: 1.8G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (19/20): viols (512->396)
complete (20/20): viols (396->366)
Result=end(begin): opens=0(0), viols=366(512)
Cpu time: 00:00:11, Elapsed time: 00:00:07, Memory: 1.8G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (5/15): viols (366->342)
complete (11/15): viols (342->300)
complete (14/15): viols (300->320)
complete (15/15): viols (320->321)
Result=end(begin): opens=0(0), viols=321(366)
Cpu time: 00:00:31, Elapsed time: 00:00:20, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (7/14): viols (321->305)
complete (11/14): viols (305->328)
complete (14/14): viols (328->317)
Result=end(begin): opens=0(0), viols=317(321)
Cpu time: 00:00:24, Elapsed time: 00:00:15, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (3/13): viols (317->327)
complete (6/13): viols (327->278)
complete (9/13): viols (278->216)
complete (11/13): viols (216->215)
complete (13/13): viols (215->187)
Result=end(begin): opens=0(0), viols=187(317)
Cpu time: 00:00:57, Elapsed time: 00:00:37, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (16/20): viols (187->122)
complete (20/20): viols (122->137)
Result=end(begin): opens=0(0), viols=137(187)
Cpu time: 00:00:14, Elapsed time: 00:00:06, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (5/11): viols (137->119)
complete (9/11): viols (119->102)
complete (11/11): viols (102->84)
Result=end(begin): opens=0(0), viols=84(137)
Cpu time: 00:00:25, Elapsed time: 00:00:18, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (11/12): viols (84->76)
complete (12/12): viols (76->70)
Result=end(begin): opens=0(0), viols=70(84)
Cpu time: 00:00:09, Elapsed time: 00:00:06, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (4/10): viols (70->78)
complete (6/10): viols (78->65)
complete (8/10): viols (65->75)
complete (9/10): viols (75->69)
complete (10/10): viols (69->70)
Result=end(begin): opens=0(0), viols=70(70), timed out wins=1(10)
Cpu time: 00:00:35, Elapsed time: 00:00:31, Memory: 1.8G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (14/14): viols (70->69)
Result=end(begin): opens=0(0), viols=69(70)
Cpu time: 00:00:07, Elapsed time: 00:00:04, Memory: 1.8G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (12/12): viols (69->47)
Result=end(begin): opens=0(0), viols=47(69)
Cpu time: 00:00:11, Elapsed time: 00:00:07, Memory: 1.8G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (1/8): viols (47->45)
complete (3/8): viols (45->45)
complete (5/8): viols (45->45)
complete (7/8): viols (45->42)
complete (8/8): viols (42->42)
Result=end(begin): opens=0(0), viols=42(47), timed out wins=4(8)
Cpu time: 00:00:43, Elapsed time: 00:00:32, Memory: 1.8G

Routing windows accepted: 258 rejected: 11
Finish Final Routing ...

Changed nets: 615 (27%)
Saving routing in 'non-eco' mode ...

Number of touched nets: 615
Number of changed nets: 607

Timing data have been removed
info UI33: performed final routing for 4 min 37 sec (CPU time: 7 min 20 sec; MEM: RSS - 418M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 412M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 4 sec; MEM: RSS - 416M, CVMEM - 1741M, PVMEM - 2263M, PRSS - 412M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 18:03:13 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 412M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 18:03:13 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 412M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 412M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.2760 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 412M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 18:03:13 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 412M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 18:03:13 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 412M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 412M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.2760 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'true'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   51 with    142 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 2209 | 7871 | 
|-----------------------+------+------|
| To be routed :        | 2186 | 7562 | 
|-----------------------+------+------|
|   - signal            | 2186 | 7562 | 
|-----------------------+------+------|
| To be skipped :       | 23   | 309  | 
|-----------------------+------+------|
|   - marked dont_route | 20   | 302  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2186 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 798000 798000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.353198 min: 0.000000 avg: 0.167775
info metal2 layer density max: 0.283053 min: 0.000000 avg: 0.108551
info metal3 layer density max: 0.422251 min: 0.000000 avg: 0.159604
info metal4 layer density max: 0.268039 min: 0.000000 avg: 0.064834
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.369488
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.005290
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 20 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 412M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 412M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 18:03:14 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 412M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 18:03:14 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 412M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 412M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.2760 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Tue Jan 3 18:03:14 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   51 with    142 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2209 | 7871 | 
|-------------------+------+------|
| To be routed :    | 2207 | 7871 | 
|-------------------+------+------|
|   - signal        | 2206 | 7864 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2206 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 20   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
-----------------------
|             | Value | 
|-------------+-------|
| Split wires | 2     | 
-----------------------


Check opens ...
Total opens=0 (nets=0)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=54
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (16/16): viols (54->42)
Result=end(begin): opens=0(0), viols=42(54)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (12/12): viols (42->57)
Result=end(begin): opens=0(0), viols=57(42)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (12/12): viols (57->51)
Result=end(begin): opens=0(0), viols=51(57)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (9/11): viols (51->54)
complete (11/11): viols (54->43)
Result=end(begin): opens=0(0), viols=43(51)
Cpu time: 00:00:12, Elapsed time: 00:00:08, Memory: 1.8G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (11/11): viols (43->43)
Result=end(begin): opens=0(0), viols=43(43)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (10/10): viols (43->42)
Result=end(begin): opens=0(0), viols=42(43)
Cpu time: 00:00:06, Elapsed time: 00:00:04, Memory: 1.8G


Check violations (1 windows)...
Total viols=42
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (10/10): viols (42->43)
Result=end(begin): opens=0(0), viols=43(42)
Cpu time: 00:00:07, Elapsed time: 00:00:04, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (6/8): viols (43->45)
complete (8/8): viols (45->45)
Result=end(begin): opens=0(0), viols=45(43)
Cpu time: 00:00:11, Elapsed time: 00:00:09, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (11/11): viols (45->46)
Result=end(begin): opens=0(0), viols=46(45)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (7/10): viols (46->42)
complete (10/10): viols (42->56)
Result=end(begin): opens=0(0), viols=56(46)
Cpu time: 00:00:13, Elapsed time: 00:00:08, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (10/10): viols (56->54)
Result=end(begin): opens=0(0), viols=54(56)
Cpu time: 00:00:06, Elapsed time: 00:00:03, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (4/7): viols (54->30)
complete (6/7): viols (30->30)
complete (7/7): viols (30->37)
Result=end(begin): opens=0(0), viols=37(54)
Cpu time: 00:00:20, Elapsed time: 00:00:17, Memory: 1.8G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (8/8): viols (37->49)
Result=end(begin): opens=0(0), viols=49(37)
Cpu time: 00:00:06, Elapsed time: 00:00:05, Memory: 1.8G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (5/6): viols (49->36)
complete (6/6): viols (36->36)
Result=end(begin): opens=0(0), viols=36(49)
Cpu time: 00:00:09, Elapsed time: 00:00:07, Memory: 1.8G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (1/6): viols (36->36)
complete (2/6): viols (36->32)
complete (4/6): viols (32->26)
complete (6/6): viols (26->26)
Result=end(begin): opens=0(0), viols=26(36)
Cpu time: 00:00:27, Elapsed time: 00:00:27, Memory: 1.8G

Routing windows accepted: 147 rejected: 1
Finish Final Routing ...

Changed nets: 158 (7%)
Saving routing in 'eco' mode ...

Number of touched nets: 158
Number of changed nets: 143

4 nets (0 clocks) have got their timing invalidated
13 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 min 40 sec (CPU time: 2 min 9 sec; MEM: RSS - 463M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 18:04:55 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 1     | 0      | 0      | 1      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 7     | 0      | 7      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 464M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)

RRT info: Number of remaining shorts: 8
RRT info: Number of remaining DRCs  : 8

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'false'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 30% 50% 60% 80% 100% 
Processing via2: 20% 40% 60% 80% 100% 
Processing via3: 10% 30% 50% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Tue Jan 3 18:04:58 2023
  
------------------------------------------------------------------------------------------------
|                                  DFM via replacement report                                  |
|-------------------+-------+-------+-------+-------+-------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+------+------+------+------+------|
| Checked vias      | 23166 | 9003  | 11721 | 2439  | 3     | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+------+------+------+------+------|
| Replaced vias     | 16280 | 6508  | 7926  | 1844  | 2     | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+------+------+------+------+------|
| Replaced vias (%) | 70.28 | 72.29 | 67.62 | 75.60 | 66.67 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
------------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------
|                                      Via statistics in the design                                      |
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Number of vias  (thousand) | 23.23  | 9.00  | 11.78 | 2.44  | 0.00  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 38.76 | 50.73 | 10.50 | 0.01  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Single vias (%)            | 29.91  | 27.71 | 32.73 | 24.40 | 33.33 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Double vias (%)            | 70.09  | 72.29 | 67.27 | 75.60 | 66.67 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 3 sec (CPU time: 4 sec; MEM: RSS - 463M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 420M, CVMEM - 1741M, PVMEM - 2263M, PRSS - 457M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Tue Jan 3 18:04:58 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 420M, CVMEM - 1741M, PVMEM - 2263M, PRSS - 457M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 4 sec; MEM: RSS - 448M, CVMEM - 1741M, PVMEM - 2263M, PRSS - 457M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 18:05:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 18:05:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
------------------------------------------------------------------------
|     MCMM variability report for design 'integrationMult' (pico)      |
|-----------------------+-------+-----+---------+------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 250.0 | 0.0 | 0       | 20.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: No cells is specified for USQ opt. Obtaining cells from clock network ...
RRT info: Using '5' cells for USQ opt

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 27    | 
|-------------------------------+-------|
| Total Sequential cells        | 263   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 19    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 19    | 
-----------------------------------------


Found 19 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 19 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 263 pre-existing "fixed" Sequential leaf cells of clock networks
 263 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 27 clock nets
Clearing dont_route property from 27 clock nets

All Clock networks set for partition integrationMult.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 18:05:01 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 18:05:01 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3335.91                | 55.75           | 
| Buffers, Inverters | 300.58                 | 5.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 18:05:01 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |======================== 6
50  |================================ 8
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).

WNS:0 TNS:0 TNDD:-6263.0 WHS:0 THS:0 THDD:-3012.0 SLEW:0 CAP:-19.9 AREA:3335.91

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-6263.0 WHS:0 THS:0 THDD:-3012.0 SLEW:0 CAP:-19.9 AREA:3335.91
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-5577.0 WHS:0 THS:0 THDD:-2732.0 SLEW:0 CAP:0.0 CLOCK_AREA:36.176 AREA:3339.1

info OPT3: 9 nets evaluated, 9 optimized in this pass.
info OPT6: cpu [0h:0m:1s] memory [1g:691m:644k]
info OPT4: Total 9 nets evaluated, 9 optimized.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).

info OPT6: cpu [0h:0m:1s] memory [1g:691m:644k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 1 sec (CPU time: 1 sec; MEM: RSS - 456M, CVMEM - 1780M, PVMEM - 2263M)
WNS:0 TNS:0 TNDD:-5577.0 WHS:0 THS:0 THDD:-2732.0 SLEW:0 CAP:0.0 CLOCK_AREA:36.176 AREA:3339.1
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-5577.0 WHS:0 THS:0 THDD:-2732.0 SLEW:0 CAP:0.0 CLOCK_AREA:36.176 AREA:3339.1

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 18:05:02 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3339.1                 | 55.8            | 
| Buffers, Inverters | 301.91                 | 5.04            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |==================== 5
50  |==================================== 9
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 1 sec; MEM: RSS - 446M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 18:05:02 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 18:05:02 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3339.1                 | 55.8            | 
| Buffers, Inverters | 301.91                 | 5.04            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 18:05:02 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |==================== 5
50  |==================================== 9
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).

WNS:0 TNS:0 TNDD:-5577.0 WHS:0 THS:0 THDD:-2732.0 SLEW:0 CAP:0.0 AREA:3339.1

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-5577.0 WHS:0 THS:0 THDD:-2732.0 SLEW:0 CAP:0.0 AREA:3339.1
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-5577.0 WHS:0 THS:0 THDD:-2732.0 SLEW:0 CAP:0.0 AREA:3339.1

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.2194%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 18:05:02 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 7     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 12    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2136  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 73    | 3.41       | 
| Inverters      | 377   | 17.64      | 
| Registers      | 270   | 12.64      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 866   | 40.54      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2136  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3339.1                 | 55.8            | 
| Buffers, Inverters | 301.91                 | 5.04            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5983.67                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2189  | 100        | 
| Orphaned        | 3     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1368  | 62.49      | 
| 2 Fanouts       | 427   | 19.5       | 
| 3-30 Fanouts    | 373   | 17.03      | 
| 30-127 Fanouts  | 18    | 0.82       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |==== 1
40  |==== 1
45  |==================== 5
50  |==================================== 9
55  |======================================================================== 18
60  |================================================ 12
65  |======== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Tue Jan 3 18:05:02 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 2117 movable and 19 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 73 cut rows, with average utilization 55.2585%, utilization with cell bloats 55.2585%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 263 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 2117, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 2117                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 27    | 
|-------------------------------+-------|
| Total Sequential cells        | 263   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 19    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 19    | 
-----------------------------------------


Found 19 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 19 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 263 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

info CHK10: Checking placement...
info Found 1854 movable and 282 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: integrationMult; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition integrationMult:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '8' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 18:05:02 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2207       | 12        | 12   | 0     | 3    | 1    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-----------------------------------------------------------------------------
|                LVS open distance distribution (nanometers)                |
|--------+---------------+-------+-------+-------+--------+--------+--------|
|        | Total: 990.00 | 0.00  | 56.00 | 84.00 | 112.00 | 140.00 | 280.00 | 
|--------+---------------+-------+-------+-------+--------+--------+--------|
| % open | 100           | 33.33 | 8.33  | 25.00 | 8.33   | 8.33   | 16.67  | 
|--------+---------------+-------+-------+-------+--------+--------+--------|
| # open | 12            | 4     | 1     | 3     | 1      | 1      | 2      | 
-----------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 18:05:02 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2208       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '8' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 18:05:02 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2207       | 12        | 12   | 0     | 0    | 1    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-----------------------------------------------------------------------------
|                LVS open distance distribution (nanometers)                |
|--------+---------------+-------+-------+-------+--------+--------+--------|
|        | Total: 990.00 | 0.00  | 56.00 | 84.00 | 112.00 | 140.00 | 280.00 | 
|--------+---------------+-------+-------+-------+--------+--------+--------|
| % open | 100           | 33.33 | 8.33  | 25.00 | 8.33   | 8.33   | 16.67  | 
|--------+---------------+-------+-------+-------+--------+--------+--------|
| # open | 12            | 4     | 1     | 3     | 1      | 1      | 2      | 
-----------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
info UI30: performing final routing on partition integrationMult (started at Tue Jan 3 18:05:02 2023)
Start Final Routing in simple DRC mode on 2 cpus
Non default settings:
  Execute from 1 till 3 Runs

Routing Cell Library initialization ...
 core  lib cells:   52 with    208 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2209 | 7871 | 
|-------------------+------+------|
| To be routed :    | 2207 | 7871 | 
|-------------------+------+------|
|   - signal        | 2206 | 7864 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2206 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 20   | 
--------------------------------


Check opens ...
Longest open in net 'radix4BoothIns/n_1_673' of length=5000
Total opens=12 (nets=12)

Check routing ...
--------------------------------
|                      | Value | 
|----------------------+-------|
| Extended wires       | 4     | 
|----------------------+-------|
| Removed bad contacts | 11    | 
--------------------------------


Check opens ...
Longest open in net 'radix4BoothIns/n_1_673' of length=5000
Total opens=13 (nets=12)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=42
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (4/4): opens (13->0), viols (42->34)
Result=end(begin): opens=0(13), viols=34(42)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Routing windows accepted: 4 rejected: 0
Finish Final Routing ...

Changed nets: 21 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 21
Number of changed nets: 21

0 nets (0 clocks) have got their timing invalidated
10 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 18:05:03 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2207       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
info UI30: performing final routing on partition integrationMult (started at Tue Jan 3 18:05:03 2023)
Start Final Routing in simple DRC mode on 2 cpus
  with 'number' acceptance 
Non default settings:
  Execute from 1 till 7 Runs

Routing Cell Library initialization ...
 core  lib cells:   52 with    145 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2209 | 7871 | 
|-------------------+------+------|
| To be routed :    | 2207 | 7871 | 
|-------------------+------+------|
|   - signal        | 2206 | 7864 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2206 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 20   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=34
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (9/9): viols (34->30)
Result=end(begin): opens=0(0), viols=30(34)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (7/7): viols (30->30)
Result=end(begin): opens=0(0), viols=30(30)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (7/7): viols (30->26)
Result=end(begin): opens=0(0), viols=26(30)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (6/6): viols (26->26)
Result=end(begin): opens=0(0), viols=26(26)
Cpu time: 00:00:05, Elapsed time: 00:00:04, Memory: 1.8G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (6/6): viols (26->26)
Result=end(begin): opens=0(0), viols=26(26)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (6/6): viols (26->26)
Result=end(begin): opens=0(0), viols=26(26), timed out wins=1(6)
Cpu time: 00:00:08, Elapsed time: 00:00:20, Memory: 1.8G

Routing windows accepted: 27 rejected: 15
Finish Final Routing ...

Changed nets: 37 (1%)
Saving routing in 'eco' mode ...

Number of touched nets: 37
Number of changed nets: 34

4 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 27 sec (CPU time: 18 sec; MEM: RSS - 448M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 18:05:30 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2207       | 0         | 0    | 0     | 0    | 1    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 450M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 18:05:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 450M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 18:05:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 450M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 450M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
------------------------------------------------------------------------
|     MCMM variability report for design 'integrationMult' (pico)      |
|-----------------------+-------+-----+---------+------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 249.0 | 0.0 | 0       | 20.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   52 with    145 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2209 | 7871 | 
|-------------------+------+------|
| To be routed :    | 2206 | 7864 | 
|-------------------+------+------|
|   - signal        | 2206 | 7864 | 
|-------------------+------+------|
| To be skipped :   | 3    | 7    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2206 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 20   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 798000 798000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.364024 min: 0.000000 avg: 0.174862
info metal2 layer density max: 0.299555 min: 0.000000 avg: 0.124860
info metal3 layer density max: 0.427635 min: 0.000000 avg: 0.166425
info metal4 layer density max: 0.273871 min: 0.000000 avg: 0.068454
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.369493
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.005290
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 20 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 457M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Tue Jan 3 18:05:32 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   52 with    145 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2209 | 7871 | 
|-------------------+------+------|
| To be routed :    | 2207 | 7871 | 
|-------------------+------+------|
|   - signal        | 2206 | 7864 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2206 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 20   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=26
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (6/6): viols (26->27)
Result=end(begin): opens=0(0), viols=27(26)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (6/6): viols (27->35)
Result=end(begin): opens=0(0), viols=35(27)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (6/6): viols (35->29)
Result=end(begin): opens=0(0), viols=29(35)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (5/6): viols (29->27)
complete (6/6): viols (27->31)
Result=end(begin): opens=0(0), viols=31(29)
Cpu time: 00:00:07, Elapsed time: 00:00:06, Memory: 1.8G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (7/7): viols (31->26)
Result=end(begin): opens=0(0), viols=26(31)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (6/6): viols (26->29)
Result=end(begin): opens=0(0), viols=29(26)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 1.8G


Check violations (1 windows)...
Total viols=29
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (6/6): viols (29->33)
Result=end(begin): opens=0(0), viols=33(29)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (3/5): viols (33->28)
complete (5/5): viols (28->29)
Result=end(begin): opens=0(0), viols=29(33)
Cpu time: 00:00:07, Elapsed time: 00:00:07, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (6/6): viols (29->42)
Result=end(begin): opens=0(0), viols=42(29)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (5/5): viols (42->12)
Result=end(begin): opens=0(0), viols=12(42)
Cpu time: 00:00:06, Elapsed time: 00:00:05, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (4/4): viols (12->12)
Result=end(begin): opens=0(0), viols=12(12)
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (3/4): viols (12->12)
complete (4/4): viols (12->12)
Result=end(begin): opens=0(0), viols=12(12)
Cpu time: 00:00:06, Elapsed time: 00:00:06, Memory: 1.8G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (4/4): viols (12->10)
Result=end(begin): opens=0(0), viols=10(12)
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 1.8G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (3/3): viols (10->10)
Result=end(begin): opens=0(0), viols=10(10)
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 1.8G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (3/3): viols (10->10)
Result=end(begin): opens=0(0), viols=10(10)
Cpu time: 00:00:06, Elapsed time: 00:00:06, Memory: 1.8G

Routing windows accepted: 77 rejected: 0
Finish Final Routing ...

Changed nets: 84 (3%)
Saving routing in 'eco' mode ...

Number of touched nets: 84
Number of changed nets: 76

5 nets (0 clocks) have got their timing invalidated
8 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 49 sec (CPU time: 57 sec; MEM: RSS - 468M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 462M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 18:06:22 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 1     | 0      | 1      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 2     | 0      | 2      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 468M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 463M)

RRT info: Number of remaining shorts: 3
RRT info: Number of remaining DRCs  : 3

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 470M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 464M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 18:06:23 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 470M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 464M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 18:06:23 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 470M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 464M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 470M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 464M)
------------------------------------------------------------------------
|     MCMM variability report for design 'integrationMult' (pico)      |
|-----------------------+-------+-----+---------+------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 249.0 | 0.0 | 0       | 20.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 30% 50% 60% 80% 100% 
Processing via2: 20% 40% 60% 80% 100% 
Processing via3: 10% 30% 50% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Incremental timing update of 106 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Tue Jan 3 18:06:24 2023
  
---------------------------------------------------------------------------------------------
|                                DFM via replacement report                                 |
|-------------------+-------+------+-------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2  | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+-------+------+------+------+------+------+------+------|
| Checked vias      | 23143 | 8995 | 11707 | 2438 | 3    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+-------+------+------+------+------+------+------+------|
| Replaced vias     | 242   | 112  | 71    | 59   | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+-------+------+------+------+------+------+------+------|
| Replaced vias (%) | 1.05  | 1.25 | 0.61  | 2.42 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
---------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------
|                                      Via statistics in the design                                      |
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Number of vias  (thousand) | 23.20  | 8.99  | 11.77 | 2.44  | 0.00  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 38.76 | 50.72 | 10.51 | 0.01  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Single vias (%)            | 29.83  | 27.74 | 32.54 | 24.49 | 33.33 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Double vias (%)            | 70.17  | 72.26 | 67.46 | 75.51 | 66.67 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 1 sec (CPU time: 1 sec; MEM: RSS - 469M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 464M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'false'
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition integrationMult (started at Tue Jan 3 18:06:25 2023)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   52 with    145 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2209 | 7871 | 
|-------------------+------+------|
| To be routed :    | 2207 | 7871 | 
|-------------------+------+------|
|   - signal        | 2206 | 7864 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2206 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 20   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
-----------------------
|             | Value | 
|-------------+-------|
| Split wires | 1     | 
-----------------------


Check opens ...
Total opens=0 (nets=0)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=11
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (3/3): viols (11->10)
Result=end(begin): opens=0(0), viols=10(11)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (3/3): viols (10->10)
Result=end(begin): opens=0(0), viols=10(10)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (3/3): viols (10->10)
Result=end(begin): opens=0(0), viols=10(10)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (3/3): viols (10->10)
Result=end(begin): opens=0(0), viols=10(10)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 1.8G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (3/3): viols (10->10)
Result=end(begin): opens=0(0), viols=10(10)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (3/3): viols (10->10)
Result=end(begin): opens=0(0), viols=10(10)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=10
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (3/3): viols (10->10)
Result=end(begin): opens=0(0), viols=10(10)
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (3/3): viols (10->10)
Result=end(begin): opens=0(0), viols=10(10)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (3/3): viols (10->8)
Result=end(begin): opens=0(0), viols=8(10)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (2/2): viols (8->8)
Result=end(begin): opens=0(0), viols=8(8)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (2/2): viols (8->8)
Result=end(begin): opens=0(0), viols=8(8)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (2/2): viols (8->8)
Result=end(begin): opens=0(0), viols=8(8)
Cpu time: 00:00:03, Elapsed time: 00:00:03, Memory: 1.8G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (2/2): viols (8->8)
Result=end(begin): opens=0(0), viols=8(8)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (2/2): viols (8->8)
Result=end(begin): opens=0(0), viols=8(8)
Cpu time: 00:00:00, Elapsed time: 00:00:02, Memory: 1.8G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (2/2): viols (8->8)
Result=end(begin): opens=0(0), viols=8(8)
Cpu time: 00:00:05, Elapsed time: 00:00:05, Memory: 1.8G

Routing windows accepted: 38 rejected: 1
Finish Final Routing ...

Changed nets: 22 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 22
Number of changed nets: 21

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 24 sec (CPU time: 22 sec; MEM: RSS - 480M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 474M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 18:06:50 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 1     | 0      | 1      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 1     | 0      | 1      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 480M, CVMEM - 1780M, PVMEM - 2263M, PRSS - 474M)

RRT info: Number of remaining shorts: 2
RRT info: Number of remaining DRCs  : 2

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'false'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '20' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/route.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 480M, CVMEM - 1780M, PVMEM - 2263M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Tue Jan 03 18:06:50 EET 2023
Report 'application': Application Report
Generated on Tue Jan 3 18:06:50 2023
  
------------------------------------------------------------------------------------------------
|                         Application CPU time and memory usage status                         |
|----------------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1780                                                              | 
| Heap memory (MBytes)     | 1210                                                              | 
| Resident memory (MBytes) | 480                                                               | 
| CPU time (minutes)       | 52.42                                                             | 
| Elapsed time (minutes)   | 42.02                                                             | 
| Load Averages            | 1.33 1.37 1.28                                                    | 
| Build                    | 1.68700.2.290                                                     | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019      | 
| Calibre Version          | Calibre library v2019.2_14.13                                     | 
| Computer Name            | 192.168.219.130                                                   | 
| Cores                    | 6                                                                 | 
| Frequency (GHz)          | 2.6                                                               | 
| Execution mode           | 64                                                                | 
| Process id               | 3584                                                              | 
| Interaction mode         | window                                                            | 
| Log file                 | LOGs/nitro.log                                                    | 
| Journal file             | LOGs/nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_192.168.219.130_3584 | 
------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Tue Jan 03 18:06:50 EET 2023
NRF info: Writing Detailed Setup Timing Path Reports Tue Jan 03 18:06:51 EET 2023
NRF info: Writing Detailed Hold Timing Path Reports Tue Jan 03 18:06:51 EET 2023
NRF info: Writing Timing Drc Reports Tue Jan 03 18:06:51 EET 2023
NRF info: Writing Physical Reports Tue Jan 03 18:06:51 EET 2023
NRF info: Reports completed Tue Jan 03 18:06:52 EET 2023
info UI33: performed source of flow_scripts/3_route.tcl for 36 min 1 sec (CPU time: 51 min 4 sec; MEM: RSS - 478M, CVMEM - 1780M, PVMEM - 2263M)
