
---------- Begin Simulation Statistics ----------
final_tick                               1501644752100                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 495532                       # Simulator instruction rate (inst/s)
host_mem_usage                               10726952                       # Number of bytes of host memory used
host_op_rate                                   821345                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3574.56                       # Real time elapsed on the host
host_tick_rate                              420092628                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1771308344                       # Number of instructions simulated
sim_ops                                    2935943284                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.501645                       # Number of seconds simulated
sim_ticks                                1501644752100                       # Number of ticks simulated
system.cpu0.Branches                         77134962                       # Number of branches fetched
system.cpu0.committedInsts                  771308343                       # Number of instructions committed
system.cpu0.committedOps                   1465488261                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  308517073                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       150886                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  154260022                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           34                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1002702079                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      4509443630                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                4509443630                       # Number of busy cycles
system.cpu0.num_cc_register_reads           385675062                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          462785634                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts     77133048                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  4763                       # Number of float alu accesses
system.cpu0.num_fp_insts                         4763                       # number of float instructions
system.cpu0.num_fp_register_reads                7155                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               3554                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1072                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1465484574                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1465484574                       # number of integer instructions
system.cpu0.num_int_register_reads         2930965275                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1234089344                       # number of times the integer registers were written
system.cpu0.num_load_insts                  308517042                       # Number of load instructions
system.cpu0.num_mem_refs                    462777037                       # number of memory refs
system.cpu0.num_store_insts                 154259995                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1022      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1002707170     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      49      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      217      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    194      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     634      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                     910      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1028      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               308516295     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              154259264     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                747      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               731      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1465488261                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.Branches                        116148867                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1470455023                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  152663212                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        98031                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   66167671                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       137567                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1315786198                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           63                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      4509443700                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                4509443700                       # Number of busy cycles
system.cpu1.num_cc_register_reads           707772717                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          841933082                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     98544066                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses               5266799                       # Number of float alu accesses
system.cpu1.num_fp_insts                      5266799                       # number of float instructions
system.cpu1.num_fp_register_reads             2649026                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            2643720                       # number of times the floating registers were written
system.cpu1.num_func_calls                     524458                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1469917108                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1469917108                       # number of integer instructions
system.cpu1.num_int_register_reads         3014824309                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1321244081                       # number of times the integer registers were written
system.cpu1.num_load_insts                  152586979                       # Number of load instructions
system.cpu1.num_mem_refs                    218679635                       # number of memory refs
system.cpu1.num_store_insts                  66092656                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass               517472      0.04%      0.04% # Class of executed instruction
system.cpu1.op_class::IntAlu               1215042269     82.63%     82.67% # Class of executed instruction
system.cpu1.op_class::IntMult                36191513      2.46%     85.13% # Class of executed instruction
system.cpu1.op_class::IntDiv                       42      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  11187      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAlu                     166      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      18      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     124      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdMisc                  12597      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::MemRead               149971074     10.20%     95.33% # Class of executed instruction
system.cpu1.op_class::MemWrite               63469681      4.32%     99.64% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2615905      0.18%     99.82% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           2622975      0.18%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1470455023                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6034677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12332424                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     48789508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1677                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     97579958                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1677                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5544527                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       746027                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5288650                       # Transaction distribution
system.membus.trans_dist::ReadExReq            753219                       # Transaction distribution
system.membus.trans_dist::ReadExResp           753219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5544528                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18630170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18630170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18630170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    450801472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    450801472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               450801472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6297747                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6297747    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6297747                       # Request fanout histogram
system.membus.reqLayer4.occupancy         23556067526                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        33683931213                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1002701626                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1002701626                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1002701626                       # number of overall hits
system.cpu0.icache.overall_hits::total     1002701626                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     39320307                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     39320307                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     39320307                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     39320307                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1002702079                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1002702079                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1002702079                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1002702079                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 86799.794702                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 86799.794702                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 86799.794702                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 86799.794702                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     39018609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39018609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     39018609                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     39018609                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 86133.794702                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 86133.794702                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 86133.794702                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 86133.794702                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1002701626                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1002701626                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     39320307                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     39320307                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1002702079                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1002702079                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 86799.794702                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 86799.794702                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     39018609                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39018609                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 86133.794702                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 86133.794702                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          409.308204                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1002702079                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2213470.373068                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   409.308204                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.799430                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.799430                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       8021617085                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      8021617085                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    453133295                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       453133295                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    453133295                       # number of overall hits
system.cpu0.dcache.overall_hits::total      453133295                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9643800                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9643800                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9643800                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9643800                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 532019399049                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 532019399049                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 532019399049                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 532019399049                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    462777095                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    462777095                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    462777095                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    462777095                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 55166.988018                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55166.988018                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 55166.988018                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 55166.988018                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         1738                       # number of writebacks
system.cpu0.dcache.writebacks::total             1738                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9643800                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9643800                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9643800                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9643800                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 525596628915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 525596628915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 525596628915                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 525596628915                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 54500.988087                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54500.988087                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 54500.988087                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54500.988087                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9643791                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    298874160                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      298874160                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9642913                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9642913                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 531982949868                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 531982949868                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    308517073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    308517073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 55168.282641                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55168.282641                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9642913                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9642913                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 525560770476                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 525560770476                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 54502.282710                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 54502.282710                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    154259135                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     154259135                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          887                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          887                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     36449181                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     36449181                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    154260022                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    154260022                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41092.650507                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41092.650507                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     35858439                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     35858439                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40426.650507                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40426.650507                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999996                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          462777094                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9643799                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987012                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999996                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       3711860559                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      3711860559                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1315785242                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1315785242                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1315785242                       # number of overall hits
system.cpu1.icache.overall_hits::total     1315785242                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          956                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           956                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          956                       # number of overall misses
system.cpu1.icache.overall_misses::total          956                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     96446124                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     96446124                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     96446124                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     96446124                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1315786198                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1315786198                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1315786198                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1315786198                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 100885.066946                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 100885.066946                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 100885.066946                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 100885.066946                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          444                       # number of writebacks
system.cpu1.icache.writebacks::total              444                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          956                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          956                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          956                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          956                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     95809428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     95809428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     95809428                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     95809428                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 100219.066946                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 100219.066946                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 100219.066946                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 100219.066946                       # average overall mshr miss latency
system.cpu1.icache.replacements                   444                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1315785242                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1315785242                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          956                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          956                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     96446124                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     96446124                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1315786198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1315786198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 100885.066946                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 100885.066946                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          956                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          956                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     95809428                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     95809428                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 100219.066946                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 100219.066946                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          509.713529                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1315786198                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              956                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1376345.395397                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   509.713529                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.995534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.995534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10526290540                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10526290540                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    179685642                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       179685642                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    179685642                       # number of overall hits
system.cpu1.dcache.overall_hits::total      179685642                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     39145241                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      39145241                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     39145241                       # number of overall misses
system.cpu1.dcache.overall_misses::total     39145241                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 506506669317                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 506506669317                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 506506669317                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 506506669317                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    218830883                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    218830883                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    218830883                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    218830883                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.178884                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.178884                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.178884                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.178884                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12939.163392                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12939.163392                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12939.163392                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12939.163392                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     28057044                       # number of writebacks
system.cpu1.dcache.writebacks::total         28057044                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     39145241                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     39145241                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     39145241                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     39145241                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 480435938811                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 480435938811                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 480435938811                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 480435938811                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.178884                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.178884                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.178884                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.178884                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 12273.163392                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12273.163392                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 12273.163392                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12273.163392                       # average overall mshr miss latency
system.cpu1.dcache.replacements              39145233                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    117379753                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      117379753                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     35283459                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     35283459                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 397455027786                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 397455027786                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    152663212                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    152663212                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.231120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.231120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11264.627648                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11264.627648                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     35283459                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     35283459                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 373956244092                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 373956244092                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.231120                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.231120                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10598.627648                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10598.627648                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     62305889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      62305889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3861782                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3861782                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 109051641531                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 109051641531                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     66167671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     66167671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.058364                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.058364                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28238.683989                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28238.683989                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3861782                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3861782                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 106479694719                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 106479694719                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.058364                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.058364                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 27572.683989                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27572.683989                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          218830883                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         39145241                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.590230                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1789792305                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1789792305                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data             4227457                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                   7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            38265239                       # number of demand (read+write) hits
system.l2.demand_hits::total                 42492703                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data            4227457                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                  7                       # number of overall hits
system.l2.overall_hits::.cpu1.data           38265239                       # number of overall hits
system.l2.overall_hits::total                42492703                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5416343                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               949                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            880002                       # number of demand (read+write) misses
system.l2.demand_misses::total                6297747                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              453                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5416343                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              949                       # number of overall misses
system.l2.overall_misses::.cpu1.data           880002                       # number of overall misses
system.l2.overall_misses::total               6297747                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     38559735                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 476450835570                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     94778127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  84389291235                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     560973464667                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     38559735                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 476450835570                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     94778127                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  84389291235                       # number of overall miss cycles
system.l2.overall_miss_latency::total    560973464667                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9643800                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             956                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        39145241                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48790450                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9643800                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            956                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       39145241                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48790450                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.561640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.992678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.022480                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.129077                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.561640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.992678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.022480                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.129077                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85120.827815                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87965.410531                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99871.577450                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 95896.703911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89075.262100                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85120.827815                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87965.410531                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99871.577450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 95896.703911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89075.262100                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              746027                       # number of writebacks
system.l2.writebacks::total                    746027                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5416343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       880002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6297747                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5416343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       880002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6297747                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     35467706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 439478001168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     88298317                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  78382380307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 517984147498                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     35467706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 439478001168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     88298317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  78382380307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 517984147498                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.561640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.992678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.022480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.129077                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.561640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.992678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.022480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.129077                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78295.156733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81139.248598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93043.537408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89070.684279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82249.119804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78295.156733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81139.248598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93043.537408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89070.684279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82249.119804                       # average overall mshr miss latency
system.l2.replacements                        6036133                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     28058782                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         28058782                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     28058782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     28058782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          484                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              484                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          484                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          484                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          221                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           221                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              545                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          3108905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3109450                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         752877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              753219                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     29434536                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  73518907167                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   73548341703                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3861782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3862669                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.385569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.194956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.195000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86065.894737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97650.621771                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97645.361712                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       752877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         753219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     27100655                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68379770277                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  68406870932                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.385569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.194956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.195000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79241.681287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90824.623779                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90819.364530                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst             7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     38559735                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     94778127                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    133337862                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.992678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85120.827815                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99871.577450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95105.465050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1402                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     35467706                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     88298317                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    123766023                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.992678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78295.156733                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93043.537408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88278.190442                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4226912                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     35156334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          39383246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5416001                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       127125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5543126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 476421401034                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  10870384068                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 487291785102                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9642913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     35283459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      44926372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.561656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.003603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.123382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87965.530478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85509.412531                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87909.202335                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5416001                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       127125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5543126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 439450900513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  10002610030                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 449453510543                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.561656                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.003603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.123382                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81139.368422                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78683.264739                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81083.040606                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 260704.758769                       # Cycle average of tags in use
system.l2.tags.total_refs                    97579736                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6298277                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.493084                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.442645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       13.437457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    232168.258103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       32.545068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    28469.075496                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.885652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.108601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994510                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        30948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       227337                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1567577605                       # Number of tag accesses
system.l2.tags.data_accesses               1567577605                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     346645888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         60736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      56320128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          403055744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        60736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47745728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47745728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5416342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         880002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6297746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       746027                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             746027                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            19307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        230844138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            40446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         37505627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             268409518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        19307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        40446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            59753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       31795621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31795621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       31795621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           19307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       230844138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           40446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        37505627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            300205139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    746021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5416343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    877048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005415197732                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        45192                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        45192                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13651347                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             703106                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6297747                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     746027                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6297747                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   746027                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2954                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            440209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            180447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            180545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            180626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            180050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            180469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            180322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            180291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            179780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            179978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           180609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           180449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           179888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           180951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           180763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           180082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           440243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           180654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           180612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           179951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           180504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           180783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           180631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           180641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           179769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           180926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           180511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           180880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           181159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           180591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           180555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           180924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            267124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16           267153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17             7072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18             6974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19             7056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20             7039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21             7087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22             7116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23             7036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24             7069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25             7112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26             7038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27             7078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28             7091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29             7061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30             7039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             7060                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 154593982655                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20974250276                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            264702501811                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24559.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42051.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6297747                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               746027                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5990290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  303265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  36602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  45091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  45182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  45193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  45194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  45192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  45194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  45198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  45199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  45213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  45251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  46142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  46603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  51342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  45249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  45202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7040766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      7040766    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7040766                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        45192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     139.289786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.577687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    842.315557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        45191    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::172032-176127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         45192                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        45192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.506749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.484971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.864218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33504     74.14%     74.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              490      1.08%     75.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11183     24.75%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         45192                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              402866752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  189056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                47742272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               403055808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             47745728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       268.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    268.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1501644728790                       # Total gap between requests
system.mem_ctrls.avgGap                     213187.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    346645952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        60736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56131072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     47742272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19306.830033838334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 230844180.366379737854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 40446.317223206577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 37379727.742864996195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31793319.913537491113                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5416343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       880002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       746027                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     17261448                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 221594325214                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     50023528                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  43040891621                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 83096733737596                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38104.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40912.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52711.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48909.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 111385692.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         5492769413.039104                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         9696847864.728582                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        8638313044.125565                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       880118971.535285                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     130350908140.735443                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     83845681576.779724                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     432253534070.074768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       671158173080.498047                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        446.948702                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1274774101830                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  67503800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 159366850270                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         5486432108.975249                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         9685662838.529173                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        8627687040.228003                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       879673109.951288                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     130350908140.735443                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     83786286204.436661                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     432294537981.942749                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       671111187424.304321                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        446.917413                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1274949327805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  67503800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 159191624295                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1501644752100                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          44927780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     28804809                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          484                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26020348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3862669                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3862669                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1409                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     44926372                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28931390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    117435715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             146370407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    617314368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        89600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4300946240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4918381760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6036133                       # Total snoops (count)
system.tol2bus.snoopTraffic                  47745728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         54826583                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000031                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005530                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               54824906    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1677      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           54826583                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        51181597170                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       39106184735                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            955044                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9649455753                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
