// Seed: 1639025476
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply0 id_3
);
  assign module_2.id_6 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd10
) (
    input supply1 id_0
    , _id_6,
    output tri id_1
    , id_7,
    output supply0 id_2,
    input tri id_3,
    output tri0 id_4
);
  logic [id_6 : -1] id_8;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_14 = 32'd71,
    parameter id_3  = 32'd40
) (
    input tri id_0,
    output wor id_1,
    input wand id_2,
    output wire _id_3,
    input wor id_4,
    output wire id_5,
    input tri0 id_6,
    output wire id_7,
    output wand id_8,
    output wor id_9,
    input wor id_10,
    input supply0 id_11,
    output supply1 id_12,
    output wand id_13,
    output wire _id_14,
    input wand id_15
    , id_20,
    inout wand id_16,
    input tri0 id_17,
    input uwire id_18
);
  supply0 [id_14 : id_3] id_21 = 1;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_18
  );
  logic id_22;
endmodule
