[Lab6.pdf](https://github.com/JoelScarinius/Testbench_VHDL/files/11319392/Lab6.pdf)
