
"C:/lscc/radiant/1.0/tcltk/bin/tclsh" "ImpactAttempt04_29_impl_1_synthesize.tcl"

synthesis -f ImpactAttempt04_29_impl_1_lattice.synproj
synthesis:  version Radiant (64-bit) 1.0.0.350.6

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.
Mon Apr 29 14:35:46 2019


Command Line:  C:\lscc\radiant\1.0\ispfpga\bin\nt64\synthesis.exe -f ImpactAttempt04_29_impl_1_lattice.synproj -gui -msgset C:/Users/stone/my_designs/ImpactAttempt04_29/promote.xml 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family : iCE40UP


### Device  : iCE40UP5K


### Package : SG48


### Speed   : High-Performance_1.2V


                                                         


INFO - User-Selected Strategy SettingsOptimization goal = Area
Top-level module name = Main.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = ImpactAttempt04_29_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-vh2008

-path C:/Users/stone/my_designs/ImpactAttempt04_29 (searchpath added)
-path C:/Users/stone/my_designs/ImpactAttempt04_29/impl_1 (searchpath added)
-path C:/lscc/radiant/1.0/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/1.0/ip/pmi/pmi.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/1.0/ip/pmi/pmi.vhd
VHDL library = work
VHDL design file = C:/Users/stone/my_designs/ImpactAttempt04_29/Controller_Change.vhd
VHDL library = work
VHDL design file = C:/Users/stone/my_designs/ImpactAttempt04_29/FSM.vhd
VHDL library = work
VHDL design file = C:/Users/stone/my_designs/ImpactAttempt04_29/Impact.vhd
VHDL library = work
VHDL design file = C:/Users/stone/my_designs/ImpactAttempt04_29/LUT_Piece.vhd
VHDL library = work
VHDL design file = C:/Users/stone/my_designs/ImpactAttempt04_29/Main.vhd
VHDL library = work
VHDL design file = C:/Users/stone/my_designs/ImpactAttempt04_29/Matrix_Driver.vhd
VHDL library = work
VHDL design file = C:/Users/stone/my_designs/ImpactAttempt04_29/NES.vhd
VHDL library = work
VHDL design file = C:/Users/stone/my_designs/ImpactAttempt04_29/Pattern_Gen.vhd
VHDL library = work
VHDL design file = C:/Users/stone/my_designs/ImpactAttempt04_29/Piece_Mem.vhd
VHDL library = work
VHDL design file = C:/Users/stone/my_designs/ImpactAttempt04_29/Slow_Clock.vhd
VHDL library = work
VHDL design file = C:/Users/stone/my_designs/ImpactAttempt04_29/Spawn.vhd
VHDL library = work
VHDL design file = C:/Users/stone/my_designs/ImpactAttempt04_29/UArray2b.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/1.0/ip/pmi/pmi.v. VERI-1482
INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(1):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_add.v(50):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(2):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_complex_mult.v(52):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(3):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(4):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_mac.v(52):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(5):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_multaddsub.v(52):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(6):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_mult.v(51):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(7):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dp.v(47):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(8):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dq.v(45):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(9):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_sub.v(50):analyzing included file . VERI-1328Analyzing VHDL file c:/lscc/radiant/1.0/ip/pmi/pmi.vhd. VHDL-1481
INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.vhd(4):analyzing package . VHDL-1014Analyzing VHDL file c:/users/stone/my_designs/impactattempt04_29/controller_change.vhd. VHDL-1481
INFO - "c:/users/stone/my_designs/impactattempt04_29/controller_change.vhd(5):analyzing entity . VHDL-1012INFO - "c:/users/stone/my_designs/impactattempt04_29/controller_change.vhd(22):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/stone/my_designs/impactattempt04_29/fsm.vhd. VHDL-1481
INFO - "c:/users/stone/my_designs/impactattempt04_29/fsm.vhd(5):analyzing entity . VHDL-1012INFO - "c:/users/stone/my_designs/impactattempt04_29/fsm.vhd(20):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/stone/my_designs/impactattempt04_29/impact.vhd. VHDL-1481
INFO - "c:/users/stone/my_designs/impactattempt04_29/impact.vhd(5):analyzing entity . VHDL-1012INFO - "c:/users/stone/my_designs/impactattempt04_29/impact.vhd(22):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/stone/my_designs/impactattempt04_29/lut_piece.vhd. VHDL-1481
INFO - "c:/users/stone/my_designs/impactattempt04_29/lut_piece.vhd(7):analyzing entity . VHDL-1012INFO - "c:/users/stone/my_designs/impactattempt04_29/lut_piece.vhd(18):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/stone/my_designs/impactattempt04_29/main.vhd. VHDL-1481
INFO - "c:/users/stone/my_designs/impactattempt04_29/main.vhd(5):analyzing package . VHDL-1014INFO - "c:/users/stone/my_designs/impactattempt04_29/main.vhd(14):analyzing entity . VHDL-1012INFO - "c:/users/stone/my_designs/impactattempt04_29/main.vhd(31):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/stone/my_designs/impactattempt04_29/matrix_driver.vhd. VHDL-1481
INFO - "c:/users/stone/my_designs/impactattempt04_29/matrix_driver.vhd(5):analyzing entity . VHDL-1012INFO - "c:/users/stone/my_designs/impactattempt04_29/matrix_driver.vhd(15):analyzing architecture . VHDL-1010INFO - "c:/users/stone/my_designs/impactattempt04_29/matrix_driver.vhd(24):input pin  has no actual or default value. VHDL-9000INFO - "C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1145): is declared here. VHDL-1259Analyzing VHDL file c:/users/stone/my_designs/impactattempt04_29/nes.vhd. VHDL-1481
INFO - "c:/users/stone/my_designs/impactattempt04_29/nes.vhd(5):analyzing entity . VHDL-1012INFO - "c:/users/stone/my_designs/impactattempt04_29/nes.vhd(14):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/stone/my_designs/impactattempt04_29/pattern_gen.vhd. VHDL-1481
INFO - "c:/users/stone/my_designs/impactattempt04_29/pattern_gen.vhd(5):analyzing package . VHDL-1014INFO - "c:/users/stone/my_designs/impactattempt04_29/pattern_gen.vhd(14):analyzing entity . VHDL-1012INFO - "c:/users/stone/my_designs/impactattempt04_29/pattern_gen.vhd(39):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/stone/my_designs/impactattempt04_29/piece_mem.vhd. VHDL-1481
INFO - "c:/users/stone/my_designs/impactattempt04_29/piece_mem.vhd(5):analyzing entity . VHDL-1012INFO - "c:/users/stone/my_designs/impactattempt04_29/piece_mem.vhd(16):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/stone/my_designs/impactattempt04_29/slow_clock.vhd. VHDL-1481
INFO - "c:/users/stone/my_designs/impactattempt04_29/slow_clock.vhd(5):analyzing entity . VHDL-1012INFO - "c:/users/stone/my_designs/impactattempt04_29/slow_clock.vhd(11):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/stone/my_designs/impactattempt04_29/spawn.vhd. VHDL-1481
INFO - "c:/users/stone/my_designs/impactattempt04_29/spawn.vhd(5):analyzing entity . VHDL-1012INFO - "c:/users/stone/my_designs/impactattempt04_29/spawn.vhd(17):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/stone/my_designs/impactattempt04_29/uarray2b.vhd. VHDL-1481
INFO - "c:/users/stone/my_designs/impactattempt04_29/uarray2b.vhd(5):analyzing entity . VHDL-1012INFO - "c:/users/stone/my_designs/impactattempt04_29/uarray2b.vhd(19):analyzing architecture . VHDL-1010INFO - The default VHDL library search path is now "C:/Users/stone/my_designs/ImpactAttempt04_29/impl_1". VHDL-1504Top module language type = VHDL.
unit Main is not yet analyzed. VHDL-1485
c:/users/stone/my_designs/impactattempt04_29/main.vhd(14): executing Main(synth)

INFO - "c:/users/stone/my_designs/impactattempt04_29/main.vhd(258):going to verilog side to elaborate module . VHDL-1399INFO - "c:/users/stone/my_designs/impactattempt04_29/main.vhd(258):back to VHDL to continue elaboration. VHDL-1400WARNING - "c:/users/stone/my_designs/impactattempt04_29/main.vhd(198):net  does not have a driver. VDB-1002WARNING - "c:/users/stone/my_designs/impactattempt04_29/main.vhd(28):replacing existing netlist (Main). VHDL-1205Top module name (VHDL, mixed language): Main
Loading device for application lse from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - Initial value found on net r_enable_sig[1] will be ignored due to unrecognized driver typeWARNING - Initial value found on net r_enable_sig[0] will be ignored due to unrecognized driver typeWARNING - "c:/users/stone/my_designs/impactattempt04_29/main.vhd(198):net  does not have a driver. VDB-1002WARNING - "c:/users/stone/my_designs/impactattempt04_29/main.vhd(198):net  does not have a driver. VDB-1002WARNING - "c:/users/stone/my_designs/impactattempt04_29/main.vhd(219):net  does not have a driver. VDB-1002######## Missing driver on net colfull_sig. Patching with GND.
WARNING - "c:/users/stone/my_designs/impactattempt04_29/spawn.vhd(62):Register  is stuck at Zero. VDB-5013WARNING - Bit 0 of Register \pattern_gen_inst/rgb_bot is stuck at ZeroWARNING - Bit 1 of Register \pattern_gen_inst/rgb_bot is stuck at ZeroWARNING - Bit 2 of Register \pattern_gen_inst/rgb_bot is stuck at ZeroWARNING - "c:/users/stone/my_designs/impactattempt04_29/pattern_gen.vhd(162):Register  is stuck at One. VDB-5014


WARNING - Bit 0 of Register \Spawn_inst/piece_w_data_out is stuck at ZeroWARNING - Bit 1 of Register \Spawn_inst/piece_w_data_out is stuck at OneWARNING - Bit 2 of Register \Spawn_inst/piece_w_data_out is stuck at OneWARNING - Bit 3 of Register \Spawn_inst/piece_w_data_out is stuck at ZeroWARNING - Bit 4 of Register \Spawn_inst/piece_w_data_out is stuck at ZeroWARNING - Bit 5 of Register \Spawn_inst/piece_w_data_out is stuck at ZeroWARNING - Bit 6 of Register \Spawn_inst/piece_w_data_out is stuck at ZeroWARNING - Bit 7 of Register \Spawn_inst/piece_w_data_out is stuck at OneWARNING - Bit 8 of Register \Spawn_inst/piece_w_data_out is stuck at OneWARNING - Bit 12 of Register \Spawn_inst/piece_w_data_out is stuck at ZeroWARNING - Bit 13 of Register \Spawn_inst/piece_w_data_out is stuck at ZeroWARNING - Bit 0 of Register \impact_inst/write_addr_board is stuck at ZeroWARNING - Bit 0 of Register \impact_inst/write_data_board is stuck at ZeroWARNING - Bit 1 of Register \impact_inst/write_data_board is stuck at ZeroWARNING - Bit 2 of Register \impact_inst/write_data_board is stuck at ZeroWARNING - Bit 3 of Register \impact_inst/write_data_board is stuck at ZeroWARNING - Bit 4 of Register \impact_inst/write_data_board is stuck at ZeroWARNING - Bit 5 of Register \impact_inst/write_data_board is stuck at ZeroWARNING - Bit 6 of Register \impact_inst/write_data_board is stuck at OneWARNING - Bit 7 of Register \impact_inst/write_data_board is stuck at OneWARNING - Bit 8 of Register \impact_inst/write_data_board is stuck at OneWARNING - Bit 9 of Register \impact_inst/write_data_board is stuck at OneWARNING - Bit 10 of Register \impact_inst/write_data_board is stuck at ZeroWARNING - Bit 11 of Register \impact_inst/write_data_board is stuck at ZeroWARNING - Bit 12 of Register \impact_inst/write_data_board is stuck at ZeroWARNING - Bit 13 of Register \impact_inst/write_data_board is stuck at ZeroWARNING - Bit 14 of Register \impact_inst/write_data_board is stuck at ZeroWARNING - Bit 15 of Register \impact_inst/write_data_board is stuck at Zero######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \UArray2b_inst/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

WARNING - Bit 0 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 1 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 2 of Register \cc_inst/lut_map/ret_vec is stuck at OneWARNING - Bit 3 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 4 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 5 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 6 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 7 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 8 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 9 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 10 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 11 of Register \cc_inst/lut_map/ret_vec is stuck at OneWARNING - Bit 12 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 13 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 14 of Register \cc_inst/lut_map/ret_vec is stuck at OneWARNING - Bit 15 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 16 of Register \cc_inst/lut_map/ret_vec is stuck at ZeroWARNING - Bit 17 of Register \cc_inst/lut_map/ret_vec is stuck at OneCombinational loop found : 1

	Net \impact_inst/y_start[0] 

	Instance \impact_inst/y_start_4__I_01 

	Net \impact_inst/n54 

	Instance \impact_inst/mux_23_i1 

Combinational loop found : 2

	Net \impact_inst/y_start[4] 

	Instance \impact_inst/y_start_4__I_05 

	Net \impact_inst/n50 

	Instance \impact_inst/mux_23_i5 

Combinational loop found : 3

	Net \impact_inst/y_start[3] 

	Instance \impact_inst/y_start_4__I_04 

	Net \impact_inst/n51 

	Instance \impact_inst/mux_23_i4 

Combinational loop found : 4

	Net \impact_inst/y_start[2] 

	Instance \impact_inst/y_start_4__I_03 

	Net \impact_inst/n52 

	Instance \impact_inst/mux_23_i3 

Combinational loop found : 5

	Net \impact_inst/y_start[1] 

	Instance \impact_inst/y_start_4__I_02 

	Net \impact_inst/n53 

	Instance \impact_inst/mux_23_i2 

WARNING - "c:/users/stone/my_designs/impactattempt04_29/impact.vhd(182):Register  is stuck at One. VDB-5014WARNING - Initial value found on instance \piece_mem_inst/mem_i6 will be ignored.WARNING - Initial value found on instance \piece_mem_inst/mem_i10 will be ignored.WARNING - Initial value found on instance \piece_mem_inst/mem_i12 will be ignored.Applying 1.000000 MHz constraint to all clocks


Starting design annotation....



Starting full timing analysis...
Worst slack in design 15668

################### Begin Area Report (Main)######################
Number of register bits => 228 of 5280 (4 % )
EBR_B => 5
CCU2 => 38
FD1P3XZ => 228
HSOSC_CORE => 1
IB => 1
IOL_B => 2
LUT4 => 478
OB => 15
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 4

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : matrix_clk_c, loads : 1
  Net : clk, loads : 0
Clock Enable Nets
Number of Clock Enables: 13
Top 10 highest fanout Clock Enables:
  Net : impact_inst/n3156, loads : 22
  Net : cc_inst/n629, loads : 12
  Net : impact_inst/n532, loads : 12
  Net : Spawn_inst/n483, loads : 6
  Net : MD_inst/row_up_3__N_338, loads : 5
  Net : piece_mem_inst/n3175, loads : 3
  Net : fsm_inst/n3186, loads : 2
  Net : cc_inst/n3157, loads : 2
  Net : n7_adj_727, loads : 1
  Net : fsm_inst/piece_sel_pg_4__N_487, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : impact_inst/n4556, loads : 33
  Net : fsm_inst/n633, loads : 32
  Net : cc_inst/n3276, loads : 32
  Net : fsm_inst/curr_state[1], loads : 24
  Net : fsm_inst/curr_state[0], loads : 24
  Net : impact_inst/n3156, loads : 22
  Net : fsm_inst/piece_sel_pg_4__N_487, loads : 19
  Net : cc_inst/w_enable_piece_sig[1], loads : 16
  Net : impact_inst/write_piece_N_253, loads : 16
  Net : impact_inst/ref_y[0], loads : 16
################### End Clock Report ##################

Peak Memory Usage: 182.281  MB

--------------------------------------------------------------
Total CPU time for LSE flow : 10.891  secs
Total REAL time for LSE flow : 12.000  secs
--------------------------------------------------------------


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -keeprtl -w -o ImpactAttempt04_29_impl_1.udb ImpactAttempt04_29_impl_1.vm
POSTSYN: Post Synthesis Process Radiant (64-bit) 1.0.0.350.6
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -keeprtl -w -o ImpactAttempt04_29_impl_1.udb -gui -msgset C:/Users/stone/my_designs/ImpactAttempt04_29/promote.xml ImpactAttempt04_29_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'ImpactAttempt04_29_impl_1.vm' ...

Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
Starting design annotation....


Writing output file 'ImpactAttempt04_29_impl_1.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 80 MB


map "ImpactAttempt04_29_impl_1_syn.udb" "C:/Users/stone/my_designs/ImpactAttempt04_29/Constraints.pdc" -o "ImpactAttempt04_29_impl_1.udb"     
map:  version Radiant (64-bit) 1.0.0.350.6

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
   Picdevice="iCE40UP5K"

   Pictype="SG48"

   Picspeed=High-Performance_1.2V

   Remove unused logic

   Do not produce over sized UDBs.

Part used: iCE40UP5KSG48, Performance used: High-Performance_1.2V.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers: 228 out of  5280 (4%)
   Number of I/O registers:      2 out of   117 (2%)
   Number of LUT4s:           581 out of  5280 (11%)
      Number of logic LUT4s:             480
      Number of inserted feedthru LUT4s:  23
      Number of replicated LUT4s:          2
      Number of ripple logic:             38 (76 LUT4s)
   Number of IO sites used:   16 out of 39 (41%)
      Number of IO sites used for general PIOs: 16
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 16 out of 36 (44%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             5 out of 30 (16%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  3
      Net nes_inst/cnt[8]: 8 loads, 8 rising, 0 falling (Driver: Pin nes_inst.CLK_MAP.cnt_791_874__i8/Q)
      Net matrix_clk_c: 198 loads, 198 rising, 0 falling (Driver: Pin flip_flop_clk_11/Q)
      Net clk: 3 loads, 3 rising, 0 falling (Driver: Pin hsosc_inst/CLKHF)
   Number of Clock Enables:  14
      Net VCC_net: 11 loads, 0 SLICEs
      Net piece_mem_inst/n3175: 3 loads, 3 SLICEs
      Net n532: 12 loads, 12 SLICEs
      Net piece_sel_pg_4__N_487: 4 loads, 3 SLICEs
      Net n1455: 4 loads, 4 SLICEs
      Net n7_adj_727: 1 loads, 1 SLICEs
      Net impact_inst/n3156: 20 loads, 20 SLICEs
      Net w_enable_sig: 1 loads, 0 SLICEs
      Net n483: 3 loads, 3 SLICEs
      Net fsm_inst/n3186: 2 loads, 2 SLICEs
      Net n633: 17 loads, 17 SLICEs
      Net cc_inst/n3157: 2 loads, 2 SLICEs
      Net cc_inst/n629: 9 loads, 9 SLICEs
      Net MD_inst/row_up_3__N_338: 3 loads, 3 SLICEs
   Number of LSRs:  6
      Net piece_sel_pg_4__N_487: 7 loads, 7 SLICEs
      Net Spawn_inst/n5507: 3 loads, 3 SLICEs
      Net fsm_inst/piece_w_enable_out_N_67: 1 loads, 1 SLICEs
      Net cc_inst/n3276: 17 loads, 17 SLICEs
      Net pattern_gen_inst/n1509: 3 loads, 3 SLICEs
      Net MD_inst/scol_5__N_333: 4 loads, 4 SLICEs
   Top 10 highest fanout non-clock nets:
      Net n4556: 29 loads
      Net curr_state[0]: 28 loads
      Net curr_state[1]: 28 loads
      Net VCC_net: 26 loads
      Net impact_inst/n3156: 21 loads
      Net piece_sel_pg_4__N_487: 20 loads
      Net n633: 18 loads
      Net w_enable_piece_sig[0]: 18 loads
      Net write_piece_N_253: 17 loads
      Net w_enable_piece_sig[1]: 17 loads

Running physical design DRC...

Loading udb::Database ...
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 77 MB


timing -sethld -v 10 -u 10 -endpoints 10  -nperend 1 -html -rpt "ImpactAttempt04_29_impl_1.tw1" "ImpactAttempt04_29_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ImpactAttempt04_29_impl_1.tw1 ImpactAttempt04_29_impl_1.udb -gui
Starting design reading...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
Loading udb::Database ...
Successfully loading udb, 0.03 seconds


Starting design annotation....



Starting full timing analysis...

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 90 MB


par -f "ImpactAttempt04_29_impl_1.p2t" "ImpactAttempt04_29_impl_1_map.udb" "ImpactAttempt04_29_impl_1.udb"

Lattice Place and Route Report for Design "ImpactAttempt04_29_impl_1_map.udb"
Mon Apr 29 14:36:01 2019

PAR: Place And Route Radiant (64-bit) 1.0.0.350.6.
Command Line: par -w -t 1 -exp parPathBased=ON \
	ImpactAttempt04_29_impl_1_map.udb ImpactAttempt04_29_impl_1_par.dir/5_1.udb 

Loading ImpactAttempt04_29_impl_1_map.udb ...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
Design:  Main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V

WARNING: udb::Constraint "create_clock -name {hsosc_inst/CLKHF} -period 20.8333 [get_pins hsosc_inst/CLKHF]" does not have corresponding tmConstraint. Please check if the resource objects of the constraint are valid carefully!
Number of Signals: 927
Number of Connections: 2519
Device utilization summary:

   SLICE (est.)     307/2640         11% used
     LUT            581/5280         11% used
     REG            228/5280          4% used
   PIO               16/56           28% used
                     16/36           44% bonded
   IOLOGIC            2/56            3% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              1/1           100% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                5/30           16% used
   PLL                0/1             0% used
   RGBOUTBUF          0/3             0% used
   I3C                2/2           100% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   16 out of 16 pins locked (100% locked).
Finished Placer Phase 0 (HIER).  CPU time: 1 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 2 secs , REAL time: 2 secs 

Starting Placer Phase 1. REAL time: 2 secs 
..  ..
....................

Placer score = 97253.

Device SLICE utilization summary after final SLICE packing:
   SLICE            306/2640         11% used

Finished Placer Phase 1.  CPU time: 11 secs , REAL time: 11 secs 

Starting Placer Phase 2.
.

Placer score =  126000
Finished Placer Phase 2.  CPU time: 11 secs , REAL time: 11 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "clk" from comp "hsosc_inst" on site "HFOSC_R1C32", clk load = 3, ce load = 0, sr load = 0
  PRIMARY "matrix_clk_c" from Q0 on comp "SLICE_61" on site "R13C2D", clk load = 132, ce load = 0, sr load = 0

  PRIMARY  : 2 out of 8 (25%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   16 out of 56 (28.6%) PIO sites used.
   16 out of 36 (44.4%) bonded PIO sites used.
   Number of PIO comps: 16; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 6 / 14 ( 42%) | 3.3V       |            |            |
| 1        | 7 / 14 ( 50%) | 3.3V       |            |            |
| 2        | 3 / 8 ( 37%)  | 3.3V       |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 11 secs , REAL time: 11 secs 

Writing design to file ImpactAttempt04_29_impl_1_par.dir/5_1.udb ...


Start NBR router at 14:36:13 04/29/19

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
WARNING - The driver of primary clock signal matrix_clk_c is placed in a location (R13C2D.Q0) that cannot drive the primary clock tree with dedicated routing resources. Some general routing resources may be used and this clock may suffer from excessive skew or delay.Preassignment Summary:
--------------------------------------------------------------------------------
295 connections routed with dedicated routing resources
2 global clock signals routed
298 connections routed (of 2420 total) (12.31%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (2 used out of 8 available):
#4  Signal "clk"
       Clock   loads: 3     out of     3 routed (100.00%)
#5  Signal "matrix_clk_c"
       Clock   loads: 0     out of   132 routed (  0.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
Other clocks:
    Signal "nes_inst/cnt[8]"
       Clock   loads: 0     out of     4 routed (  0.00%)
       Data    loads: 0     out of     2 routed (  0.00%)

WARNING - The following clock signals are routed with generic routing resources and may suffer from excessive delay and/or skew:"&#xA;---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
    TimerIf::skewscore 0

Start NBR section for initial routing at 14:36:14 04/29/19
Level 4, iteration 1
37(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 20827.956ns/0.000ns; real time: 2 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 14:36:15 04/29/19
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 20827.956ns/0.000ns; real time: 2 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 20827.956ns/0.000ns; real time: 2 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 20827.956ns/0.000ns; real time: 2 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 20827.956ns/0.000ns; real time: 2 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 14:36:15 04/29/19
FALSE ARC LibDelays : 0, 0, 16, 0

Start NBR section for re-routing at 14:36:16 04/29/19
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 3 secs 

Start NBR section for post-routing at 14:36:16 04/29/19

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only.


FALSE ARC LibDelays : 0, 0, 16, 0
---------------------------------------------------------
Clock routing summary:
Primary clocks (2 used out of 8 available):
#4  Signal "clk"
       Clock   loads: 3     out of     3 routed (100.00%)
#5  Signal "matrix_clk_c"
       Clock   loads: 132   out of   132 routed (100.00%)
       Data    loads: 1     out of     1 routed (100.00%)
Other clocks:
    Signal "nes_inst/cnt[8]"
       Clock   loads: 4     out of     4 routed (100.00%)
       Data    loads: 2     out of     2 routed (100.00%)

WARNING - The following clock signals are routed with generic routing resources and may suffer from excessive delay and/or skew:"&#xA;---------------------------------------------------------
Total CPU time 7 secs 
Total REAL time: 7 secs 
Completely routed.
End of route.  2420 routed (100.00%); 0 unrouted.

Writing design to file ImpactAttempt04_29_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 20827.956
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 3.417
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 19 secs 
Total REAL Time: 19 secs 
Peak Memory Usage: 144 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10  -nperend 1 -html -rpt "ImpactAttempt04_29_impl_1.twr" "ImpactAttempt04_29_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ImpactAttempt04_29_impl_1.twr ImpactAttempt04_29_impl_1.udb -gui
Starting design reading...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
Loading udb::Database ...
Successfully loading udb, 0.06 seconds


Starting design annotation....



Starting full timing analysis...

STA Runtime and Peak Memory Usage :
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 117 MB


bitgen -w "ImpactAttempt04_29_impl_1.udb" -f "ImpactAttempt04_29_impl_1.t2b" 
Loading ImpactAttempt04_29_impl_1.udb ...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.


BITGEN: Bitstream Generator Radiant (64-bit) 1.0.0.350.6
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:\Users\stone\my_designs\ImpactAttempt04_29\impl_1\ImpactAttempt04_29_impl_1.bin".

backanno "ImpactAttempt04_29_impl_1.udb" -n Verilog  -o "ImpactAttempt04_29_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant (64-bit) 1.0.0.350.6
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist based on the ImpactAttempt04_29_impl_1 design file.

Device performance grade changed to High-Performance_1.2V.
Loading ImpactAttempt04_29_impl_1.udb ...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
Writing Verilog netlist to file ImpactAttempt04_29_impl_1_vo.vo
Writing SDF timing to file ImpactAttempt04_29_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
