description = "SerDes Configuration"
[[register]]
  name = "L0_TX_ANA_TM_18"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000002"
  offset = "0x00000048"
  [[register.field]]
    name = "TX_ANA_TM_18_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PIPE_TX_DEEMPH_7_0"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_TX_ANA_TM_117"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000001D4"
  [[register.field]]
    name = "TX_ANA_TM_117_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "MULTILANE_BYP1_7_6_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "TX_PCIE_4X_CFG_EN"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_PCIE_4X_CFG_EN"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "TX_PCIE_2X_CFG_EN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_PCIE_2X_CFG_EN"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TX_DP_MULTILANE_CFG_EN"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DP_MULTILANE_CFG_EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_TX_ANA_TM_118"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000001D8"
  [[register.field]]
    name = "TX_ANA_TM_118_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_BYP30_7_4_RSVD"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_17_12"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_11_6"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_5_0"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_17_0"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_TXPMA_ST_0"
  type = "ro"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000001"
  offset = "0x00000B00"
  [[register.field]]
    name = "TXPMA_ST_0_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TX_PHY_MODE"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "TX_PHY_GEAR"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "L0_TXPMA_ST_3"
  type = "ro"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000020"
  offset = "0x00000B0C"
  [[register.field]]
    name = "TXPMA_ST_3_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_ST3_7_6_SPARE"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "TX_LSEG_DN_RESCAL_CODE"
    bits = "5:0"
    type = "ro"
[[register]]
  name = "L0_TXPMA_ST_4"
  type = "ro"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000020"
  offset = "0x00000B10"
  [[register.field]]
    name = "TXPMA_ST_4_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_ST4_7_6_SPARE"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "TX_USEG_DP_RESCAL_CODE"
    bits = "5:0"
    type = "ro"
[[register]]
  name = "L0_TXPMD_TM_45"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00000CB4"
  [[register.field]]
    name = "TXPMD_TM_45_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_DP_BYP0_7_6_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DP_TM_TX_DP_ENABLE_POST2_PATH"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_OVRD_DP_ENABLE_POST2_PATH"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_DP_ENABLE_POST1_PATH"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_OVRD_DP_ENABLE_POST1_PATH"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_DP_ENABLE_MAIN_PATH"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_OVRD_DP_ENABLE_MAIN_PATH"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_TXPMD_TM_48"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00000CC0"
  [[register.field]]
    name = "TXPMD_TM_48_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_MISC2_7_6_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_RESULTANT_MARGINING_FACTOR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "TM_RESULTANT_MARGINING_FACTOR"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "L0_TM_ANA_BYP_12"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000102C"
  [[register.field]]
    name = "TM_ANA_BYP_12_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UPHY_PSO_HSRXDIG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PSO_HSRXDIG"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "UPHY_PDN_HS_DES"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PDN_HS_DES"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "UPHY_RST_GF_MUX"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_RST_GF_MUX"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "UPHY_ENABLE_CDR"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_ENABLE_CDR"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_TM_ANA_BYP_15"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00001038"
  [[register.field]]
    name = "TM_ANA_BYP_15_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UPHY_ENABLE_LOW_LEAKAGE"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_ENABLE_LOW_LEAKAGE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "UPHY_PD_SAMP_C2C"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PD_SAMP_C2C"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "UPHY_PSO_CORE_EQ"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PSO_CORE_EQ"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "UPHY_PSO_IO_EQ"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PSO_IO_EQ"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_TM_DIG_6"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000106C"
  [[register.field]]
    name = "TM_DIG_6_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "FORCE_BYPASS_ON_ERR"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "SUPPRESS_ERR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BYPASS_OHC"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BYPASS_DECODER"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_BYPASS_DEC"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "BYPASS_DESCRAM"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_BYPASS_DESCRAM"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_TM_DIG_8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00001074"
  [[register.field]]
    name = "TM_DIG_8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "EYESURF_ENABLE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "USE_EB_IN_MPHY"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "BYPASS_EB"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "EB_MODE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_EB_MODE"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_TM_DIG_10"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000001"
  offset = "0x0000107C"
  [[register.field]]
    name = "TM_DIG_10_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "CDR_BIT_LOCK_TIME"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "L0_TM_DIG_21"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000010A8"
  [[register.field]]
    name = "TM_DIG_21_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "COMMA_LOCATION_RST"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SSC_WAIT_CNT"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "COMMA_PRE_LOCK_THRESH"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "L0_TM_AUX_0"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000010CC"
  [[register.field]]
    name = "TM_AUX_0_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "BIT_0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "BIT_1"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "BIT_2"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BIT_3"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BIT_4"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "BIT_5"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "BIT_6"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "BIT_7"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_TM_MISC2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000189C"
  [[register.field]]
    name = "TM_MISC2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_CAL_BYPASS_COUNTS"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "PWR_SEQ_SAMP_CAL_ALWAYS"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PWR_SEQ_BYP_CAL_DONE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "PWR_SEQ_BYP_CAL_DONE_VAL"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SAMP_BYPASS_CAL_TO_EQ"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "SAMP_BYPASS_CAL_TO_EQ_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "UNUSED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "L0_TM_IQ_ILL1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000018F8"
  [[register.field]]
    name = "TM_IQ_ILL1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CALCODE_F0"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_TM_IQ_ILL2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000018FC"
  [[register.field]]
    name = "TM_IQ_ILL2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CALCODE_F1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_TM_IQ_ILL3"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00001900"
  [[register.field]]
    name = "TM_IQ_ILL3_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CALCODE_F2"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_TM_IQ_ILL8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00001914"
  [[register.field]]
    name = "TM_IQ_ILL8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_POLYTRIM_VAL"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_TM_IQ_ILL9"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00001918"
  [[register.field]]
    name = "TM_IQ_ILL9_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UNUSED"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_LFEN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_IQ_LFEN_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CNSTGMTRIM"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_IQ_POLYTIM"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_TM_E_ILL1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00001924"
  [[register.field]]
    name = "TM_E_ILL1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_CALCODE_F0"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_TM_E_ILL2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00001928"
  [[register.field]]
    name = "TM_E_ILL2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_CALCODE_F1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_TM_E_ILL3"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000192C"
  [[register.field]]
    name = "TM_E_ILL3_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_CALCODE_F2"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_TM_E_ILL8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00001940"
  [[register.field]]
    name = "TM_E_ILL8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_POLYTRIM_VAL"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_TM_E_ILL9"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00001944"
  [[register.field]]
    name = "TM_E_ILL9_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UNUSED"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_LFEN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_E_LFEN_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_E_CNSTGMTRIM"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_E_POLYTIM"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_TM_EQ0"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000194C"
  [[register.field]]
    name = "TM_EQ0_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "EQ_STG1_RL_PROG_MSB"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "EQ_STG1_CTRL_BYP"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_CTRL_BYP"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "EQ_ADAPTATION_FORCE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "EQ_ADAPTATION_FORCE_VAL"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "EQ_ISOURCE_EN_VAL"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "L0_TM_EQ1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00001950"
  [[register.field]]
    name = "TM_EQ1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "EQ_STG1_PREAMP_MODE_VAL"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "EQ_STG1_RL_PROG"
    bits = "6:5"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_CM_PROG"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_PREAMP_MODE_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_RL_PROG"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "L0_TM_ILL8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000002"
  offset = "0x00001980"
  [[register.field]]
    name = "TM_ILL8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_CAL_ITER_WAIT"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_TM_ILL11"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000198C"
  [[register.field]]
    name = "TM_ILL11_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "G2A_PCIEG1_PLL_CTR_11_8_BYP_VAL"
    bits = "7:4"
    type = "rw"
  [[register.field]]
    name = "G2B_PLL_CTR_11_8_BYP_VAL"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "L0_TM_ILL12"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00001990"
  [[register.field]]
    name = "TM_ILL12_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "G1A_PLL_CTR_BYP_VAL"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_TM_RST_DLY"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000019A4"
  [[register.field]]
    name = "TM_RST_DLY_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "APB_RST_DLY"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_TM_ILL15"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000019A8"
  [[register.field]]
    name = "TM_ILL15_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_CAL_REF_CTR_MSB_REG1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_TM_CDR5"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00001C14"
  [[register.field]]
    name = "TM_CDR5_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "FPHL_FSM_ACC_CYCLES"
    bits = "7:5"
    type = "rw"
  [[register.field]]
    name = "FFL_PH0_INT_GAIN"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "L0_TM_CDR16"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00001C40"
  [[register.field]]
    name = "TM_CDR16_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UNUSED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "FFL_PH0_PROP_GAIN"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "L0_TM_PLL_DIG_37"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00002094"
  [[register.field]]
    name = "TM_PLL_DIG_37_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TM_COARSE_CODE_SAT_VALUE_LSB"
    bits = "7:5"
    type = "rw"
  [[register.field]]
    name = "TM_ENABLE_COARSE_SATURATION"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "W_SPARE_OUTPUTS"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TM_FORCE_EN_IP_DIV_BYPASS"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "TM_EN_IP_DIV_BYPASS"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_PLL_FBDIV_FRAC_3_MSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00002360"
  [[register.field]]
    name = "PLL_FBDIV_FRAC_3_MSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PLL_FBDIV_FRAC_3_MSV_RSVD"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_EN_FRAC"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "TM_EN_FRAC"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FBDIV_FRAC_3_MSB_RSVD"
    bits = "4:3"
    type = "ro"
  [[register.field]]
    name = "FBDIV_FRAC_3_MSB"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "L0_PLL_SS_STEPS_0_LSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00002368"
  [[register.field]]
    name = "PLL_SS_STEPS_0_LSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_NUM_OF_STEPS_0_LSB"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_PLL_SS_STEPS_1_MSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000236C"
  [[register.field]]
    name = "PLL_SS_STEPS_1_MSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_NUM_OF_STEPS_1_MSB_RSVD"
    bits = "7:3"
    type = "ro"
  [[register.field]]
    name = "SS_NUM_OF_STEPS_1_MSB"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "L0_PLL_SS_STEP_SIZE_0_LSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00002370"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_0_LSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_STEP_SIZE_0_LSB"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_PLL_SS_STEP_SIZE_1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00002374"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_STEP_SIZE_1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_PLL_SS_STEP_SIZE_2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00002378"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_STEP_SIZE_2"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L0_PLL_SS_STEP_SIZE_3_MSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000237C"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_3_MSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_EN_SS"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "TM_EN_SS"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "FORCE_SS_NUM_OF_STEPS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_SS_STEP_SIZE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SS_SPREAD_TYPE"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "SS_STEP_SIZE_3_MSB"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "L0_PLL_STATUS_READ_1"
  type = "ro"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000001"
  offset = "0x000023E4"
  [[register.field]]
    name = "PLL_STATUS_READ_1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PLL_STATUS_READ_1_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "PLL_START_LOOP_STATUS_READ"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "PLL_LOCK_STATUS_READ"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "PLL_COARSE_DONE_STATUS_READ"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "PLL_COARSE_CODE_MSB_STATUS_READ"
    bits = "2:0"
    type = "ro"
[[register]]
  name = "L0_L0_REF_CLK_SEL"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000080"
  offset = "0x00002860"
  [[register.field]]
    name = "L0_REF_CLK_SEL_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "L0_REF_CLK_LCL_SEL"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "L0_REFCLK_SEL_6_RSVD"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "L0_REFCLK_SEL_5_RSVD"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "L0_REF_CLK_SEL_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "L0_REF_CLK_SEL_3"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "L0_REF_CLK_SEL_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_REF_CLK_SEL_1"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "L0_REF_CLK_SEL_0"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_L1_REF_CLK_SEL"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000080"
  offset = "0x00002864"
  [[register.field]]
    name = "L1_REF_CLK_SEL_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "L1_REF_CLK_LCL_SEL"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "L1_REFCLK_SEL_6_RSVD"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "L1_REFCLK_SEL_5_RSVD"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "L1_REF_CLK_SEL_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "L1_REF_CLK_SEL_3"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "L1_REF_CLK_SEL_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L1_REF_CLK_SEL_1"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "L1_REF_CLK_SEL_0"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_L2_REF_CLK_SEL"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000080"
  offset = "0x00002868"
  [[register.field]]
    name = "L2_REF_CLK_SEL_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "L2_REF_CLK_LCL_SEL"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "L2_REFCLK_SEL_6_RSVD"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "L2_REFCLK_SEL_5_RSVD"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "L2_REF_CLK_SEL_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "L2_REF_CLK_SEL_3"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "L2_REF_CLK_SEL_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L2_REF_CLK_SEL_1"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "L2_REF_CLK_SEL_0"
    bits = "0"
    type = "rw"
[[register]]
  name = "L0_L3_REF_CLK_SEL"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000080"
  offset = "0x0000286C"
  [[register.field]]
    name = "L3_REF_CLK_SEL_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "L3_REF_CLK_LCL_SEL"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "L3_REFCLK_SEL_6_RSVD"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "L3_REFCLK_SEL_5_RSVD"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "L3_REF_CLK_SEL_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "L3_REF_CLK_SEL_3"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "L3_REF_CLK_SEL_2"
  bits = "2"
  type = "rw"
[[register.field]]
name = "L3_REF_CLK_SEL_1"
bits = "1"
type = "rw"
[[register.field]]
name = "L3_REF_CLK_SEL_0"
bits = "0"
type = "rw"
[[register]]
name = "UNKNOWN0"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x0000289C"
[[register]]
name = "POWER_GOOD"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x00002B1C"


[[register]]
name = "L1_TX_ANA_TM_18"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000002"
offset = "0x00004048"
[[register.field]]
name = "TX_ANA_TM_18_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PIPE_TX_DEEMPH_7_0"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_TX_ANA_TM_117"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000041D4"
  [[register.field]]
    name = "TX_ANA_TM_117_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "MULTILANE_BYP1_7_6_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "TX_PCIE_4X_CFG_EN"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_PCIE_4X_CFG_EN"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "TX_PCIE_2X_CFG_EN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_PCIE_2X_CFG_EN"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TX_DP_MULTILANE_CFG_EN"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DP_MULTILANE_CFG_EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "L1_TX_ANA_TM_118"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000041D8"
  [[register.field]]
    name = "TX_ANA_TM_118_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_BYP30_7_4_RSVD"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_17_12"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_11_6"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_5_0"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_17_0"
    bits = "0"
    type = "rw"
[[register]]
  name = "L1_TXPMA_ST_0"
  type = "ro"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000001"
  offset = "0x00004B00"
  [[register.field]]
    name = "TXPMA_ST_0_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TX_PHY_MODE"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "TX_PHY_GEAR"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "L1_TXPMA_ST_4"
  type = "ro"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000020"
  offset = "0x00004B10"
  [[register.field]]
    name = "TXPMA_ST_4_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_ST4_7_6_SPARE"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "TX_USEG_DP_RESCAL_CODE"
    bits = "5:0"
    type = "ro"
[[register]]
  name = "L1_TXPMD_TM_45"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00004CB4"
  [[register.field]]
    name = "TXPMD_TM_45_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_DP_BYP0_7_6_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DP_TM_TX_DP_ENABLE_POST2_PATH"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_OVRD_DP_ENABLE_POST2_PATH"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_DP_ENABLE_POST1_PATH"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_OVRD_DP_ENABLE_POST1_PATH"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_DP_ENABLE_MAIN_PATH"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_OVRD_DP_ENABLE_MAIN_PATH"
    bits = "0"
    type = "rw"
[[register]]
  name = "L1_TXPMD_TM_48"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00004CC0"
  [[register.field]]
    name = "TXPMD_TM_48_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_MISC2_7_6_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_RESULTANT_MARGINING_FACTOR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "TM_RESULTANT_MARGINING_FACTOR"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "L1_TM_ANA_BYP_12"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000502C"
  [[register.field]]
    name = "TM_ANA_BYP_12_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UPHY_PSO_HSRXDIG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PSO_HSRXDIG"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "UPHY_PDN_HS_DES"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PDN_HS_DES"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "UPHY_RST_GF_MUX"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_RST_GF_MUX"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "UPHY_ENABLE_CDR"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_ENABLE_CDR"
    bits = "0"
    type = "rw"
[[register]]
  name = "L1_TM_ANA_BYP_15"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00005038"
  [[register.field]]
    name = "TM_ANA_BYP_15_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UPHY_ENABLE_LOW_LEAKAGE"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_ENABLE_LOW_LEAKAGE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "UPHY_PD_SAMP_C2C"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PD_SAMP_C2C"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "UPHY_PSO_CORE_EQ"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PSO_CORE_EQ"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "UPHY_PSO_IO_EQ"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PSO_IO_EQ"
    bits = "0"
    type = "rw"
[[register]]
  name = "L1_TM_DIG_6"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000506C"
  [[register.field]]
    name = "TM_DIG_6_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "FORCE_BYPASS_ON_ERR"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "SUPPRESS_ERR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BYPASS_OHC"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BYPASS_DECODER"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_BYPASS_DEC"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "BYPASS_DESCRAM"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_BYPASS_DESCRAM"
    bits = "0"
    type = "rw"
[[register]]
  name = "L1_TM_DIG_8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00005074"
  [[register.field]]
    name = "TM_DIG_8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "EYESURF_ENABLE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "USE_EB_IN_MPHY"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "BYPASS_EB"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "EB_MODE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_EB_MODE"
    bits = "0"
    type = "rw"
[[register]]
  name = "L1_TM_DIG_10"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000001"
  offset = "0x0000507C"
  [[register.field]]
    name = "TM_DIG_10_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "CDR_BIT_LOCK_TIME"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "L1_TM_DIG_21"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000050A8"
  [[register.field]]
    name = "TM_DIG_21_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "COMMA_LOCATION_RST"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SSC_WAIT_CNT"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "COMMA_PRE_LOCK_THRESH"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "L1_TM_AUX_0"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000050CC"
  [[register.field]]
    name = "TM_AUX_0_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "BIT_0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "BIT_1"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "BIT_2"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BIT_3"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BIT_4"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "BIT_5"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "BIT_6"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "BIT_7"
    bits = "0"
    type = "rw"
[[register]]
  name = "L1_TM_MISC2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000589C"
  [[register.field]]
    name = "TM_MISC2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_CAL_BYPASS_COUNTS"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "PWR_SEQ_SAMP_CAL_ALWAYS"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PWR_SEQ_BYP_CAL_DONE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "PWR_SEQ_BYP_CAL_DONE_VAL"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SAMP_BYPASS_CAL_TO_EQ"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "SAMP_BYPASS_CAL_TO_EQ_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "UNUSED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "L1_TM_IQ_ILL1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000058F8"
  [[register.field]]
    name = "TM_IQ_ILL1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CALCODE_F0"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_TM_IQ_ILL2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000058FC"
  [[register.field]]
    name = "TM_IQ_ILL2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CALCODE_F1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_TM_IQ_ILL3"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00005900"
  [[register.field]]
    name = "TM_IQ_ILL3_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CALCODE_F2"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_TM_IQ_ILL8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00005914"
  [[register.field]]
    name = "TM_IQ_ILL8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_POLYTRIM_VAL"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_TM_IQ_ILL9"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00005918"
  [[register.field]]
    name = "TM_IQ_ILL9_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UNUSED"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_LFEN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_IQ_LFEN_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CNSTGMTRIM"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_IQ_POLYTIM"
    bits = "0"
    type = "rw"
[[register]]
  name = "L1_TM_E_ILL1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00005924"
  [[register.field]]
    name = "TM_E_ILL1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_CALCODE_F0"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_TM_E_ILL2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00005928"
  [[register.field]]
    name = "TM_E_ILL2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_CALCODE_F1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_TM_E_ILL3"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000592C"
  [[register.field]]
    name = "TM_E_ILL3_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_CALCODE_F2"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_TM_E_ILL8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00005940"
  [[register.field]]
    name = "TM_E_ILL8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_POLYTRIM_VAL"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_TM_E_ILL9"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00005944"
  [[register.field]]
    name = "TM_E_ILL9_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UNUSED"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_LFEN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_E_LFEN_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_E_CNSTGMTRIM"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_E_POLYTIM"
    bits = "0"
    type = "rw"
[[register]]
  name = "L1_TM_EQ0"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000594C"
  [[register.field]]
    name = "TM_EQ0_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "EQ_STG1_RL_PROG_MSB"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "EQ_STG1_CTRL_BYP"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_CTRL_BYP"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "EQ_ADAPTATION_FORCE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "EQ_ADAPTATION_FORCE_VAL"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "EQ_ISOURCE_EN_VAL"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "L1_TM_EQ1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00005950"
  [[register.field]]
    name = "TM_EQ1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "EQ_STG1_PREAMP_MODE_VAL"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "EQ_STG1_RL_PROG"
    bits = "6:5"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_CM_PROG"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_PREAMP_MODE_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_RL_PROG"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "L1_TM_ILL8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000002"
  offset = "0x00005980"
  [[register.field]]
    name = "TM_ILL8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_CAL_ITER_WAIT"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_TM_ILL11"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000598C"
  [[register.field]]
    name = "TM_ILL11_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "G2A_PCIEG1_PLL_CTR_11_8_BYP_VAL"
    bits = "7:4"
    type = "rw"
  [[register.field]]
    name = "G2B_PLL_CTR_11_8_BYP_VAL"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "L1_TM_ILL12"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00005990"
  [[register.field]]
    name = "TM_ILL12_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "G1A_PLL_CTR_BYP_VAL"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_TM_RST_DLY"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000059A4"
  [[register.field]]
    name = "TM_RST_DLY_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "APB_RST_DLY"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_TM_ILL15"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000059A8"
  [[register.field]]
    name = "TM_ILL15_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_CAL_REF_CTR_MSB_REG1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_TM_CDR5"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00005C14"
  [[register.field]]
    name = "TM_CDR5_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "FPHL_FSM_ACC_CYCLES"
    bits = "7:5"
    type = "rw"
  [[register.field]]
    name = "FFL_PH0_INT_GAIN"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "L1_TM_CDR16"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00005C40"
  [[register.field]]
    name = "TM_CDR16_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UNUSED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "FFL_PH0_PROP_GAIN"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "L1_TM_PLL_DIG_37"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00006094"
  [[register.field]]
    name = "TM_PLL_DIG_37_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TM_COARSE_CODE_SAT_VALUE_LSB"
    bits = "7:5"
    type = "rw"
  [[register.field]]
    name = "TM_ENABLE_COARSE_SATURATION"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "W_SPARE_OUTPUTS"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TM_FORCE_EN_IP_DIV_BYPASS"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "TM_EN_IP_DIV_BYPASS"
    bits = "0"
    type = "rw"
[[register]]
  name = "L1_PLL_FBDIV_FRAC_3_MSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00006360"
  [[register.field]]
    name = "PLL_FBDIV_FRAC_3_MSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PLL_FBDIV_FRAC_3_MSV_RSVD"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_EN_FRAC"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "TM_EN_FRAC"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FBDIV_FRAC_3_MSB_RSVD"
    bits = "4:3"
    type = "ro"
  [[register.field]]
    name = "FBDIV_FRAC_3_MSB"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "L1_PLL_SS_STEPS_0_LSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00006368"
  [[register.field]]
    name = "PLL_SS_STEPS_0_LSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_NUM_OF_STEPS_0_LSB"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_PLL_SS_STEPS_1_MSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000636C"
  [[register.field]]
    name = "PLL_SS_STEPS_1_MSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_NUM_OF_STEPS_1_MSB_RSVD"
    bits = "7:3"
    type = "ro"
  [[register.field]]
    name = "SS_NUM_OF_STEPS_1_MSB"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "L1_PLL_SS_STEP_SIZE_0_LSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00006370"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_0_LSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_STEP_SIZE_0_LSB"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_PLL_SS_STEP_SIZE_1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00006374"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_STEP_SIZE_1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_PLL_SS_STEP_SIZE_2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00006378"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_STEP_SIZE_2"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L1_PLL_SS_STEP_SIZE_3_MSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000637C"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_3_MSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_EN_SS"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "TM_EN_SS"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "FORCE_SS_NUM_OF_STEPS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_SS_STEP_SIZE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SS_SPREAD_TYPE"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "SS_STEP_SIZE_3_MSB"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "L1_PLL_STATUS_READ_1"
  type = "ro"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000001"
  offset = "0x000063E4"
  [[register.field]]
    name = "PLL_STATUS_READ_1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PLL_STATUS_READ_1_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "PLL_START_LOOP_STATUS_READ"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "PLL_LOCK_STATUS_READ"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "PLL_COARSE_DONE_STATUS_READ"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "PLL_COARSE_CODE_MSB_STATUS_READ"
    bits = "2:0"
    type = "ro"
[[register]]
  name = "L2_TX_ANA_TM_18"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000002"
  offset = "0x00008048"
  [[register.field]]
    name = "TX_ANA_TM_18_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PIPE_TX_DEEMPH_7_0"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_TX_ANA_TM_117"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000081D4"
  [[register.field]]
    name = "TX_ANA_TM_117_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "MULTILANE_BYP1_7_6_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "TX_PCIE_4X_CFG_EN"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_PCIE_4X_CFG_EN"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "TX_PCIE_2X_CFG_EN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_PCIE_2X_CFG_EN"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TX_DP_MULTILANE_CFG_EN"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DP_MULTILANE_CFG_EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_TX_ANA_TM_118"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000081D8"
  [[register.field]]
    name = "TX_ANA_TM_118_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_BYP30_7_4_RSVD"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_17_12"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_11_6"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_5_0"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_17_0"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_TXPMA_ST_0"
  type = "ro"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000001"
  offset = "0x00008B00"
  [[register.field]]
    name = "TXPMA_ST_0_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TX_PHY_MODE"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "TX_PHY_GEAR"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "L2_TXPMA_ST_4"
  type = "ro"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000020"
  offset = "0x00008B10"
  [[register.field]]
    name = "TXPMA_ST_4_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_ST4_7_6_SPARE"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "TX_USEG_DP_RESCAL_CODE"
    bits = "5:0"
    type = "ro"
[[register]]
  name = "L2_TXPMD_TM_45"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00008CB4"
  [[register.field]]
    name = "TXPMD_TM_45_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_DP_BYP0_7_6_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DP_TM_TX_DP_ENABLE_POST2_PATH"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_OVRD_DP_ENABLE_POST2_PATH"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_DP_ENABLE_POST1_PATH"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_OVRD_DP_ENABLE_POST1_PATH"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_DP_ENABLE_MAIN_PATH"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_OVRD_DP_ENABLE_MAIN_PATH"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_TXPMD_TM_48"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00008CC0"
  [[register.field]]
    name = "TXPMD_TM_48_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_MISC2_7_6_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_RESULTANT_MARGINING_FACTOR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "TM_RESULTANT_MARGINING_FACTOR"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "L2_TM_ANA_BYP_12"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000902C"
  [[register.field]]
    name = "TM_ANA_BYP_12_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UPHY_PSO_HSRXDIG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PSO_HSRXDIG"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "UPHY_PDN_HS_DES"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PDN_HS_DES"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "UPHY_RST_GF_MUX"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_RST_GF_MUX"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "UPHY_ENABLE_CDR"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_ENABLE_CDR"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_TM_ANA_BYP_15"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00009038"
  [[register.field]]
    name = "TM_ANA_BYP_15_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UPHY_ENABLE_LOW_LEAKAGE"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_ENABLE_LOW_LEAKAGE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "UPHY_PD_SAMP_C2C"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PD_SAMP_C2C"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "UPHY_PSO_CORE_EQ"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PSO_CORE_EQ"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "UPHY_PSO_IO_EQ"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PSO_IO_EQ"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_TM_DIG_6"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000906C"
  [[register.field]]
    name = "TM_DIG_6_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "FORCE_BYPASS_ON_ERR"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "SUPPRESS_ERR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BYPASS_OHC"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BYPASS_DECODER"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_BYPASS_DEC"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "BYPASS_DESCRAM"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_BYPASS_DESCRAM"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_TM_DIG_8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00009074"
  [[register.field]]
    name = "TM_DIG_8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "EYESURF_ENABLE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "USE_EB_IN_MPHY"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "BYPASS_EB"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "EB_MODE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_EB_MODE"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_TM_DIG_10"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000001"
  offset = "0x0000907C"
  [[register.field]]
    name = "TM_DIG_10_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "CDR_BIT_LOCK_TIME"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "L2_TM_DIG_21"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000090A8"
  [[register.field]]
    name = "TM_DIG_21_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "COMMA_LOCATION_RST"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SSC_WAIT_CNT"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "COMMA_PRE_LOCK_THRESH"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "L2_TM_AUX_0"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000090CC"
  [[register.field]]
    name = "TM_AUX_0_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "BIT_0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "BIT_1"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "BIT_2"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BIT_3"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BIT_4"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "BIT_5"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "BIT_6"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "BIT_7"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_TM_MISC2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000989C"
  [[register.field]]
    name = "TM_MISC2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_CAL_BYPASS_COUNTS"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "PWR_SEQ_SAMP_CAL_ALWAYS"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PWR_SEQ_BYP_CAL_DONE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "PWR_SEQ_BYP_CAL_DONE_VAL"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SAMP_BYPASS_CAL_TO_EQ"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "SAMP_BYPASS_CAL_TO_EQ_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "UNUSED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "L2_TM_IQ_ILL1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000098F8"
  [[register.field]]
    name = "TM_IQ_ILL1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CALCODE_F0"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_TM_IQ_ILL2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000098FC"
  [[register.field]]
    name = "TM_IQ_ILL2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CALCODE_F1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_TM_IQ_ILL3"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00009900"
  [[register.field]]
    name = "TM_IQ_ILL3_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CALCODE_F2"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_TM_IQ_ILL8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00009914"
  [[register.field]]
    name = "TM_IQ_ILL8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_POLYTRIM_VAL"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_TM_IQ_ILL9"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00009918"
  [[register.field]]
    name = "TM_IQ_ILL9_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UNUSED"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_LFEN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_IQ_LFEN_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CNSTGMTRIM"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_IQ_POLYTIM"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_TM_E_ILL1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00009924"
  [[register.field]]
    name = "TM_E_ILL1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_CALCODE_F0"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_TM_E_ILL2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00009928"
  [[register.field]]
    name = "TM_E_ILL2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_CALCODE_F1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_TM_E_ILL3"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000992C"
  [[register.field]]
    name = "TM_E_ILL3_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_CALCODE_F2"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_TM_E_ILL8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00009940"
  [[register.field]]
    name = "TM_E_ILL8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_POLYTRIM_VAL"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_TM_E_ILL9"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00009944"
  [[register.field]]
    name = "TM_E_ILL9_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UNUSED"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_LFEN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_E_LFEN_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_E_CNSTGMTRIM"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_E_POLYTIM"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_TM_EQ0"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000994C"
  [[register.field]]
    name = "TM_EQ0_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "EQ_STG1_RL_PROG_MSB"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "EQ_STG1_CTRL_BYP"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_CTRL_BYP"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "EQ_ADAPTATION_FORCE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "EQ_ADAPTATION_FORCE_VAL"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "EQ_ISOURCE_EN_VAL"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "L2_TM_EQ1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00009950"
  [[register.field]]
    name = "TM_EQ1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "EQ_STG1_PREAMP_MODE_VAL"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "EQ_STG1_RL_PROG"
    bits = "6:5"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_CM_PROG"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_PREAMP_MODE_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_RL_PROG"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "L2_TM_ILL8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000002"
  offset = "0x00009980"
  [[register.field]]
    name = "TM_ILL8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_CAL_ITER_WAIT"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_TM_ILL11"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000998C"
  [[register.field]]
    name = "TM_ILL11_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "G2A_PCIEG1_PLL_CTR_11_8_BYP_VAL"
    bits = "7:4"
    type = "rw"
  [[register.field]]
    name = "G2B_PLL_CTR_11_8_BYP_VAL"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "L2_TM_ILL12"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00009990"
  [[register.field]]
    name = "TM_ILL12_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "G1A_PLL_CTR_BYP_VAL"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_TM_RST_DLY"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000099A4"
  [[register.field]]
    name = "TM_RST_DLY_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "APB_RST_DLY"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_TM_ILL15"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x000099A8"
  [[register.field]]
    name = "TM_ILL15_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_CAL_REF_CTR_MSB_REG1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_TM_CDR5"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00009C14"
  [[register.field]]
    name = "TM_CDR5_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "FPHL_FSM_ACC_CYCLES"
    bits = "7:5"
    type = "rw"
  [[register.field]]
    name = "FFL_PH0_INT_GAIN"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "L2_TM_CDR16"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x00009C40"
  [[register.field]]
    name = "TM_CDR16_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UNUSED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "FFL_PH0_PROP_GAIN"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "L2_TM_PLL_DIG_37"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000A094"
  [[register.field]]
    name = "TM_PLL_DIG_37_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TM_COARSE_CODE_SAT_VALUE_LSB"
    bits = "7:5"
    type = "rw"
  [[register.field]]
    name = "TM_ENABLE_COARSE_SATURATION"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "W_SPARE_OUTPUTS"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TM_FORCE_EN_IP_DIV_BYPASS"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "TM_EN_IP_DIV_BYPASS"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_PLL_FBDIV_FRAC_3_MSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000A360"
  [[register.field]]
    name = "PLL_FBDIV_FRAC_3_MSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PLL_FBDIV_FRAC_3_MSV_RSVD"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_EN_FRAC"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "TM_EN_FRAC"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FBDIV_FRAC_3_MSB_RSVD"
    bits = "4:3"
    type = "ro"
  [[register.field]]
    name = "FBDIV_FRAC_3_MSB"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "L2_PLL_SS_STEPS_0_LSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000A368"
  [[register.field]]
    name = "PLL_SS_STEPS_0_LSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_NUM_OF_STEPS_0_LSB"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_PLL_SS_STEPS_1_MSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000A36C"
  [[register.field]]
    name = "PLL_SS_STEPS_1_MSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_NUM_OF_STEPS_1_MSB_RSVD"
    bits = "7:3"
    type = "ro"
  [[register.field]]
    name = "SS_NUM_OF_STEPS_1_MSB"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "L2_PLL_SS_STEP_SIZE_0_LSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000A370"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_0_LSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_STEP_SIZE_0_LSB"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_PLL_SS_STEP_SIZE_1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000A374"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_STEP_SIZE_1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_PLL_SS_STEP_SIZE_2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000A378"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_STEP_SIZE_2"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L2_PLL_SS_STEP_SIZE_3_MSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000A37C"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_3_MSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_EN_SS"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "TM_EN_SS"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "FORCE_SS_NUM_OF_STEPS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_SS_STEP_SIZE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SS_SPREAD_TYPE"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "SS_STEP_SIZE_3_MSB"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "L2_PLL_STATUS_READ_1"
  type = "ro"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000001"
  offset = "0x0000A3E4"
  [[register.field]]
    name = "PLL_STATUS_READ_1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PLL_STATUS_READ_1_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "PLL_START_LOOP_STATUS_READ"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "PLL_LOCK_STATUS_READ"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "PLL_COARSE_DONE_STATUS_READ"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "PLL_COARSE_CODE_MSB_STATUS_READ"
    bits = "2:0"
    type = "ro"
[[register]]
  name = "L3_TX_ANA_TM_18"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000002"
  offset = "0x0000C048"
  [[register.field]]
    name = "TX_ANA_TM_18_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PIPE_TX_DEEMPH_7_0"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_TX_ANA_TM_117"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000C1D4"
  [[register.field]]
    name = "TX_ANA_TM_117_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "MULTILANE_BYP1_7_6_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "TX_PCIE_4X_CFG_EN"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_PCIE_4X_CFG_EN"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "TX_PCIE_2X_CFG_EN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_PCIE_2X_CFG_EN"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TX_DP_MULTILANE_CFG_EN"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DP_MULTILANE_CFG_EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TX_ANA_TM_118"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000C1D8"
  [[register.field]]
    name = "TX_ANA_TM_118_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_BYP30_7_4_RSVD"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_17_12"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_11_6"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_5_0"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_TX_DEEMPH_17_0"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TXPMA_ST_0"
  type = "ro"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000001"
  offset = "0x0000CB00"
  [[register.field]]
    name = "TXPMA_ST_0_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TX_PHY_MODE"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "TX_PHY_GEAR"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "L3_TXPMA_ST_4"
  type = "ro"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000020"
  offset = "0x0000CB10"
  [[register.field]]
    name = "TXPMA_ST_4_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_ST4_7_6_SPARE"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "TX_USEG_DP_RESCAL_CODE"
    bits = "5:0"
    type = "ro"
[[register]]
  name = "L3_TXPMD_TM_45"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000CCB4"
  [[register.field]]
    name = "TXPMD_TM_45_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_DP_BYP0_7_6_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DP_TM_TX_DP_ENABLE_POST2_PATH"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_OVRD_DP_ENABLE_POST2_PATH"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_DP_ENABLE_POST1_PATH"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_OVRD_DP_ENABLE_POST1_PATH"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_DP_ENABLE_MAIN_PATH"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "DP_TM_TX_OVRD_DP_ENABLE_MAIN_PATH"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TXPMD_TM_48"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000CCC0"
  [[register.field]]
    name = "TXPMD_TM_48_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ANA_MISC2_7_6_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_RESULTANT_MARGINING_FACTOR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "TM_RESULTANT_MARGINING_FACTOR"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "L3_TM_ANA_BYP_12"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D02C"
  [[register.field]]
    name = "TM_ANA_BYP_12_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UPHY_PSO_HSRXDIG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PSO_HSRXDIG"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "UPHY_PDN_HS_DES"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PDN_HS_DES"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "UPHY_RST_GF_MUX"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_RST_GF_MUX"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "UPHY_ENABLE_CDR"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_ENABLE_CDR"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TM_ANA_BYP_15"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D038"
  [[register.field]]
    name = "TM_ANA_BYP_15_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UPHY_ENABLE_LOW_LEAKAGE"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_ENABLE_LOW_LEAKAGE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "UPHY_PD_SAMP_C2C"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PD_SAMP_C2C"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "UPHY_PSO_CORE_EQ"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PSO_CORE_EQ"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "UPHY_PSO_IO_EQ"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_UPHY_PSO_IO_EQ"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TM_DIG_6"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D06C"
  [[register.field]]
    name = "TM_DIG_6_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "FORCE_BYPASS_ON_ERR"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "SUPPRESS_ERR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BYPASS_OHC"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BYPASS_DECODER"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "FORCE_BYPASS_DEC"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "BYPASS_DESCRAM"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_BYPASS_DESCRAM"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TM_DIG_8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D074"
  [[register.field]]
    name = "TM_DIG_8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "EYESURF_ENABLE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "USE_EB_IN_MPHY"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "BYPASS_EB"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "EB_MODE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FORCE_EB_MODE"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TM_DIG_10"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000001"
  offset = "0x0000D07C"
  [[register.field]]
    name = "TM_DIG_10_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "CDR_BIT_LOCK_TIME"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "L3_TM_DIG_21"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D0A8"
  [[register.field]]
    name = "TM_DIG_21_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "COMMA_LOCATION_RST"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SSC_WAIT_CNT"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "COMMA_PRE_LOCK_THRESH"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "L3_TM_AUX_0"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D0CC"
  [[register.field]]
    name = "TM_AUX_0_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "BIT_0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "BIT_1"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "BIT_2"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BIT_3"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BIT_4"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "BIT_5"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "BIT_6"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "BIT_7"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TM_MISC2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D89C"
  [[register.field]]
    name = "TM_MISC2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_CAL_BYPASS_COUNTS"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "PWR_SEQ_SAMP_CAL_ALWAYS"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PWR_SEQ_BYP_CAL_DONE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "PWR_SEQ_BYP_CAL_DONE_VAL"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SAMP_BYPASS_CAL_TO_EQ"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "SAMP_BYPASS_CAL_TO_EQ_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "UNUSED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "L3_TM_IQ_ILL1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D8F8"
  [[register.field]]
    name = "TM_IQ_ILL1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CALCODE_F0"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_TM_IQ_ILL2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D8FC"
  [[register.field]]
    name = "TM_IQ_ILL2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CALCODE_F1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_TM_IQ_ILL3"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D900"
  [[register.field]]
    name = "TM_IQ_ILL3_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CALCODE_F2"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_TM_IQ_ILL8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D914"
  [[register.field]]
    name = "TM_IQ_ILL8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_POLYTRIM_VAL"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_TM_IQ_ILL9"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D918"
  [[register.field]]
    name = "TM_IQ_ILL9_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UNUSED"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_IQ_LFEN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_IQ_LFEN_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_IQ_CNSTGMTRIM"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_IQ_POLYTIM"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TM_E_ILL1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D924"
  [[register.field]]
    name = "TM_E_ILL1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_CALCODE_F0"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_TM_E_ILL2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D928"
  [[register.field]]
    name = "TM_E_ILL2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_CALCODE_F1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_TM_E_ILL3"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D92C"
  [[register.field]]
    name = "TM_E_ILL3_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_CALCODE_F2"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_TM_E_ILL8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D940"
  [[register.field]]
    name = "TM_E_ILL8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_POLYTRIM_VAL"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_TM_E_ILL9"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D944"
  [[register.field]]
    name = "TM_E_ILL9_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UNUSED"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "ILL_BYPASS_E_LFEN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_E_LFEN_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_E_CNSTGMTRIM"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ILL_BYPASS_E_POLYTIM"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TM_EQ0"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D94C"
  [[register.field]]
    name = "TM_EQ0_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "EQ_STG1_RL_PROG_MSB"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "EQ_STG1_CTRL_BYP"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_CTRL_BYP"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "EQ_ADAPTATION_FORCE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "EQ_ADAPTATION_FORCE_VAL"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "EQ_ISOURCE_EN_VAL"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "L3_TM_EQ1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D950"
  [[register.field]]
    name = "TM_EQ1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "EQ_STG1_PREAMP_MODE_VAL"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "EQ_STG1_RL_PROG"
    bits = "6:5"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_CM_PROG"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_PREAMP_MODE_VAL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "EQ_STG2_RL_PROG"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "L3_TM_ILL8"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000002"
  offset = "0x0000D980"
  [[register.field]]
    name = "TM_ILL8_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_CAL_ITER_WAIT"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_TM_ILL11"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D98C"
  [[register.field]]
    name = "TM_ILL11_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "G2A_PCIEG1_PLL_CTR_11_8_BYP_VAL"
    bits = "7:4"
    type = "rw"
  [[register.field]]
    name = "G2B_PLL_CTR_11_8_BYP_VAL"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "L3_TM_ILL12"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D990"
  [[register.field]]
    name = "TM_ILL12_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "G1A_PLL_CTR_BYP_VAL"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_TM_RST_DLY"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D9A4"
  [[register.field]]
    name = "TM_RST_DLY_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "APB_RST_DLY"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_TM_ILL15"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000D9A8"
  [[register.field]]
    name = "TM_ILL15_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "ILL_CAL_REF_CTR_MSB_REG1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_TM_CDR5"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000DC14"
  [[register.field]]
    name = "TM_CDR5_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "FPHL_FSM_ACC_CYCLES"
    bits = "7:5"
    type = "rw"
  [[register.field]]
    name = "FFL_PH0_INT_GAIN"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "L3_TM_CDR16"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000DC40"
  [[register.field]]
    name = "TM_CDR16_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "UNUSED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "FFL_PH0_PROP_GAIN"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "L3_TM_PLL_DIG21"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000020"
  offset = "0x0000E054"
  [[register.field]]
    name = "TM_PLL_DIG21_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_EN_PLL_LDO_0P9_REF"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "ANA_TM_EN_PLL_0P9_FORCE_SW"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "TM_PLL_PD_OPDIV_SYM"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "TM_FORCE_PLL_PD_OPDIV_SYM"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "TM_PLL_RSVD_1"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "TM_PLL_RSVD_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "TM_PLL_EN"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "TM_FORCE_PLL_EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TM_PLL_DIG_31"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000E07C"
  [[register.field]]
    name = "TM_PLL_DIG_31_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TM_CLKDIST_ENABLE_MASTER_CLK_DRIVE"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "TM_FORCE_CLKDIST_ENABLE_MASTER_CLK_DRIVE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "TM_CLKDIST_ENABLE_LANE_RST_DRIVE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "TM_FORCE_CLKDIST_ENABLE_LANE_RST_DRIVE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "TM_CLKDIST_ENABLE_LANE_CLK_DRIVE"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "TM_FORCE_CLKDIST_ENABLE_LANE_CLK_DRIVE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TM_CLKDIST_BIAS_RATE_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "TM_FORCE_CLKDIST_BIAS_RATE_SEL"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TM_PLL_DIG_33"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000E084"
  [[register.field]]
    name = "TM_PLL_DIG_33_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_TX_CLK_RST_REL"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "TM_TX_CLK_RST_REL"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "TM_CLKDIST_MUX_XCVR_MASTER_RST_EN"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "TM_FORCE_CLKDIST_MUX_XCVR_MASTER_RST_EN"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "TM_CLKDIST_MUX_MASTER_CLK_SEL"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "TM_FORCE_CLKDIST_MUX_MASTER_CLK_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TM_CLKDIST_MUX_LOCAL_CLK_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "TM_FORCE_CLKDIST_MUX_LOCAL_CLK_SEL"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TM_PLL_DIG_37"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000E094"
  [[register.field]]
    name = "TM_PLL_DIG_37_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TM_COARSE_CODE_SAT_VALUE_LSB"
    bits = "7:5"
    type = "rw"
  [[register.field]]
    name = "TM_ENABLE_COARSE_SATURATION"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "W_SPARE_OUTPUTS"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TM_FORCE_EN_IP_DIV_BYPASS"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "TM_EN_IP_DIV_BYPASS"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_PLL_FBDIV_FRAC_3_MSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000E360"
  [[register.field]]
    name = "PLL_FBDIV_FRAC_3_MSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PLL_FBDIV_FRAC_3_MSV_RSVD"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_EN_FRAC"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "TM_EN_FRAC"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FBDIV_FRAC_3_MSB_RSVD"
    bits = "4:3"
    type = "ro"
  [[register.field]]
    name = "FBDIV_FRAC_3_MSB"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "L3_PLL_SS_STEPS_0_LSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000E368"
  [[register.field]]
    name = "PLL_SS_STEPS_0_LSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_NUM_OF_STEPS_0_LSB"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_PLL_SS_STEPS_1_MSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000E36C"
  [[register.field]]
    name = "PLL_SS_STEPS_1_MSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_NUM_OF_STEPS_1_MSB_RSVD"
    bits = "7:3"
    type = "ro"
  [[register.field]]
    name = "SS_NUM_OF_STEPS_1_MSB"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "L3_PLL_SS_STEP_SIZE_0_LSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000E370"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_0_LSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_STEP_SIZE_0_LSB"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_PLL_SS_STEP_SIZE_1"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000E374"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_STEP_SIZE_1"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_PLL_SS_STEP_SIZE_2"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000E378"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_2_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SS_STEP_SIZE_2"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "L3_PLL_SS_STEP_SIZE_3_MSB"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000E37C"
  [[register.field]]
    name = "PLL_SS_STEP_SIZE_3_MSB_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "TM_FORCE_EN_SS"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "TM_EN_SS"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "FORCE_SS_NUM_OF_STEPS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_SS_STEP_SIZE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SS_SPREAD_TYPE"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "SS_STEP_SIZE_3_MSB"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "L3_PLL_STATUS_READ_1"
  type = "ro"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000001"
  offset = "0x0000E3E4"
  [[register.field]]
    name = "PLL_STATUS_READ_1_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PLL_STATUS_READ_1_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "PLL_START_LOOP_STATUS_READ"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "PLL_LOCK_STATUS_READ"
  bits = "4"
  type = "ro"
[[register.field]]
name = "PLL_COARSE_DONE_STATUS_READ"
bits = "3"
type = "ro"
[[register.field]]
name = "PLL_COARSE_CODE_MSB_STATUS_READ"
bits = "2:0"
type = "ro"
[[register]]
name = "L3_TM_CALIB_DIG14"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x0000EC38"
[[register]]
name = "L3_TM_CALIB_DIG15"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x0000EC3C"
[[register]]
name = "L3_TM_CALIB_DIG16"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x0000EC40"
[[register]]
name = "L3_TM_CALIB_DIG18"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x0000EC48"
[[register.field]]
name = "TM_CALIB_DIG18_31_8_RSVD"
bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PIPE_NSW_CODE_OR_2"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "PIPE_NSW_CODE_OR_1"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PIPE_NSW_CODE_OR_0"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "TM_OR_PIPE_NSW_CODE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "FORCE_EN_PIPE_NSW"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "TM_OR_EN_PIPE_NSW"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "USB2_CODE_OR_4"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "USB2_CODE_OR_3"
    bits = "0"
    type = "rw"
[[register]]
  name = "L3_TM_CALIB_DIG19"
  type = "mixed"
  width = 32
  description = "Register value is generated by Vivado PCW."
  default = "0x00000000"
  offset = "0x0000EC4C"
  [[register.field]]
    name = "TM_CALIB_DIG19_31_8_RSVD"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "PIPE_PSW_CODE_OR_1"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "PIPE_PSW_CODE_OR_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "TM_OR_PIPE_PSW_CODE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "FORCE_EN_PIPE_PSW"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "TM_OR_EN_PIPE_PSW"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "PIPE_NSW_CODE_OR_5"
    bits = "2"
  type = "rw"
[[register.field]]
name = "PIPE_NSW_CODE_OR_4"
bits = "1"
type = "rw"
[[register.field]]
name = "PIPE_NSW_CODE_OR_3"
bits = "0"
type = "rw"
[[register]]
name = "L3_TM_CALIB_DIG20"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x0000EC50"
[[register]]
name = "L3_CALIB_DONE_STATUS"
type = "ro"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x0000EF14"
[[register.field]]
name = "CALIB_DONE_STATUS_31_8_RSVD"
bits = "31:8"
type = "ro"
  [[register.field]]
    name = "CALIB_DONE_STATUS_2_7_RSVD"
    bits = "7:2"
    type = "ro"
  [[register.field]]
    name = "CALIB_DONE_STATUS"
    bits = "1"
    type = "ro"
[[register.field]]
name = "CALIB_COMP_OUT_STATUS"
bits = "0"
type = "ro"
[[register]]
name = "PMOS_CODE"
type = "rw"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x0000EF18"
[[register]]
name = "NMOS_CODE"
type = "rw"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x0000EF1C"
[[register]]
name = "MPHY_CODE"
type = "rw"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x0000EF20"
[[register]]
name = "ICAL_CODE"
type = "rw"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x0000EF24"
[[register]]
name = "RX_CODE"
type = "rw"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x0000EF28"
[[register]]
name = "USB2_CODE"
type = "rw"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x0000EF2C"
[[register]]
name = "PLL_REF_SEL0"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x0000000D"
offset = "0x00010000"
[[register.field]]
name = "PLL_REF_SEL0_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_7_RSVD"
bits = "7"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_6_RSVD"
bits = "6"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_5_RSVD"
bits = "5"
type = "ro"
[[register.field]]
name = "PLLREFSEL0"
bits = "4:0"
type = "rw"
[[register]]
name = "PLL_REF_SEL1"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000008"
offset = "0x00010004"
[[register.field]]
name = "PLL_REF_SEL1_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_7_RSVD"
bits = "7"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_6_RSVD"
bits = "6"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_5_RSVD"
bits = "5"
type = "ro"
[[register.field]]
name = "PLLREFSEL1"
bits = "4:0"
type = "rw"
[[register]]
name = "PLL_REF_SEL2"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x0000000F"
offset = "0x00010008"
[[register.field]]
name = "PLL_REF_SEL2_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_7_RSVD"
bits = "7"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_6_RSVD"
bits = "6"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_5_RSVD"
bits = "5"
type = "ro"
[[register.field]]
name = "PLLREFSEL2"
bits = "4:0"
type = "rw"
[[register]]
name = "PLL_REF_SEL3"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x0000000E"
offset = "0x0001000C"
[[register.field]]
name = "PLL_REF_SEL3_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_7_RSVD"
bits = "7"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_6_RSVD"
bits = "6"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_5_RSVD"
bits = "5"
type = "ro"
[[register.field]]
name = "PLLREFSEL3"
bits = "4:0"
type = "rw"
[[register]]
name = "ICM_CFG0"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x00010010"
[[register.field]]
name = "ICM_CFG0_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "ICM_CFG0_7_RSVD"
bits = "7"
type = "ro"
[[register.field]]
name = "L1_ICM_CFG"
bits = "6:4"
type = "rw"
longdesc = '''Controls UPHY Lane 1 protocol configuration. 0 - PowerDown, 1 - PCIe.1, 2 - Sata1, 3 - USB0, 4 - DP.0, 5 - SGMII1, 6 - Unused, 7 - Unused'''
[[register.field.enum]]
name = "POWER_DOWN"
value = 0
[[register.field.enum]]
name = "PCIE_1"
value = 1
[[register.field.enum]]
name = "SATA_1"
value = 2
[[register.field.enum]]
name = "USB_0"
value = 3
[[register.field.enum]]
name = "DP_0"
value = 4
[[register.field.enum]]
name = "SGMII1"
value = 5
[[register.field]]
name = "ICM_CFG0_3_RSVD"
bits = "3"
type = "ro"
[[register.field]]
name = "L0_ICM_CFG"
bits = "2:0"
type = "rw"
longdesc = '''Controls UPHY Lane 0 protocol configuration. 0 - PowerDown, 1 - PCIe.0, 2 - Sata0, 3 - USB0, 4 - DP.1, 5 - SGMII0, 6 - Unused, 7 - Unused'''
[[register.field.enum]]
name = "POWER_DOWN"
value = 0
[[register.field.enum]]
name = "PCIE_0"
value = 1
[[register.field.enum]]
name = "SATA_0"
value = 2
[[register.field.enum]]
name = "USB_0"
value = 3
[[register.field.enum]]
name = "DP_1"
value = 4
[[register.field.enum]]
name = "SGMII0"
value = 5
[[register]]
name = "ICM_CFG1"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x00010014"
[[register.field]]
name = "ICM_CFG1_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "ICM_CFG1_7_RSVD"
bits = "7"
type = "ro"
[[register.field]]
name = "L3_ICM_CFG"
bits = "6:4"
type = "rw"
longdesc = '''Controls UPHY Lane 3 protocol configuration. 0 - PowerDown, 1 - PCIe.3, 2 - Sata1, 3 - USB1, 4 - DP.0, 5 - SGMII3, 6 - Unused, 7 - Unused'''
[[register.field.enum]]
name = "POWER_DOWN"
value = 0
[[register.field.enum]]
name = "PCIE_3"
value = 1
[[register.field.enum]]
name = "SATA_1"
value = 2
[[register.field.enum]]
name = "USB_1"
value = 3
[[register.field.enum]]
name = "DP_0"
value = 4
[[register.field.enum]]
name = "SGMII3"
value = 5
[[register.field]]
name = "ICM_CFG1_3_RSVD"
bits = "3"
type = "ro"
[[register.field]]
name = "L2_ICM_CFG"
bits = "2:0"
type = "rw"
longdesc = '''Controls UPHY Lane 2 protocol configuration. 0 - PowerDown, 1 - PCIe.1, 2 - Sata0, 3 - USB0, 4 - DP.1, 5 - SGMII2, 6 - Unused, 7 - Unused'''
[[register.field.enum]]
name = "POWER_DOWN"
value = 0
[[register.field.enum]]
name = "PCIE_1"
value = 1
[[register.field.enum]]
name = "SATA_0"
value = 2
[[register.field.enum]]
name = "USB_0"
value = 3
[[register.field.enum]]
name = "DP_1"
value = 4
[[register.field.enum]]
name = "SGMII2"
value = 5

[[register]]
name = "TX_PROT_BUS_WIDTH"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000055"
offset = "0x00010040"
[[register.field]]
name = "TX_PROT_BUS_WIDTH_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "L3_TX_PROT_BUSWIDTH"
bits = "7:6"
type = "rw"
[[register.field]]
name = "L2_TX_PROT_BUSWIDTH"
bits = "5:4"
type = "rw"
[[register.field]]
name = "L1_TX_PROT_BUSWIDTH"
bits = "3:2"
type = "rw"
[[register.field]]
name = "L0_TX_PROT_BUSWIDTH"
bits = "1:0"
type = "rw"
[[register]]
name = "RX_PROT_BUS_WIDTH"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000055"
offset = "0x00010044"
[[register.field]]
name = "RX_PROT_BUS_WIDTH_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "L3_RX_PROT_BUSWIDTH"
bits = "7:6"
type = "rw"
[[register.field]]
name = "L2_RX_PROT_BUSWIDTH"
bits = "5:4"
type = "rw"
[[register.field]]
name = "L1_RX_PROT_BUSWIDTH"
bits = "3:2"
type = "rw"
[[register.field]]
name = "L0_RX_PROT_BUSWIDTH"
bits = "1:0"
type = "rw"

[[register]]
name = "L0_TM_EQ11"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x1978"

[[register]]
name = "L0_TM_ILL13"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x1994"

[[register]]
name = "L0_TM_MISC3"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x19AC"

[[register]]
name = "L1_TM_EQ11"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x5978"

[[register]]
name = "L1_TM_ILL13"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x5994"

[[register]]
name = "L1_TM_MISC3"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x59AC"

[[register]]
name = "L2_TM_EQ11"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x9978"

[[register]]
name = "L2_TM_ILL13"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x9994"

[[register]]
name = "L2_TM_MISC3"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x99AC"

[[register]]
name = "L3_TM_EQ11"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0xD978"

[[register]]
name = "L3_TM_ILL13"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0xD994"

[[register]]
name = "L3_TM_MISC3"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0xD9AC"

[[register]]
name = "L1_TX_DIG_TM_61"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x40F4"

[[register]]
name = "L0_TM_PLL_DIG_33"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x2084"

[[register]]
name = "L1_TM_PLL_DIG_33"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x6084"

[[register]]
name = "L2_TM_PLL_DIG_33"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0xA084"

[[register]]
name = "L3_TM_PLL_DIG_33"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0xE084"

[[register]]
name = "L0_TM_ANA_BYP_7"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x1018"
[[register]]
name = "L1_TM_ANA_BYP_7"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x5018"
[[register]]
name = "L2_TM_ANA_BYP_7"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x9018"
[[register]]
name = "L3_TM_ANA_BYP_7"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0xD018"

[[register]]
name = "L0_TM_E_ILL7"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x193C"
[[register]]
name = "L1_TM_E_ILL7"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x593C"
[[register]]
name = "L2_TM_E_ILL7"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x993C"
[[register]]
name = "L3_TM_E_ILL7"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0xD93C"

[[register]]
name = "L0_TM_IQ_ILL7"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x1910"
[[register]]
name = "L1_TM_IQ_ILL7"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x5910"
[[register]]
name = "L2_TM_IQ_ILL7"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x9910"
[[register]]
name = "L3_TM_IQ_ILL7"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0xD910"

[[register]]
name = "L0_TX_DIG_TM_61"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x00F4"
[[register]]
name = "L1_TX_DIG_TM_61"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x40F4"
[[register]]
name = "L2_TX_DIG_TM_61"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x80F4"
[[register]]
name = "L3_TX_DIG_TM_61"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0xC0F4"

[[register]]
name = "L0_TM_DIG_6"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x106C"
[[register]]
name = "L1_TM_DIG_6"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x506C"
[[register]]
name = "L2_TM_DIG_6"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0x906C"
[[register]]
name = "L3_TM_DIG_6"
type = "mixed"
width = 32
description = "SERDES"
default = "0x0"
offset = "0xD06C"

