#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 10 18:54:57 2023
# Process ID: 3403196
# Current directory: /home/jianq/Documents/FYP/Lab_sessions/demo2
# Command line: vivado -mode tcl -source demo2.tcl
# Log file: /home/jianq/Documents/FYP/Lab_sessions/demo2/vivado.log
# Journal file: /home/jianq/Documents/FYP/Lab_sessions/demo2/vivado.jou
#-----------------------------------------------------------
source demo2.tcl
# set outputDir ./demo2_Output
# file mkdir $outputDir
# set_part "xc7a35tcpg236-1"
INFO: [Coretcl 2-1500] The part has been set to 'xc7a35tcpg236-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_param general.maxThreads 1
# read_verilog  [ glob ./Lab1_Assignment1.srcs/sources_1/new/*.v ]
# read_xdc ./Lab1_Assignment1.srcs/constrs_1/new/contraints.xdc
# synth_design -top Top_Student   
Command: synth_design -top Top_Student
Starting synth_design
Using part: xc7a35tcpg236-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3404525 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1652.793 ; gain = 154.719 ; free physical = 1652 ; free virtual = 6179
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/Top_Student.v:18]
INFO: [Synth 8-6157] synthesizing module 'varclock' [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/ADJ_CLOCK.v:23]
INFO: [Synth 8-6155] done synthesizing module 'varclock' (1#1) [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/ADJ_CLOCK.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/seven_seg.v:23]
WARNING: [Synth 8-6014] Unused sequential element ones_reg was removed.  [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/seven_seg.v:40]
WARNING: [Synth 8-6014] Unused sequential element tens_reg was removed.  [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/seven_seg.v:41]
WARNING: [Synth 8-6014] Unused sequential element hundreds_reg was removed.  [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/seven_seg.v:42]
WARNING: [Synth 8-6014] Unused sequential element thousands_reg was removed.  [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/seven_seg.v:43]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (2#1) [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/seven_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (3#1) [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/Top_Student.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1706.543 ; gain = 208.469 ; free physical = 1666 ; free virtual = 6194
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.512 ; gain = 211.438 ; free physical = 1663 ; free virtual = 6191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.512 ; gain = 211.438 ; free physical = 1663 ; free virtual = 6191
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/constrs_1/new/contraints.xdc]
Finished Parsing XDC File [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/constrs_1/new/contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/constrs_1/new/contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1829.141 ; gain = 0.000 ; free physical = 1573 ; free virtual = 6101
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1829.141 ; gain = 0.000 ; free physical = 1573 ; free virtual = 6101
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1633 ; free virtual = 6163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1633 ; free virtual = 6163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1635 ; free virtual = 6164
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "seven_segment" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seven_segment" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seven_segment" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seven_segment" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1628 ; free virtual = 6158
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module varclock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module seven_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1601 ; free virtual = 6134
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1495 ; free virtual = 6029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1491 ; free virtual = 6026
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1488 ; free virtual = 6022
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1487 ; free virtual = 6022
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1487 ; free virtual = 6021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1487 ; free virtual = 6021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1487 ; free virtual = 6021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1487 ; free virtual = 6021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1487 ; free virtual = 6021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |     2|
|4     |LUT2   |    50|
|5     |LUT3   |    12|
|6     |LUT4   |    28|
|7     |LUT5   |    17|
|8     |LUT6   |    58|
|9     |FDRE   |    56|
|10    |FDSE   |     3|
|11    |IBUF   |    17|
|12    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+------------+----------+------+
|      |Instance    |Module    |Cells |
+------+------------+----------+------+
|1     |top         |          |   302|
|2     |  display   |seven_seg |   185|
|3     |  slowclock |varclock  |    60|
+------+------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1829.141 ; gain = 331.066 ; free physical = 1486 ; free virtual = 6021
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1829.141 ; gain = 211.438 ; free physical = 1537 ; free virtual = 6072
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1829.148 ; gain = 331.066 ; free physical = 1537 ; free virtual = 6072
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/constrs_1/new/contraints.xdc]
Finished Parsing XDC File [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/constrs_1/new/contraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.078 ; gain = 0.000 ; free physical = 1483 ; free virtual = 6018
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1835.078 ; gain = 470.379 ; free physical = 1579 ; free virtual = 6114
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.078 ; gain = 0.000 ; free physical = 1579 ; free virtual = 6114
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1835.078 ; gain = 0.000 ; free physical = 1574 ; free virtual = 6110
INFO: [Common 17-1381] The checkpoint '/home/jianq/Documents/FYP/Lab_sessions/demo2/demo2_Output/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file ./demo2_Output/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_clock_interaction -delay_type min_max -file $outputDir/post_synth_clock_interaction.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_high_fanout_nets -fanout_greater_than 200 -max_nets 50 -file $outputDir/post_synth_high_fanout_nets.rpt
report_high_fanout_nets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2190.039 ; gain = 0.000 ; free physical = 1286 ; free virtual = 5821
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2190.039 ; gain = 0.000 ; free physical = 1279 ; free virtual = 5815

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1c4456a45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.039 ; gain = 0.000 ; free physical = 1279 ; free virtual = 5815

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c4456a45

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1178 ; free virtual = 5714
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15ce6325f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1178 ; free virtual = 5714
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10a5737e2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1182 ; free virtual = 5717
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10a5737e2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1182 ; free virtual = 5717
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10a5737e2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1182 ; free virtual = 5717
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10a5737e2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1182 ; free virtual = 5717
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1182 ; free virtual = 5717
Ending Logic Optimization Task | Checksum: 1e1800928

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1181 ; free virtual = 5717

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e1800928

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1181 ; free virtual = 5717

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e1800928

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1181 ; free virtual = 5717

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1181 ; free virtual = 5717
Ending Netlist Obfuscation Task | Checksum: 1e1800928

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1181 ; free virtual = 5717
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1179 ; free virtual = 5715
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 108d16dd3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1179 ; free virtual = 5715
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1179 ; free virtual = 5715

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eb07ac83

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1181 ; free virtual = 5717

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16e075ac5

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1181 ; free virtual = 5717

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16e075ac5

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1180 ; free virtual = 5716
Phase 1 Placer Initialization | Checksum: 16e075ac5

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1180 ; free virtual = 5716

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1753cea64

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1179 ; free virtual = 5715

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1174 ; free virtual = 5710

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 15b340f9a

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1174 ; free virtual = 5710
Phase 2.2 Global Placement Core | Checksum: 17dbf5cb9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1174 ; free virtual = 5710
Phase 2 Global Placement | Checksum: 17dbf5cb9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1174 ; free virtual = 5710

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ae758a49

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1174 ; free virtual = 5710

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10fe2aa83

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1171 ; free virtual = 5707

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f54d0974

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1171 ; free virtual = 5707

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10e6e2b7e

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1171 ; free virtual = 5707

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fa7738e2

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1165 ; free virtual = 5701

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19ac418a8

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1165 ; free virtual = 5701

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18fd772b2

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1165 ; free virtual = 5701
Phase 3 Detail Placement | Checksum: 18fd772b2

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1165 ; free virtual = 5701

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11ac2b958

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11ac2b958

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1168 ; free virtual = 5704
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.302. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 158ecc528

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1168 ; free virtual = 5704
Phase 4.1 Post Commit Optimization | Checksum: 158ecc528

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1168 ; free virtual = 5704

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 158ecc528

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1169 ; free virtual = 5705

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 158ecc528

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1169 ; free virtual = 5705

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1169 ; free virtual = 5705
Phase 4.4 Final Placement Cleanup | Checksum: 219cf8dc5

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1169 ; free virtual = 5705
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 219cf8dc5

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1169 ; free virtual = 5705
Ending Placer Task | Checksum: 137020d73

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1169 ; free virtual = 5705
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.039 ; gain = 0.000 ; free physical = 1140 ; free virtual = 5676
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2285.914 ; gain = 0.000 ; free physical = 1140 ; free virtual = 5677
INFO: [Common 17-1381] The checkpoint '/home/jianq/Documents/FYP/Lab_sessions/demo2/demo2_Output/post_place.dcp' has been generated.
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 5ca09ae4 ConstDB: 0 ShapeSum: da61728f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c009a9ac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2382.523 ; gain = 90.672 ; free physical = 1025 ; free virtual = 5563
Post Restoration Checksum: NetGraph: 426c19e1 NumContArr: 7d9d8fcb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c009a9ac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2382.523 ; gain = 90.672 ; free physical = 1023 ; free virtual = 5562

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c009a9ac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2386.523 ; gain = 94.672 ; free physical = 1019 ; free virtual = 5557

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c009a9ac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2386.523 ; gain = 94.672 ; free physical = 1019 ; free virtual = 5557
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2346bf0e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2392.523 ; gain = 100.672 ; free physical = 1009 ; free virtual = 5548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.291  | TNS=0.000  | WHS=-0.016 | THS=-0.207 |

Phase 2 Router Initialization | Checksum: 202332fb7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2392.523 ; gain = 100.672 ; free physical = 1009 ; free virtual = 5547

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00111616 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 245
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 244
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15bb11c94

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.523 ; gain = 102.672 ; free physical = 1010 ; free virtual = 5548

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.758  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2008d3402

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.523 ; gain = 102.672 ; free physical = 1008 ; free virtual = 5546
Phase 4 Rip-up And Reroute | Checksum: 2008d3402

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.523 ; gain = 102.672 ; free physical = 1008 ; free virtual = 5546

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2008d3402

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.523 ; gain = 102.672 ; free physical = 1008 ; free virtual = 5546

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2008d3402

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.523 ; gain = 102.672 ; free physical = 1008 ; free virtual = 5546
Phase 5 Delay and Skew Optimization | Checksum: 2008d3402

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.523 ; gain = 102.672 ; free physical = 1008 ; free virtual = 5546

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2020d4b93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.523 ; gain = 102.672 ; free physical = 1008 ; free virtual = 5546
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.851  | TNS=0.000  | WHS=0.247  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2020d4b93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.523 ; gain = 102.672 ; free physical = 1008 ; free virtual = 5546
Phase 6 Post Hold Fix | Checksum: 2020d4b93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.523 ; gain = 102.672 ; free physical = 1008 ; free virtual = 5546

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0730288 %
  Global Horizontal Routing Utilization  = 0.0776939 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fefa1337

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.523 ; gain = 102.672 ; free physical = 1008 ; free virtual = 5546

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fefa1337

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.523 ; gain = 102.672 ; free physical = 1007 ; free virtual = 5545

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 141502039

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.523 ; gain = 102.672 ; free physical = 1006 ; free virtual = 5544

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.851  | TNS=0.000  | WHS=0.247  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 141502039

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.523 ; gain = 102.672 ; free physical = 1009 ; free virtual = 5547
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2413.367 ; gain = 121.516 ; free physical = 1014 ; free virtual = 5552

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2413.367 ; gain = 127.453 ; free physical = 1014 ; free virtual = 5552
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.367 ; gain = 0.000 ; free physical = 1014 ; free virtual = 5552
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2413.367 ; gain = 0.000 ; free physical = 1018 ; free virtual = 5558
INFO: [Common 17-1381] The checkpoint '/home/jianq/Documents/FYP/Lab_sessions/demo2/demo2_Output/post_route.dcp' has been generated.
# write_verilog -force $outputDir/ass2_impl_netlist.v
# write_xdc -no_fixed_only -force $outputDir/ass2_impl.xdc
# write_bitstream -force $outputDir/demo2.bit
Command: write_bitstream -force ./demo2_Output/demo2.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jianq/Vivado/Vivado/2019.1/data/ip'.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./demo2_Output/demo2.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2745.605 ; gain = 332.238 ; free physical = 992 ; free virtual = 5534
# open_hw
# connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183756824A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [current_hw_device]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
# set_property PROGRAM.FILE {./demo2_Output/demo2.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 18:56:05 2023...
