# Fri Oct 14 21:09:23 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev_scck.rpt 
Printing clock  summary report in "X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_1 (in view: work.main(rtl)) on net o_led[5] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_2 (in view: work.main(rtl)) on net o_led[4] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_3 (in view: work.main(rtl)) on net o_led[3] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_4 (in view: work.main(rtl)) on net o_led[2] (in view: work.main(rtl)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                               Requested     Requested     Clock                                Clock                     Clock
Clock                                               Frequency     Period        Type                                 Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
Interface_SWD|clock_SWCLK_Divided_derived_clock     1.0 MHz       1000.000      derived (from main|system_clock)     Autoconstr_clkgroup_0     10   
main|slow_clock_derived_clock                       1.0 MHz       1000.000      derived (from main|system_clock)     Autoconstr_clkgroup_0     42   
main|system_clock                                   1.0 MHz       1000.000      inferred                             Autoconstr_clkgroup_0     15   
====================================================================================================================================================

@W: MT529 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":73:8:73:9|Found inferred clock main|system_clock which controls 15 sequential elements including instance_SWD_Interface.reg_SWCLK_DividerCounter[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_1 (in view: work.main(rtl)) on net o_led[5] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_2 (in view: work.main(rtl)) on net o_led[4] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_3 (in view: work.main(rtl)) on net o_led[3] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_4 (in view: work.main(rtl)) on net o_led[2] (in view: work.main(rtl)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct 14 21:09:23 2022

###########################################################]
