// Seed: 2801441199
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output tri id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = -1'b0;
endmodule
module module_1 #(
    parameter id_4 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire _id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_3,
      id_6,
      id_1,
      id_3,
      id_1
  );
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = ~-1;
  logic [id_4 : 1] id_8 = -1;
endmodule
