<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_225_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93" VARIABLE="icmp_ln93" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_231_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93" VARIABLE="add_ln93_1" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_248_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93" VARIABLE="add_ln93" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln95_fu_254_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:95" VARIABLE="icmp_ln95" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_260_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:90" VARIABLE="select_ln90" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln93_fu_268_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93" VARIABLE="select_ln93" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_296_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98" VARIABLE="add_ln98" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_302_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:95" VARIABLE="add_ln95" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_301_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="icmp_ln39" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_307_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="add_ln39" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_8_fu_393_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_8" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U14" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_1_U13" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_1" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_16s_29_1_1_U10" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_2" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29ns_29_4_1_U15" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_3" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15s_16s_29_1_1_U11" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_4" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U16" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_5" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15s_16s_29_1_1_U12" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_6" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U17" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_7" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U14" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U16" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_1" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U17" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_3" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_1_U13" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_4" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29ns_29_4_1_U15" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_5" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_6_fu_367_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_6" MODULE="dct_1d" LOOP="DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_0_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_0" MODULE="dct_1d" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="14 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_1_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_1" MODULE="dct_1d" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_2_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_2" MODULE="dct_1d" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_3_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_3" MODULE="dct_1d" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_4_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_4" MODULE="dct_1d" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_5_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_5" MODULE="dct_1d" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_6_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_6" MODULE="dct_1d" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_7_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_7" MODULE="dct_1d" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln65_fu_221_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65" VARIABLE="icmp_ln65" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_227_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65" VARIABLE="add_ln65_1" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_244_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65" VARIABLE="add_ln65" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_fu_250_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:68" VARIABLE="icmp_ln68" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln56_fu_256_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56" VARIABLE="select_ln56" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_fu_268_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65" VARIABLE="select_ln65" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_302_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71" VARIABLE="add_ln71" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_276_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:68" VARIABLE="add_ln68" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_97_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:79" VARIABLE="icmp_ln79" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_103_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:79" VARIABLE="add_ln79_1" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_120_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:79" VARIABLE="add_ln79" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_fu_126_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82" VARIABLE="icmp_ln82" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln56_fu_132_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56" VARIABLE="select_ln56" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_144_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:79" VARIABLE="select_ln79" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_180_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:85" VARIABLE="add_ln85" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_186_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:85" VARIABLE="add_ln85_1" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_192_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82" VARIABLE="add_ln82" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln107_fu_101_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:107" VARIABLE="icmp_ln107" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_107_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:107" VARIABLE="add_ln107_1" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_124_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:107" VARIABLE="add_ln107" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_130_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109" VARIABLE="icmp_ln109" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_fu_136_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:104" VARIABLE="select_ln104" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_fu_144_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:107" VARIABLE="select_ln107" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_168_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112" VARIABLE="add_ln112" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_174_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109" VARIABLE="add_ln109" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_outbuf_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:53" VARIABLE="row_outbuf" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_outbuf_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54" VARIABLE="col_outbuf" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54" VARIABLE="col_inbuf" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_1_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54" VARIABLE="col_inbuf_1" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_2_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54" VARIABLE="col_inbuf_2" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_3_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54" VARIABLE="col_inbuf_3" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_4_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54" VARIABLE="col_inbuf_4" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_5_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54" VARIABLE="col_inbuf_5" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_6_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54" VARIABLE="col_inbuf_6" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_7_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54" VARIABLE="col_inbuf_7" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119" VARIABLE="buf_2d_in" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_8_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119" VARIABLE="buf_2d_in_8" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_9_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119" VARIABLE="buf_2d_in_9" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_10_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119" VARIABLE="buf_2d_in_10" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_11_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119" VARIABLE="buf_2d_in_11" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_12_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119" VARIABLE="buf_2d_in_12" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_13_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119" VARIABLE="buf_2d_in_13" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_14_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119" VARIABLE="buf_2d_in_14" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_out_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:121" VARIABLE="buf_2d_out" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 64 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_446_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60" VARIABLE="icmp_ln60" MODULE="dct" LOOP="Row_DCT_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_452_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60" VARIABLE="add_ln60" MODULE="dct" LOOP="Row_DCT_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_487_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74" VARIABLE="icmp_ln74" MODULE="dct" LOOP="Col_DCT_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_493_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74" VARIABLE="add_ln74" MODULE="dct" LOOP="Col_DCT_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="input_r" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="16 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="output_r" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="16 0 1"/>
</BindInfo>
