Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  8 17:18:31 2024
| Host         : ECE-CAE-22 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     92          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               197         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1558)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (401)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1558)
---------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_aveMessage/Message_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_maxMessage/Message_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: convert_minMessage/Message_reg[9]/Q (HIGH)

 There are 252 register/latch pins with no clock driven by root clock pin: inst_FSM/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 252 register/latch pins with no clock driven by root clock pin: inst_FSM/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 252 register/latch pins with no clock driven by root clock pin: inst_FSM/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 252 register/latch pins with no clock driven by root clock pin: inst_FSM/FSM_sequential_current_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_FSM/t_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_FSM/t_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_FSM/t_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_FSM/t_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_FSM/t_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_FSM/t_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_FSM/t_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_FSM/t_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_FSM/t_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_FSM/t_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_FSM/t_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_count_1/TICK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_1/dummy_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_1/dummy_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_1/dummy_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_1/dummy_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_count_2/TICK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_2/dummy_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_2/dummy_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_2/dummy_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_2/dummy_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_count_3/TICK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_3/dummy_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_3/dummy_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_3/dummy_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_3/dummy_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_4/dummy_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_4/dummy_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_4/dummy_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_count_4/dummy_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_display_selector/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_display_selector/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_display_selector/count_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_refresh_clock/dummy_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: inst_timer_clock/dummy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (401)
--------------------------------------------------
 There are 401 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.495        0.000                      0                  170        0.104        0.000                      0                  170        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.495        0.000                      0                  170        0.104        0.000                      0                  170        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 inst_rand_num_generator/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.287ns (34.490%)  route 2.445ns (65.510%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.610     5.212    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  inst_rand_num_generator/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  inst_rand_num_generator/count_reg[17]/Q
                         net (fo=2, routed)           0.870     6.538    inst_rand_num_generator/count_reg__0[17]
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124     6.662 r  inst_rand_num_generator/count[0]_i_10__1/O
                         net (fo=1, routed)           0.000     6.662    inst_rand_num_generator/count[0]_i_10__1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.212 r  inst_rand_num_generator/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     7.213    inst_rand_num_generator/count_reg[0]_i_3__1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.370 r  inst_rand_num_generator/count_reg[0]_i_1__1/CO[1]
                         net (fo=28, routed)          1.574     8.944    inst_rand_num_generator/count_reg[0]_i_1__1_n_2
    SLICE_X53Y98         FDRE                                         r  inst_rand_num_generator/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.505    14.928    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  inst_rand_num_generator/count_reg[10]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.634    14.438    inst_rand_num_generator/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 inst_rand_num_generator/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.287ns (34.490%)  route 2.445ns (65.510%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.610     5.212    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  inst_rand_num_generator/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  inst_rand_num_generator/count_reg[17]/Q
                         net (fo=2, routed)           0.870     6.538    inst_rand_num_generator/count_reg__0[17]
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124     6.662 r  inst_rand_num_generator/count[0]_i_10__1/O
                         net (fo=1, routed)           0.000     6.662    inst_rand_num_generator/count[0]_i_10__1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.212 r  inst_rand_num_generator/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     7.213    inst_rand_num_generator/count_reg[0]_i_3__1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.370 r  inst_rand_num_generator/count_reg[0]_i_1__1/CO[1]
                         net (fo=28, routed)          1.574     8.944    inst_rand_num_generator/count_reg[0]_i_1__1_n_2
    SLICE_X53Y98         FDRE                                         r  inst_rand_num_generator/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.505    14.928    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  inst_rand_num_generator/count_reg[11]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.634    14.438    inst_rand_num_generator/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 inst_rand_num_generator/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.287ns (34.490%)  route 2.445ns (65.510%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.610     5.212    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  inst_rand_num_generator/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  inst_rand_num_generator/count_reg[17]/Q
                         net (fo=2, routed)           0.870     6.538    inst_rand_num_generator/count_reg__0[17]
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124     6.662 r  inst_rand_num_generator/count[0]_i_10__1/O
                         net (fo=1, routed)           0.000     6.662    inst_rand_num_generator/count[0]_i_10__1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.212 r  inst_rand_num_generator/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     7.213    inst_rand_num_generator/count_reg[0]_i_3__1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.370 r  inst_rand_num_generator/count_reg[0]_i_1__1/CO[1]
                         net (fo=28, routed)          1.574     8.944    inst_rand_num_generator/count_reg[0]_i_1__1_n_2
    SLICE_X53Y98         FDRE                                         r  inst_rand_num_generator/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.505    14.928    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  inst_rand_num_generator/count_reg[8]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.634    14.438    inst_rand_num_generator/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 inst_rand_num_generator/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.287ns (34.490%)  route 2.445ns (65.510%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.610     5.212    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  inst_rand_num_generator/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  inst_rand_num_generator/count_reg[17]/Q
                         net (fo=2, routed)           0.870     6.538    inst_rand_num_generator/count_reg__0[17]
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124     6.662 r  inst_rand_num_generator/count[0]_i_10__1/O
                         net (fo=1, routed)           0.000     6.662    inst_rand_num_generator/count[0]_i_10__1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.212 r  inst_rand_num_generator/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     7.213    inst_rand_num_generator/count_reg[0]_i_3__1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.370 r  inst_rand_num_generator/count_reg[0]_i_1__1/CO[1]
                         net (fo=28, routed)          1.574     8.944    inst_rand_num_generator/count_reg[0]_i_1__1_n_2
    SLICE_X53Y98         FDRE                                         r  inst_rand_num_generator/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.505    14.928    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  inst_rand_num_generator/count_reg[9]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.634    14.438    inst_rand_num_generator/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 inst_refresh_clock/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_refresh_clock/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.287ns (34.189%)  route 2.477ns (65.811%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.614     5.217    inst_refresh_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  inst_refresh_clock/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  inst_refresh_clock/count_reg[15]/Q
                         net (fo=2, routed)           1.096     6.769    inst_refresh_clock/count_reg[15]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.893 r  inst_refresh_clock/count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.893    inst_refresh_clock/count[0]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.443 r  inst_refresh_clock/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    inst_refresh_clock/count_reg[0]_i_3_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.600 r  inst_refresh_clock/count_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.381     8.981    inst_refresh_clock/clear
    SLICE_X52Y78         FDRE                                         r  inst_refresh_clock/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.492    14.915    inst_refresh_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y78         FDRE                                         r  inst_refresh_clock/count_reg[0]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X52Y78         FDRE (Setup_fdre_C_R)       -0.634    14.521    inst_refresh_clock/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 inst_refresh_clock/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_refresh_clock/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.287ns (34.189%)  route 2.477ns (65.811%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.614     5.217    inst_refresh_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  inst_refresh_clock/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  inst_refresh_clock/count_reg[15]/Q
                         net (fo=2, routed)           1.096     6.769    inst_refresh_clock/count_reg[15]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.893 r  inst_refresh_clock/count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.893    inst_refresh_clock/count[0]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.443 r  inst_refresh_clock/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    inst_refresh_clock/count_reg[0]_i_3_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.600 r  inst_refresh_clock/count_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.381     8.981    inst_refresh_clock/clear
    SLICE_X52Y78         FDRE                                         r  inst_refresh_clock/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.492    14.915    inst_refresh_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y78         FDRE                                         r  inst_refresh_clock/count_reg[1]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X52Y78         FDRE (Setup_fdre_C_R)       -0.634    14.521    inst_refresh_clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 inst_refresh_clock/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_refresh_clock/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.287ns (34.189%)  route 2.477ns (65.811%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.614     5.217    inst_refresh_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  inst_refresh_clock/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  inst_refresh_clock/count_reg[15]/Q
                         net (fo=2, routed)           1.096     6.769    inst_refresh_clock/count_reg[15]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.893 r  inst_refresh_clock/count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.893    inst_refresh_clock/count[0]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.443 r  inst_refresh_clock/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    inst_refresh_clock/count_reg[0]_i_3_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.600 r  inst_refresh_clock/count_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.381     8.981    inst_refresh_clock/clear
    SLICE_X52Y78         FDRE                                         r  inst_refresh_clock/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.492    14.915    inst_refresh_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y78         FDRE                                         r  inst_refresh_clock/count_reg[2]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X52Y78         FDRE (Setup_fdre_C_R)       -0.634    14.521    inst_refresh_clock/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 inst_refresh_clock/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_refresh_clock/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.287ns (34.189%)  route 2.477ns (65.811%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.614     5.217    inst_refresh_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  inst_refresh_clock/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  inst_refresh_clock/count_reg[15]/Q
                         net (fo=2, routed)           1.096     6.769    inst_refresh_clock/count_reg[15]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.893 r  inst_refresh_clock/count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.893    inst_refresh_clock/count[0]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.443 r  inst_refresh_clock/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    inst_refresh_clock/count_reg[0]_i_3_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.600 r  inst_refresh_clock/count_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.381     8.981    inst_refresh_clock/clear
    SLICE_X52Y78         FDRE                                         r  inst_refresh_clock/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.492    14.915    inst_refresh_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y78         FDRE                                         r  inst_refresh_clock/count_reg[3]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X52Y78         FDRE (Setup_fdre_C_R)       -0.634    14.521    inst_refresh_clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 inst_timer_clock/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer_clock/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.287ns (35.092%)  route 2.381ns (64.908%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.625     5.227    inst_timer_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  inst_timer_clock/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  inst_timer_clock/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.760    inst_timer_clock/count_reg[15]
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.884 r  inst_timer_clock/count[0]_i_10__0/O
                         net (fo=1, routed)           0.000     6.884    inst_timer_clock/count[0]_i_10__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  inst_timer_clock/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.434    inst_timer_clock/count_reg[0]_i_3__0_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.591 r  inst_timer_clock/count_reg[0]_i_1__0/CO[1]
                         net (fo=29, routed)          1.304     8.895    inst_timer_clock/clear
    SLICE_X36Y97         FDRE                                         r  inst_timer_clock/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.520    14.943    inst_timer_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y97         FDRE                                         r  inst_timer_clock/count_reg[0]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X36Y97         FDRE (Setup_fdre_C_R)       -0.634    14.453    inst_timer_clock/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 inst_timer_clock/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer_clock/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.287ns (35.092%)  route 2.381ns (64.908%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.625     5.227    inst_timer_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  inst_timer_clock/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  inst_timer_clock/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.760    inst_timer_clock/count_reg[15]
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.884 r  inst_timer_clock/count[0]_i_10__0/O
                         net (fo=1, routed)           0.000     6.884    inst_timer_clock/count[0]_i_10__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  inst_timer_clock/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.434    inst_timer_clock/count_reg[0]_i_3__0_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.591 r  inst_timer_clock/count_reg[0]_i_1__0/CO[1]
                         net (fo=29, routed)          1.304     8.895    inst_timer_clock/clear
    SLICE_X36Y97         FDRE                                         r  inst_timer_clock/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.520    14.943    inst_timer_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y97         FDRE                                         r  inst_timer_clock/count_reg[1]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X36Y97         FDRE (Setup_fdre_C_R)       -0.634    14.453    inst_timer_clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inst_rand_num_generator/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  inst_rand_num_generator/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst_rand_num_generator/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.743    inst_rand_num_generator/count_reg__0[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.903 r  inst_rand_num_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.903    inst_rand_num_generator/count_reg[12]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.957 r  inst_rand_num_generator/count_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.957    inst_rand_num_generator/count_reg[16]_i_1__1_n_7
    SLICE_X53Y100        FDRE                                         r  inst_rand_num_generator/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.828     1.994    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  inst_rand_num_generator/count_reg[16]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    inst_rand_num_generator/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 inst_rand_num_generator/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  inst_rand_num_generator/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst_rand_num_generator/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.743    inst_rand_num_generator/count_reg__0[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.903 r  inst_rand_num_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.903    inst_rand_num_generator/count_reg[12]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.968 r  inst_rand_num_generator/count_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.968    inst_rand_num_generator/count_reg[16]_i_1__1_n_5
    SLICE_X53Y100        FDRE                                         r  inst_rand_num_generator/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.828     1.994    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  inst_rand_num_generator/count_reg[18]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    inst_rand_num_generator/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inst_timer_clock/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer_clock/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.571     1.490    inst_timer_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  inst_timer_clock/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  inst_timer_clock/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.764    inst_timer_clock/count_reg[10]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.924 r  inst_timer_clock/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    inst_timer_clock/count_reg[8]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.979 r  inst_timer_clock/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.979    inst_timer_clock/count_reg[12]_i_1__0_n_7
    SLICE_X36Y100        FDRE                                         r  inst_timer_clock/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.836     2.001    inst_timer_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  inst_timer_clock/count_reg[12]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    inst_timer_clock/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 inst_timer_clock/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer_clock/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.571     1.490    inst_timer_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  inst_timer_clock/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  inst_timer_clock/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.764    inst_timer_clock/count_reg[10]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.924 r  inst_timer_clock/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    inst_timer_clock/count_reg[8]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.990 r  inst_timer_clock/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.990    inst_timer_clock/count_reg[12]_i_1__0_n_5
    SLICE_X36Y100        FDRE                                         r  inst_timer_clock/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.836     2.001    inst_timer_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  inst_timer_clock/count_reg[14]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    inst_timer_clock/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 inst_rand_num_generator/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  inst_rand_num_generator/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst_rand_num_generator/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.743    inst_rand_num_generator/count_reg__0[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.903 r  inst_rand_num_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.903    inst_rand_num_generator/count_reg[12]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.993 r  inst_rand_num_generator/count_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.993    inst_rand_num_generator/count_reg[16]_i_1__1_n_6
    SLICE_X53Y100        FDRE                                         r  inst_rand_num_generator/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.828     1.994    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  inst_rand_num_generator/count_reg[17]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    inst_rand_num_generator/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 inst_rand_num_generator/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  inst_rand_num_generator/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst_rand_num_generator/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.743    inst_rand_num_generator/count_reg__0[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.903 r  inst_rand_num_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.903    inst_rand_num_generator/count_reg[12]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.993 r  inst_rand_num_generator/count_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.993    inst_rand_num_generator/count_reg[16]_i_1__1_n_4
    SLICE_X53Y100        FDRE                                         r  inst_rand_num_generator/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.828     1.994    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  inst_rand_num_generator/count_reg[19]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    inst_rand_num_generator/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 inst_rand_num_generator/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  inst_rand_num_generator/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst_rand_num_generator/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.743    inst_rand_num_generator/count_reg__0[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.903 r  inst_rand_num_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.903    inst_rand_num_generator/count_reg[12]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.942 r  inst_rand_num_generator/count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.942    inst_rand_num_generator/count_reg[16]_i_1__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  inst_rand_num_generator/count_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.996    inst_rand_num_generator/count_reg[20]_i_1__1_n_7
    SLICE_X53Y101        FDRE                                         r  inst_rand_num_generator/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.828     1.994    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  inst_rand_num_generator/count_reg[20]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    inst_rand_num_generator/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 inst_rand_num_generator/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  inst_rand_num_generator/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst_rand_num_generator/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.743    inst_rand_num_generator/count_reg__0[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.903 r  inst_rand_num_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.903    inst_rand_num_generator/count_reg[12]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.942 r  inst_rand_num_generator/count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.942    inst_rand_num_generator/count_reg[16]_i_1__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.007 r  inst_rand_num_generator/count_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.007    inst_rand_num_generator/count_reg[20]_i_1__1_n_5
    SLICE_X53Y101        FDRE                                         r  inst_rand_num_generator/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.828     1.994    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  inst_rand_num_generator/count_reg[22]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    inst_rand_num_generator/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 inst_timer_clock/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer_clock/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.571     1.490    inst_timer_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  inst_timer_clock/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  inst_timer_clock/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.764    inst_timer_clock/count_reg[10]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.924 r  inst_timer_clock/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    inst_timer_clock/count_reg[8]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.015 r  inst_timer_clock/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.015    inst_timer_clock/count_reg[12]_i_1__0_n_6
    SLICE_X36Y100        FDRE                                         r  inst_timer_clock/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.836     2.001    inst_timer_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  inst_timer_clock/count_reg[13]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    inst_timer_clock/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 inst_timer_clock/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer_clock/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.571     1.490    inst_timer_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  inst_timer_clock/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  inst_timer_clock/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.764    inst_timer_clock/count_reg[10]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.924 r  inst_timer_clock/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    inst_timer_clock/count_reg[8]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.015 r  inst_timer_clock/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.015    inst_timer_clock/count_reg[12]_i_1__0_n_4
    SLICE_X36Y100        FDRE                                         r  inst_timer_clock/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.836     2.001    inst_timer_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  inst_timer_clock/count_reg[15]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    inst_timer_clock/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    inst_rand_num_generator/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y98    inst_rand_num_generator/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y98    inst_rand_num_generator/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y99    inst_rand_num_generator/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y99    inst_rand_num_generator/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y99    inst_rand_num_generator/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y99    inst_rand_num_generator/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y100   inst_rand_num_generator/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y100   inst_rand_num_generator/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    inst_rand_num_generator/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    inst_rand_num_generator/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    inst_rand_num_generator/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    inst_rand_num_generator/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    inst_rand_num_generator/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    inst_rand_num_generator/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y99    inst_rand_num_generator/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y99    inst_rand_num_generator/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y99    inst_rand_num_generator/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y99    inst_rand_num_generator/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    inst_rand_num_generator/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    inst_rand_num_generator/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    inst_rand_num_generator/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    inst_rand_num_generator/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    inst_rand_num_generator/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    inst_rand_num_generator/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y99    inst_rand_num_generator/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y99    inst_rand_num_generator/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y99    inst_rand_num_generator/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y99    inst_rand_num_generator/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           410 Endpoints
Min Delay           410 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 convert_aveMessage/digit_1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            convert_aveMessage/digit_2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.334ns  (logic 9.664ns (45.299%)  route 11.670ns (54.701%))
  Logic Levels:           28  (CARRY4=15 LDCE=1 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         LDCE                         0.000     0.000 r  convert_aveMessage/digit_1_reg[1]/G
    SLICE_X41Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  convert_aveMessage/digit_1_reg[1]/Q
                         net (fo=7, routed)           1.273     1.832    convert_aveMessage/digit_1[1]
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.956 r  convert_aveMessage/digit_2_reg[2]_i_142/O
                         net (fo=1, routed)           0.000     1.956    convert_aveMessage/digit_2_reg[2]_i_142_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.354 r  convert_aveMessage/digit_2_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000     2.354    convert_aveMessage/digit_2_reg[2]_i_119_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.625 r  convert_aveMessage/digit_2_reg[2]_i_97/CO[0]
                         net (fo=2, routed)           0.398     3.023    convert_aveMessage/digit_2_reg[2]_i_97_n_3
    SLICE_X42Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     3.867 r  convert_aveMessage/digit_2_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.867    convert_aveMessage/digit_2_reg[2]_i_100_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.086 f  convert_aveMessage/digit_2_reg[2]_i_99/O[0]
                         net (fo=1, routed)           0.807     4.893    p_0_out0[13]
    SLICE_X41Y92         LUT1 (Prop_lut1_I0_O)        0.295     5.188 r  digit_2_reg[2]_i_55/O
                         net (fo=1, routed)           0.000     5.188    convert_aveMessage/digit_2_reg[2]_i_52[1]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.768 r  convert_aveMessage/digit_2_reg[2]_i_22/O[2]
                         net (fo=2, routed)           0.812     6.581    inst_findAverage/digit_2_reg[2]_i_21_1[2]
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.302     6.883 r  inst_findAverage/digit_2_reg[2]_i_50/O
                         net (fo=1, routed)           0.000     6.883    inst_findAverage/digit_2_reg[2]_i_50_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.284 r  inst_findAverage/digit_2_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.284    inst_findAverage/digit_2_reg[2]_i_21_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.506 r  inst_findAverage/digit_2_reg[2]_i_4/O[0]
                         net (fo=17, routed)          1.144     8.649    C_9[15]
    SLICE_X41Y96         LUT2 (Prop_lut2_I1_O)        0.299     8.948 r  digit_2_reg[2]_i_77/O
                         net (fo=1, routed)           0.000     8.948    inst_findAverage/digit_2_reg[2]_i_73[3]
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.349 r  inst_findAverage/digit_2_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.349    inst_findAverage/digit_2_reg[2]_i_36_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.588 r  inst_findAverage/digit_2_reg[3]_i_12/O[2]
                         net (fo=3, routed)           0.977    10.566    inst_findAverage_n_21
    SLICE_X44Y96         LUT3 (Prop_lut3_I1_O)        0.302    10.868 f  digit_2_reg[3]_i_13/O
                         net (fo=2, routed)           0.427    11.295    inst_findAverage/digit_2_reg[3]_i_2_1
    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.118    11.413 r  inst_findAverage/digit_2_reg[3]_i_6/O
                         net (fo=2, routed)           0.801    12.213    inst_findAverage/digit_2_reg[3]_i_6_n_0
    SLICE_X43Y97         LUT5 (Prop_lut5_I0_O)        0.326    12.539 r  inst_findAverage/digit_2_reg[3]_i_10/O
                         net (fo=1, routed)           0.000    12.539    inst_findAverage/digit_2_reg[3]_i_10_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.089 r  inst_findAverage/digit_2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.089    inst_findAverage/digit_2_reg[3]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.311 r  inst_findAverage/digit_2_reg[2]_i_49/O[0]
                         net (fo=8, routed)           0.854    14.165    inst_findAverage_n_66
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.327    14.492 r  digit_2_reg[2]_i_44/O
                         net (fo=2, routed)           0.998    15.491    digit_2_reg[2]_i_44_n_0
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.326    15.817 r  digit_2_reg[2]_i_48/O
                         net (fo=1, routed)           0.000    15.817    digit_2_reg[2]_i_48_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.330 r  digit_2_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.330    digit_2_reg[2]_i_15_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.653 r  digit_2_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.678    17.331    digit_2_reg[2]_i_3_n_6
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.306    17.637 r  digit_2_reg[2]_i_62/O
                         net (fo=1, routed)           0.000    17.637    inst_findAverage/digit_2_reg[2]_i_5_0[3]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.038 r  inst_findAverage/digit_2_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.038    inst_findAverage/digit_2_reg[2]_i_23_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.309 f  inst_findAverage/digit_2_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.674    18.983    convert_aveMessage/digit_2_reg[3]_i_1_0[0]
    SLICE_X41Y99         LUT5 (Prop_lut5_I0_O)        0.373    19.356 r  convert_aveMessage/digit_2_reg[3]_i_3/O
                         net (fo=1, routed)           0.996    20.351    convert_aveMessage/digit_2_reg[3]_i_3_n_0
    SLICE_X41Y98         LUT3 (Prop_lut3_I1_O)        0.152    20.503 r  convert_aveMessage/digit_2_reg[3]_i_1/O
                         net (fo=1, routed)           0.831    21.334    convert_aveMessage/digit_2_reg[3]_i_1_n_0
    SLICE_X42Y98         LDCE                                         r  convert_aveMessage/digit_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_maxMessage/digit_1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            convert_maxMessage/digit_2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.160ns  (logic 9.339ns (44.136%)  route 11.821ns (55.864%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         LDCE                         0.000     0.000 r  convert_maxMessage/digit_1_reg[2]/G
    SLICE_X46Y92         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  convert_maxMessage/digit_1_reg[2]/Q
                         net (fo=7, routed)           1.173     1.798    convert_maxMessage/digit_1[2]
    SLICE_X46Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.922 r  convert_maxMessage/digit_2_reg[2]_i_143__1/O
                         net (fo=1, routed)           0.000     1.922    convert_maxMessage/digit_2_reg[2]_i_143__1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.455 r  convert_maxMessage/digit_2_reg[2]_i_119__1/CO[3]
                         net (fo=1, routed)           0.000     2.455    convert_maxMessage/digit_2_reg[2]_i_119__1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.709 r  convert_maxMessage/digit_2_reg[2]_i_97__1/CO[0]
                         net (fo=2, routed)           0.541     3.250    convert_maxMessage/digit_2_reg[2]_i_97__1_n_3
    SLICE_X49Y93         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827     4.077 f  convert_maxMessage/digit_2_reg[2]_i_100__1/O[2]
                         net (fo=1, routed)           0.819     4.895    p_0_out0_0[11]
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.302     5.197 r  digit_2_reg[2]_i_95__1/O
                         net (fo=1, routed)           0.000     5.197    convert_maxMessage/digit_3_reg[3]_i_22__1[2]
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.598 r  convert_maxMessage/digit_2_reg[2]_i_54__1/CO[3]
                         net (fo=1, routed)           0.000     5.598    convert_maxMessage/digit_2_reg[2]_i_54__1_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.820 r  convert_maxMessage/digit_2_reg[2]_i_22__1/O[0]
                         net (fo=1, routed)           0.434     6.254    inst_findMax/digit_2_reg[2]_i_21__1_1[0]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.299     6.553 r  inst_findMax/digit_2_reg[2]_i_52__1/O
                         net (fo=1, routed)           0.000     6.553    inst_findMax/digit_2_reg[2]_i_52__1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.133 r  inst_findMax/digit_2_reg[2]_i_21__1/O[2]
                         net (fo=19, routed)          1.779     8.912    C_11[13]
    SLICE_X56Y90         LUT2 (Prop_lut2_I1_O)        0.302     9.214 r  digit_2_reg[2]_i_79__1/O
                         net (fo=1, routed)           0.000     9.214    inst_findMax/digit_2_reg[2]_i_73__1[1]
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.747 r  inst_findMax/digit_2_reg[2]_i_36__1/CO[3]
                         net (fo=1, routed)           0.000     9.747    inst_findMax/digit_2_reg[2]_i_36__1_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.070 r  inst_findMax/digit_2_reg[3]_i_12__1/O[1]
                         net (fo=3, routed)           0.835    10.905    inst_findMax_n_22
    SLICE_X55Y91         LUT3 (Prop_lut3_I1_O)        0.306    11.211 f  digit_2_reg[3]_i_14__1/O
                         net (fo=2, routed)           0.682    11.892    inst_findMax/digit_2_reg[3]_i_2__1_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124    12.016 r  inst_findMax/digit_2_reg[3]_i_7__1/O
                         net (fo=2, routed)           0.672    12.688    inst_findMax/digit_2_reg[3]_i_7__1_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.812 r  inst_findMax/digit_2_reg[3]_i_11__1/O
                         net (fo=1, routed)           0.000    12.812    inst_findMax/digit_2_reg[3]_i_11__1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.325 r  inst_findMax/digit_2_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    inst_findMax/digit_2_reg[3]_i_2__1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.544 r  inst_findMax/digit_2_reg[2]_i_49__1/O[0]
                         net (fo=8, routed)           1.068    14.613    inst_findMax_n_66
    SLICE_X52Y89         LUT3 (Prop_lut3_I2_O)        0.290    14.903 r  digit_2_reg[2]_i_44__1/O
                         net (fo=2, routed)           0.843    15.746    digit_2_reg[2]_i_44__1_n_0
    SLICE_X53Y90         LUT4 (Prop_lut4_I3_O)        0.332    16.078 r  digit_2_reg[2]_i_48__1/O
                         net (fo=1, routed)           0.000    16.078    digit_2_reg[2]_i_48__1_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.684 r  digit_2_reg[2]_i_15__1/O[3]
                         net (fo=3, routed)           0.964    17.648    digit_2_reg[2]_i_15__1_n_4
    SLICE_X52Y92         LUT4 (Prop_lut4_I1_O)        0.306    17.954 r  digit_2_reg[2]_i_63__1/O
                         net (fo=1, routed)           0.000    17.954    inst_findMax/digit_2_reg[2]_i_5__1_0[2]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.352 r  inst_findMax/digit_2_reg[2]_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    18.352    inst_findMax/digit_2_reg[2]_i_23__1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.623 f  inst_findMax/digit_2_reg[2]_i_5__1/CO[0]
                         net (fo=4, routed)           0.821    19.444    convert_maxMessage/digit_2_reg[3]_i_1__1_0[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I0_O)        0.373    19.817 r  convert_maxMessage/digit_2_reg[3]_i_3__1/O
                         net (fo=1, routed)           0.667    20.484    convert_maxMessage/digit_2_reg[3]_i_3__1_n_0
    SLICE_X53Y92         LUT3 (Prop_lut3_I1_O)        0.152    20.636 r  convert_maxMessage/digit_2_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.524    21.160    convert_maxMessage/digit_2_reg[3]_i_1__1_n_0
    SLICE_X53Y93         LDCE                                         r  convert_maxMessage/digit_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_time_1/intermediate_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inst_findAverage/intermediate_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.697ns  (logic 7.738ns (37.387%)  route 12.959ns (62.613%))
  Logic Levels:           24  (CARRY4=12 LDCE=1 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         LDCE                         0.000     0.000 r  convert_time_1/intermediate_reg[3]/G
    SLICE_X48Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  convert_time_1/intermediate_reg[3]/Q
                         net (fo=19, routed)          1.784     2.343    convert_time_1/CONVERT_M_TO_T_EN_BUFG_inst[3]
    SLICE_X38Y84         LUT2 (Prop_lut2_I0_O)        0.124     2.467 r  convert_time_1/intermediate_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     2.467    convert_time_1/intermediate_reg[2]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.843 r  convert_time_1/intermediate_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.843    convert_time_1/intermediate_reg[2]_i_2_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.158 r  convert_time_1/intermediate_reg[6]_i_2/O[3]
                         net (fo=3, routed)           1.114     4.272    convert_time_3/intermediate11_out[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.307     4.579 r  convert_time_3/intermediate_reg[14]_i_66/O
                         net (fo=1, routed)           0.000     4.579    convert_time_3/intermediate_reg[14]_i_66_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.980 r  convert_time_3/intermediate_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.980    convert_time_3/intermediate_reg[14]_i_47_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.314 r  convert_time_3/intermediate_reg[14]_i_29/O[1]
                         net (fo=18, routed)          1.506     6.821    intermediate1_7[9]
    SLICE_X37Y80         LUT3 (Prop_lut3_I2_O)        0.331     7.152 r  intermediate_reg[5]_i_22/O
                         net (fo=4, routed)           0.846     7.997    intermediate_reg[5]_i_22_n_0
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.326     8.323 r  intermediate_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     8.323    intermediate_reg[1]_i_30_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.856 r  intermediate_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.856    intermediate_reg[1]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  intermediate_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.973    intermediate_reg[5]_i_18_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.296 r  intermediate_reg[9]_i_13/O[1]
                         net (fo=3, routed)           1.054    10.351    intermediate_reg[9]_i_13_n_6
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.306    10.657 r  intermediate_reg[5]_i_15/O
                         net (fo=2, routed)           0.857    11.514    intermediate_reg[5]_i_15_n_0
    SLICE_X35Y81         LUT5 (Prop_lut5_I1_O)        0.154    11.668 r  intermediate_reg[5]_i_6/O
                         net (fo=2, routed)           0.305    11.973    intermediate_reg[5]_i_6_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.327    12.300 r  intermediate_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    12.300    intermediate_reg[5]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.850 r  intermediate_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.850    intermediate_reg[5]_i_3_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.089 r  intermediate_reg[9]_i_3/O[2]
                         net (fo=5, routed)           1.330    14.418    intermediate_reg[9]_i_3_n_5
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.302    14.720 r  intermediate_reg[14]_i_56/O
                         net (fo=1, routed)           0.000    14.720    intermediate_reg[14]_i_56_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.252 r  intermediate_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.252    intermediate_reg[14]_i_33_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.474 r  intermediate_reg[14]_i_15/O[0]
                         net (fo=3, routed)           0.846    16.321    inst_findAverage/intermediate_reg[0]_i_1[0]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.620 r  inst_findAverage/intermediate_reg[14]_i_28/O
                         net (fo=1, routed)           0.000    16.620    inst_findAverage/intermediate_reg[14]_i_28_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.133 r  inst_findAverage/intermediate_reg[14]_i_13/CO[3]
                         net (fo=15, routed)          1.404    18.537    inst_findAverage/intermediate_reg[14]_i_13_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I1_O)        0.124    18.661 r  inst_findAverage/intermediate_reg[4]_i_2/O
                         net (fo=1, routed)           0.971    19.631    convert_time_3/data1_0[4]
    SLICE_X34Y86         LUT5 (Prop_lut5_I2_O)        0.124    19.755 r  convert_time_3/intermediate_reg[4]_i_1/O
                         net (fo=1, routed)           0.942    20.697    inst_findAverage/digit_1_reg[3]_i_2_1[4]
    SLICE_X38Y87         LDCE                                         r  inst_findAverage/intermediate_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_minMessage/digit_1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            convert_minMessage/digit_2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.623ns  (logic 9.356ns (45.367%)  route 11.267ns (54.633%))
  Logic Levels:           27  (CARRY4=14 LDCE=1 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         LDCE                         0.000     0.000 r  convert_minMessage/digit_1_reg[1]/G
    SLICE_X31Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  convert_minMessage/digit_1_reg[1]/Q
                         net (fo=7, routed)           0.981     1.540    convert_minMessage/digit_1[1]
    SLICE_X32Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.664 r  convert_minMessage/digit_2_reg[2]_i_142__0/O
                         net (fo=1, routed)           0.000     1.664    convert_minMessage/digit_2_reg[2]_i_142__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.062 r  convert_minMessage/digit_2_reg[2]_i_119__0/CO[3]
                         net (fo=1, routed)           0.000     2.062    convert_minMessage/digit_2_reg[2]_i_119__0_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.333 r  convert_minMessage/digit_2_reg[2]_i_97__0/CO[0]
                         net (fo=2, routed)           0.541     2.875    convert_minMessage/digit_2_reg[2]_i_97__0_n_3
    SLICE_X32Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     3.704 r  convert_minMessage/digit_2_reg[2]_i_100__0/CO[3]
                         net (fo=1, routed)           0.000     3.704    convert_minMessage/digit_2_reg[2]_i_100__0_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.926 f  convert_minMessage/digit_2_reg[2]_i_99__0/O[0]
                         net (fo=1, routed)           0.691     4.616    p_0_out0_3[13]
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.299     4.915 r  digit_2_reg[2]_i_55__0/O
                         net (fo=1, routed)           0.000     4.915    convert_minMessage/digit_2_reg[2]_i_52__0[1]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.495 r  convert_minMessage/digit_2_reg[2]_i_22__0/O[2]
                         net (fo=2, routed)           0.679     6.174    inst_findMin/digit_2_reg[2]_i_21__0_1[2]
    SLICE_X30Y93         LUT2 (Prop_lut2_I1_O)        0.302     6.476 r  inst_findMin/digit_2_reg[2]_i_50__0/O
                         net (fo=1, routed)           0.000     6.476    inst_findMin/digit_2_reg[2]_i_50__0_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.852 r  inst_findMin/digit_2_reg[2]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    inst_findMin/digit_2_reg[2]_i_21__0_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.071 r  inst_findMin/digit_2_reg[2]_i_4__0/O[0]
                         net (fo=17, routed)          0.792     7.863    C_13[15]
    SLICE_X34Y93         LUT2 (Prop_lut2_I1_O)        0.295     8.158 r  digit_2_reg[2]_i_77__0/O
                         net (fo=1, routed)           0.000     8.158    inst_findMin/digit_2_reg[2]_i_73__0[3]
    SLICE_X34Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.534 r  inst_findMin/digit_2_reg[2]_i_36__0/CO[3]
                         net (fo=1, routed)           0.000     8.534    inst_findMin/digit_2_reg[2]_i_36__0_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.773 r  inst_findMin/digit_2_reg[3]_i_12__0/O[2]
                         net (fo=3, routed)           0.605     9.378    inst_findMin_n_21
    SLICE_X36Y94         LUT3 (Prop_lut3_I1_O)        0.327     9.705 f  digit_2_reg[3]_i_13__0/O
                         net (fo=2, routed)           0.867    10.573    inst_findMin/digit_2_reg[3]_i_2__0_1
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.354    10.927 r  inst_findMin/digit_2_reg[3]_i_6__0/O
                         net (fo=2, routed)           0.818    11.745    inst_findMin/digit_2_reg[3]_i_6__0_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.332    12.077 r  inst_findMin/digit_2_reg[3]_i_10__0/O
                         net (fo=1, routed)           0.000    12.077    inst_findMin/digit_2_reg[3]_i_10__0_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.717 f  inst_findMin/digit_2_reg[3]_i_2__0/O[3]
                         net (fo=8, routed)           1.358    14.075    inst_findMin_n_26
    SLICE_X32Y96         LUT3 (Prop_lut3_I1_O)        0.306    14.381 r  digit_2_reg[2]_i_42__0/O
                         net (fo=2, routed)           0.788    15.169    digit_2_reg[2]_i_42__0_n_0
    SLICE_X33Y96         LUT4 (Prop_lut4_I0_O)        0.124    15.293 r  digit_2_reg[2]_i_46__0/O
                         net (fo=1, routed)           0.000    15.293    digit_2_reg[2]_i_46__0_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.691 r  digit_2_reg[2]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000    15.691    digit_2_reg[2]_i_15__0_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.025 r  digit_2_reg[2]_i_3__0/O[1]
                         net (fo=3, routed)           0.631    16.656    digit_2_reg[2]_i_3__0_n_6
    SLICE_X34Y97         LUT4 (Prop_lut4_I2_O)        0.303    16.959 r  digit_2_reg[2]_i_62__0/O
                         net (fo=1, routed)           0.000    16.959    inst_findMin/digit_2_reg[2]_i_5__0_0[3]
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.335 r  inst_findMin/digit_2_reg[2]_i_23__0/CO[3]
                         net (fo=1, routed)           0.000    17.335    inst_findMin/digit_2_reg[2]_i_23__0_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.589 f  inst_findMin/digit_2_reg[2]_i_5__0/CO[0]
                         net (fo=4, routed)           0.593    18.182    convert_minMessage/digit_2_reg[3]_i_1__0_0[0]
    SLICE_X35Y96         LUT5 (Prop_lut5_I0_O)        0.367    18.549 r  convert_minMessage/digit_2_reg[3]_i_3__0/O
                         net (fo=1, routed)           0.973    19.522    convert_minMessage/digit_2_reg[3]_i_3__0_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I1_O)        0.152    19.674 r  convert_minMessage/digit_2_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.949    20.623    convert_minMessage/digit_2_reg[3]_i_1__0_n_0
    SLICE_X37Y95         LDCE                                         r  convert_minMessage/digit_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_time_1/intermediate_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inst_findAverage/intermediate_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.598ns  (logic 7.738ns (37.567%)  route 12.860ns (62.433%))
  Logic Levels:           24  (CARRY4=12 LDCE=1 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         LDCE                         0.000     0.000 r  convert_time_1/intermediate_reg[3]/G
    SLICE_X48Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  convert_time_1/intermediate_reg[3]/Q
                         net (fo=19, routed)          1.784     2.343    convert_time_1/CONVERT_M_TO_T_EN_BUFG_inst[3]
    SLICE_X38Y84         LUT2 (Prop_lut2_I0_O)        0.124     2.467 r  convert_time_1/intermediate_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     2.467    convert_time_1/intermediate_reg[2]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.843 r  convert_time_1/intermediate_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.843    convert_time_1/intermediate_reg[2]_i_2_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.158 r  convert_time_1/intermediate_reg[6]_i_2/O[3]
                         net (fo=3, routed)           1.114     4.272    convert_time_3/intermediate11_out[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.307     4.579 r  convert_time_3/intermediate_reg[14]_i_66/O
                         net (fo=1, routed)           0.000     4.579    convert_time_3/intermediate_reg[14]_i_66_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.980 r  convert_time_3/intermediate_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.980    convert_time_3/intermediate_reg[14]_i_47_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.314 r  convert_time_3/intermediate_reg[14]_i_29/O[1]
                         net (fo=18, routed)          1.506     6.821    intermediate1_7[9]
    SLICE_X37Y80         LUT3 (Prop_lut3_I2_O)        0.331     7.152 r  intermediate_reg[5]_i_22/O
                         net (fo=4, routed)           0.846     7.997    intermediate_reg[5]_i_22_n_0
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.326     8.323 r  intermediate_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     8.323    intermediate_reg[1]_i_30_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.856 r  intermediate_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.856    intermediate_reg[1]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  intermediate_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.973    intermediate_reg[5]_i_18_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.296 r  intermediate_reg[9]_i_13/O[1]
                         net (fo=3, routed)           1.054    10.351    intermediate_reg[9]_i_13_n_6
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.306    10.657 r  intermediate_reg[5]_i_15/O
                         net (fo=2, routed)           0.857    11.514    intermediate_reg[5]_i_15_n_0
    SLICE_X35Y81         LUT5 (Prop_lut5_I1_O)        0.154    11.668 r  intermediate_reg[5]_i_6/O
                         net (fo=2, routed)           0.305    11.973    intermediate_reg[5]_i_6_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.327    12.300 r  intermediate_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    12.300    intermediate_reg[5]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.850 r  intermediate_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.850    intermediate_reg[5]_i_3_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.089 r  intermediate_reg[9]_i_3/O[2]
                         net (fo=5, routed)           1.330    14.418    intermediate_reg[9]_i_3_n_5
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.302    14.720 r  intermediate_reg[14]_i_56/O
                         net (fo=1, routed)           0.000    14.720    intermediate_reg[14]_i_56_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.252 r  intermediate_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.252    intermediate_reg[14]_i_33_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.474 r  intermediate_reg[14]_i_15/O[0]
                         net (fo=3, routed)           0.846    16.321    inst_findAverage/intermediate_reg[0]_i_1[0]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.620 r  inst_findAverage/intermediate_reg[14]_i_28/O
                         net (fo=1, routed)           0.000    16.620    inst_findAverage/intermediate_reg[14]_i_28_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.133 r  inst_findAverage/intermediate_reg[14]_i_13/CO[3]
                         net (fo=15, routed)          1.308    18.441    inst_findAverage/intermediate_reg[14]_i_13_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.124    18.565 r  inst_findAverage/intermediate_reg[1]_i_2/O
                         net (fo=1, routed)           0.963    19.529    convert_time_3/data1_0[1]
    SLICE_X38Y83         LUT5 (Prop_lut5_I2_O)        0.124    19.653 r  convert_time_3/intermediate_reg[1]_i_1/O
                         net (fo=1, routed)           0.945    20.598    inst_findAverage/digit_1_reg[3]_i_2_1[1]
    SLICE_X38Y87         LDCE                                         r  inst_findAverage/intermediate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_time_1/intermediate_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inst_findAverage/intermediate_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.527ns  (logic 7.738ns (37.696%)  route 12.789ns (62.304%))
  Logic Levels:           24  (CARRY4=12 LDCE=1 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         LDCE                         0.000     0.000 r  convert_time_1/intermediate_reg[3]/G
    SLICE_X48Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  convert_time_1/intermediate_reg[3]/Q
                         net (fo=19, routed)          1.784     2.343    convert_time_1/CONVERT_M_TO_T_EN_BUFG_inst[3]
    SLICE_X38Y84         LUT2 (Prop_lut2_I0_O)        0.124     2.467 r  convert_time_1/intermediate_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     2.467    convert_time_1/intermediate_reg[2]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.843 r  convert_time_1/intermediate_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.843    convert_time_1/intermediate_reg[2]_i_2_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.158 r  convert_time_1/intermediate_reg[6]_i_2/O[3]
                         net (fo=3, routed)           1.114     4.272    convert_time_3/intermediate11_out[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.307     4.579 r  convert_time_3/intermediate_reg[14]_i_66/O
                         net (fo=1, routed)           0.000     4.579    convert_time_3/intermediate_reg[14]_i_66_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.980 r  convert_time_3/intermediate_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.980    convert_time_3/intermediate_reg[14]_i_47_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.314 r  convert_time_3/intermediate_reg[14]_i_29/O[1]
                         net (fo=18, routed)          1.506     6.821    intermediate1_7[9]
    SLICE_X37Y80         LUT3 (Prop_lut3_I2_O)        0.331     7.152 r  intermediate_reg[5]_i_22/O
                         net (fo=4, routed)           0.846     7.997    intermediate_reg[5]_i_22_n_0
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.326     8.323 r  intermediate_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     8.323    intermediate_reg[1]_i_30_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.856 r  intermediate_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.856    intermediate_reg[1]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  intermediate_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.973    intermediate_reg[5]_i_18_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.296 r  intermediate_reg[9]_i_13/O[1]
                         net (fo=3, routed)           1.054    10.351    intermediate_reg[9]_i_13_n_6
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.306    10.657 r  intermediate_reg[5]_i_15/O
                         net (fo=2, routed)           0.857    11.514    intermediate_reg[5]_i_15_n_0
    SLICE_X35Y81         LUT5 (Prop_lut5_I1_O)        0.154    11.668 r  intermediate_reg[5]_i_6/O
                         net (fo=2, routed)           0.305    11.973    intermediate_reg[5]_i_6_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.327    12.300 r  intermediate_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    12.300    intermediate_reg[5]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.850 r  intermediate_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.850    intermediate_reg[5]_i_3_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.089 r  intermediate_reg[9]_i_3/O[2]
                         net (fo=5, routed)           1.330    14.418    intermediate_reg[9]_i_3_n_5
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.302    14.720 r  intermediate_reg[14]_i_56/O
                         net (fo=1, routed)           0.000    14.720    intermediate_reg[14]_i_56_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.252 r  intermediate_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.252    intermediate_reg[14]_i_33_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.474 r  intermediate_reg[14]_i_15/O[0]
                         net (fo=3, routed)           0.846    16.321    inst_findAverage/intermediate_reg[0]_i_1[0]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.620 r  inst_findAverage/intermediate_reg[14]_i_28/O
                         net (fo=1, routed)           0.000    16.620    inst_findAverage/intermediate_reg[14]_i_28_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.133 r  inst_findAverage/intermediate_reg[14]_i_13/CO[3]
                         net (fo=15, routed)          1.367    18.500    inst_findAverage/intermediate_reg[14]_i_13_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I1_O)        0.124    18.624 r  inst_findAverage/intermediate_reg[5]_i_2/O
                         net (fo=1, routed)           0.967    19.591    convert_time_3/data1_0[5]
    SLICE_X38Y83         LUT5 (Prop_lut5_I2_O)        0.124    19.715 r  convert_time_3/intermediate_reg[5]_i_1/O
                         net (fo=1, routed)           0.812    20.527    inst_findAverage/digit_1_reg[3]_i_2_1[5]
    SLICE_X38Y87         LDCE                                         r  inst_findAverage/intermediate_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_time_1/intermediate_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inst_findAverage/intermediate_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.512ns  (logic 7.738ns (37.724%)  route 12.774ns (62.276%))
  Logic Levels:           24  (CARRY4=12 LDCE=1 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         LDCE                         0.000     0.000 r  convert_time_1/intermediate_reg[3]/G
    SLICE_X48Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  convert_time_1/intermediate_reg[3]/Q
                         net (fo=19, routed)          1.784     2.343    convert_time_1/CONVERT_M_TO_T_EN_BUFG_inst[3]
    SLICE_X38Y84         LUT2 (Prop_lut2_I0_O)        0.124     2.467 r  convert_time_1/intermediate_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     2.467    convert_time_1/intermediate_reg[2]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.843 r  convert_time_1/intermediate_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.843    convert_time_1/intermediate_reg[2]_i_2_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.158 r  convert_time_1/intermediate_reg[6]_i_2/O[3]
                         net (fo=3, routed)           1.114     4.272    convert_time_3/intermediate11_out[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.307     4.579 r  convert_time_3/intermediate_reg[14]_i_66/O
                         net (fo=1, routed)           0.000     4.579    convert_time_3/intermediate_reg[14]_i_66_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.980 r  convert_time_3/intermediate_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.980    convert_time_3/intermediate_reg[14]_i_47_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.314 r  convert_time_3/intermediate_reg[14]_i_29/O[1]
                         net (fo=18, routed)          1.506     6.821    intermediate1_7[9]
    SLICE_X37Y80         LUT3 (Prop_lut3_I2_O)        0.331     7.152 r  intermediate_reg[5]_i_22/O
                         net (fo=4, routed)           0.846     7.997    intermediate_reg[5]_i_22_n_0
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.326     8.323 r  intermediate_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     8.323    intermediate_reg[1]_i_30_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.856 r  intermediate_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.856    intermediate_reg[1]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  intermediate_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.973    intermediate_reg[5]_i_18_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.296 r  intermediate_reg[9]_i_13/O[1]
                         net (fo=3, routed)           1.054    10.351    intermediate_reg[9]_i_13_n_6
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.306    10.657 r  intermediate_reg[5]_i_15/O
                         net (fo=2, routed)           0.857    11.514    intermediate_reg[5]_i_15_n_0
    SLICE_X35Y81         LUT5 (Prop_lut5_I1_O)        0.154    11.668 r  intermediate_reg[5]_i_6/O
                         net (fo=2, routed)           0.305    11.973    intermediate_reg[5]_i_6_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.327    12.300 r  intermediate_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    12.300    intermediate_reg[5]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.850 r  intermediate_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.850    intermediate_reg[5]_i_3_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.089 r  intermediate_reg[9]_i_3/O[2]
                         net (fo=5, routed)           1.330    14.418    intermediate_reg[9]_i_3_n_5
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.302    14.720 r  intermediate_reg[14]_i_56/O
                         net (fo=1, routed)           0.000    14.720    intermediate_reg[14]_i_56_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.252 r  intermediate_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.252    intermediate_reg[14]_i_33_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.474 r  intermediate_reg[14]_i_15/O[0]
                         net (fo=3, routed)           0.846    16.321    inst_findAverage/intermediate_reg[0]_i_1[0]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.620 r  inst_findAverage/intermediate_reg[14]_i_28/O
                         net (fo=1, routed)           0.000    16.620    inst_findAverage/intermediate_reg[14]_i_28_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.133 r  inst_findAverage/intermediate_reg[14]_i_13/CO[3]
                         net (fo=15, routed)          1.165    18.298    inst_findAverage/intermediate_reg[14]_i_13_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I1_O)        0.124    18.422 r  inst_findAverage/intermediate_reg[14]_i_4/O
                         net (fo=1, routed)           0.815    19.237    convert_time_1/data1_0[0]
    SLICE_X36Y86         LUT5 (Prop_lut5_I2_O)        0.124    19.361 r  convert_time_1/intermediate_reg[14]_i_1/O
                         net (fo=1, routed)           1.151    20.512    inst_findAverage/digit_1_reg[3]_i_2_1[14]
    SLICE_X36Y90         LDCE                                         r  inst_findAverage/intermediate_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_maxMessage/digit_1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            convert_maxMessage/digit_2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.400ns  (logic 9.213ns (45.162%)  route 11.187ns (54.838%))
  Logic Levels:           25  (CARRY4=13 LDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         LDCE                         0.000     0.000 r  convert_maxMessage/digit_1_reg[2]/G
    SLICE_X46Y92         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  convert_maxMessage/digit_1_reg[2]/Q
                         net (fo=7, routed)           1.173     1.798    convert_maxMessage/digit_1[2]
    SLICE_X46Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.922 r  convert_maxMessage/digit_2_reg[2]_i_143__1/O
                         net (fo=1, routed)           0.000     1.922    convert_maxMessage/digit_2_reg[2]_i_143__1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.455 r  convert_maxMessage/digit_2_reg[2]_i_119__1/CO[3]
                         net (fo=1, routed)           0.000     2.455    convert_maxMessage/digit_2_reg[2]_i_119__1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.709 r  convert_maxMessage/digit_2_reg[2]_i_97__1/CO[0]
                         net (fo=2, routed)           0.541     3.250    convert_maxMessage/digit_2_reg[2]_i_97__1_n_3
    SLICE_X49Y93         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827     4.077 f  convert_maxMessage/digit_2_reg[2]_i_100__1/O[2]
                         net (fo=1, routed)           0.819     4.895    p_0_out0_0[11]
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.302     5.197 r  digit_2_reg[2]_i_95__1/O
                         net (fo=1, routed)           0.000     5.197    convert_maxMessage/digit_3_reg[3]_i_22__1[2]
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.598 r  convert_maxMessage/digit_2_reg[2]_i_54__1/CO[3]
                         net (fo=1, routed)           0.000     5.598    convert_maxMessage/digit_2_reg[2]_i_54__1_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.820 r  convert_maxMessage/digit_2_reg[2]_i_22__1/O[0]
                         net (fo=1, routed)           0.434     6.254    inst_findMax/digit_2_reg[2]_i_21__1_1[0]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.299     6.553 r  inst_findMax/digit_2_reg[2]_i_52__1/O
                         net (fo=1, routed)           0.000     6.553    inst_findMax/digit_2_reg[2]_i_52__1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.133 r  inst_findMax/digit_2_reg[2]_i_21__1/O[2]
                         net (fo=19, routed)          1.779     8.912    C_11[13]
    SLICE_X56Y90         LUT2 (Prop_lut2_I1_O)        0.302     9.214 r  digit_2_reg[2]_i_79__1/O
                         net (fo=1, routed)           0.000     9.214    inst_findMax/digit_2_reg[2]_i_73__1[1]
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.747 r  inst_findMax/digit_2_reg[2]_i_36__1/CO[3]
                         net (fo=1, routed)           0.000     9.747    inst_findMax/digit_2_reg[2]_i_36__1_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.070 r  inst_findMax/digit_2_reg[3]_i_12__1/O[1]
                         net (fo=3, routed)           0.835    10.905    inst_findMax_n_22
    SLICE_X55Y91         LUT3 (Prop_lut3_I1_O)        0.306    11.211 f  digit_2_reg[3]_i_14__1/O
                         net (fo=2, routed)           0.682    11.892    inst_findMax/digit_2_reg[3]_i_2__1_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124    12.016 r  inst_findMax/digit_2_reg[3]_i_7__1/O
                         net (fo=2, routed)           0.672    12.688    inst_findMax/digit_2_reg[3]_i_7__1_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.812 r  inst_findMax/digit_2_reg[3]_i_11__1/O
                         net (fo=1, routed)           0.000    12.812    inst_findMax/digit_2_reg[3]_i_11__1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.325 r  inst_findMax/digit_2_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    inst_findMax/digit_2_reg[3]_i_2__1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.544 r  inst_findMax/digit_2_reg[2]_i_49__1/O[0]
                         net (fo=8, routed)           1.068    14.613    inst_findMax_n_66
    SLICE_X52Y89         LUT3 (Prop_lut3_I2_O)        0.290    14.903 r  digit_2_reg[2]_i_44__1/O
                         net (fo=2, routed)           0.843    15.746    digit_2_reg[2]_i_44__1_n_0
    SLICE_X53Y90         LUT4 (Prop_lut4_I3_O)        0.332    16.078 r  digit_2_reg[2]_i_48__1/O
                         net (fo=1, routed)           0.000    16.078    digit_2_reg[2]_i_48__1_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.684 r  digit_2_reg[2]_i_15__1/O[3]
                         net (fo=3, routed)           0.964    17.648    digit_2_reg[2]_i_15__1_n_4
    SLICE_X52Y92         LUT4 (Prop_lut4_I1_O)        0.306    17.954 r  digit_2_reg[2]_i_63__1/O
                         net (fo=1, routed)           0.000    17.954    inst_findMax/digit_2_reg[2]_i_5__1_0[2]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.352 r  inst_findMax/digit_2_reg[2]_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    18.352    inst_findMax/digit_2_reg[2]_i_23__1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.623 r  inst_findMax/digit_2_reg[2]_i_5__1/CO[0]
                         net (fo=4, routed)           0.845    19.468    inst_findMax/digit_2_reg[2]_i_25__1[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.399    19.867 r  inst_findMax/digit_2_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.533    20.400    convert_maxMessage/D[1]
    SLICE_X53Y92         LDCE                                         r  convert_maxMessage/digit_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_time_1/intermediate_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inst_findAverage/intermediate_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.090ns  (logic 7.738ns (38.517%)  route 12.352ns (61.483%))
  Logic Levels:           24  (CARRY4=12 LDCE=1 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         LDCE                         0.000     0.000 r  convert_time_1/intermediate_reg[3]/G
    SLICE_X48Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  convert_time_1/intermediate_reg[3]/Q
                         net (fo=19, routed)          1.784     2.343    convert_time_1/CONVERT_M_TO_T_EN_BUFG_inst[3]
    SLICE_X38Y84         LUT2 (Prop_lut2_I0_O)        0.124     2.467 r  convert_time_1/intermediate_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     2.467    convert_time_1/intermediate_reg[2]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.843 r  convert_time_1/intermediate_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.843    convert_time_1/intermediate_reg[2]_i_2_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.158 r  convert_time_1/intermediate_reg[6]_i_2/O[3]
                         net (fo=3, routed)           1.114     4.272    convert_time_3/intermediate11_out[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.307     4.579 r  convert_time_3/intermediate_reg[14]_i_66/O
                         net (fo=1, routed)           0.000     4.579    convert_time_3/intermediate_reg[14]_i_66_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.980 r  convert_time_3/intermediate_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.980    convert_time_3/intermediate_reg[14]_i_47_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.314 r  convert_time_3/intermediate_reg[14]_i_29/O[1]
                         net (fo=18, routed)          1.506     6.821    intermediate1_7[9]
    SLICE_X37Y80         LUT3 (Prop_lut3_I2_O)        0.331     7.152 r  intermediate_reg[5]_i_22/O
                         net (fo=4, routed)           0.846     7.997    intermediate_reg[5]_i_22_n_0
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.326     8.323 r  intermediate_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     8.323    intermediate_reg[1]_i_30_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.856 r  intermediate_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.856    intermediate_reg[1]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  intermediate_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.973    intermediate_reg[5]_i_18_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.296 r  intermediate_reg[9]_i_13/O[1]
                         net (fo=3, routed)           1.054    10.351    intermediate_reg[9]_i_13_n_6
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.306    10.657 r  intermediate_reg[5]_i_15/O
                         net (fo=2, routed)           0.857    11.514    intermediate_reg[5]_i_15_n_0
    SLICE_X35Y81         LUT5 (Prop_lut5_I1_O)        0.154    11.668 r  intermediate_reg[5]_i_6/O
                         net (fo=2, routed)           0.305    11.973    intermediate_reg[5]_i_6_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.327    12.300 r  intermediate_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    12.300    intermediate_reg[5]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.850 r  intermediate_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.850    intermediate_reg[5]_i_3_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.089 r  intermediate_reg[9]_i_3/O[2]
                         net (fo=5, routed)           1.330    14.418    intermediate_reg[9]_i_3_n_5
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.302    14.720 r  intermediate_reg[14]_i_56/O
                         net (fo=1, routed)           0.000    14.720    intermediate_reg[14]_i_56_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.252 r  intermediate_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.252    intermediate_reg[14]_i_33_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.474 r  intermediate_reg[14]_i_15/O[0]
                         net (fo=3, routed)           0.846    16.321    inst_findAverage/intermediate_reg[0]_i_1[0]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.620 r  inst_findAverage/intermediate_reg[14]_i_28/O
                         net (fo=1, routed)           0.000    16.620    inst_findAverage/intermediate_reg[14]_i_28_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.133 r  inst_findAverage/intermediate_reg[14]_i_13/CO[3]
                         net (fo=15, routed)          1.037    18.170    inst_findAverage/intermediate_reg[14]_i_13_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.124    18.294 r  inst_findAverage/intermediate_reg[3]_i_2/O
                         net (fo=1, routed)           1.008    19.302    convert_time_3/data1_0[3]
    SLICE_X36Y85         LUT5 (Prop_lut5_I2_O)        0.124    19.426 r  convert_time_3/intermediate_reg[3]_i_1/O
                         net (fo=1, routed)           0.664    20.090    inst_findAverage/digit_1_reg[3]_i_2_1[3]
    SLICE_X36Y89         LDCE                                         r  inst_findAverage/intermediate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_time_1/intermediate_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inst_findAverage/intermediate_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.075ns  (logic 7.738ns (38.545%)  route 12.337ns (61.455%))
  Logic Levels:           24  (CARRY4=12 LDCE=1 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         LDCE                         0.000     0.000 r  convert_time_1/intermediate_reg[3]/G
    SLICE_X48Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  convert_time_1/intermediate_reg[3]/Q
                         net (fo=19, routed)          1.784     2.343    convert_time_1/CONVERT_M_TO_T_EN_BUFG_inst[3]
    SLICE_X38Y84         LUT2 (Prop_lut2_I0_O)        0.124     2.467 r  convert_time_1/intermediate_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     2.467    convert_time_1/intermediate_reg[2]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.843 r  convert_time_1/intermediate_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.843    convert_time_1/intermediate_reg[2]_i_2_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.158 r  convert_time_1/intermediate_reg[6]_i_2/O[3]
                         net (fo=3, routed)           1.114     4.272    convert_time_3/intermediate11_out[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.307     4.579 r  convert_time_3/intermediate_reg[14]_i_66/O
                         net (fo=1, routed)           0.000     4.579    convert_time_3/intermediate_reg[14]_i_66_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.980 r  convert_time_3/intermediate_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.980    convert_time_3/intermediate_reg[14]_i_47_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.314 r  convert_time_3/intermediate_reg[14]_i_29/O[1]
                         net (fo=18, routed)          1.506     6.821    intermediate1_7[9]
    SLICE_X37Y80         LUT3 (Prop_lut3_I2_O)        0.331     7.152 r  intermediate_reg[5]_i_22/O
                         net (fo=4, routed)           0.846     7.997    intermediate_reg[5]_i_22_n_0
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.326     8.323 r  intermediate_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     8.323    intermediate_reg[1]_i_30_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.856 r  intermediate_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.856    intermediate_reg[1]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  intermediate_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.973    intermediate_reg[5]_i_18_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.296 r  intermediate_reg[9]_i_13/O[1]
                         net (fo=3, routed)           1.054    10.351    intermediate_reg[9]_i_13_n_6
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.306    10.657 r  intermediate_reg[5]_i_15/O
                         net (fo=2, routed)           0.857    11.514    intermediate_reg[5]_i_15_n_0
    SLICE_X35Y81         LUT5 (Prop_lut5_I1_O)        0.154    11.668 r  intermediate_reg[5]_i_6/O
                         net (fo=2, routed)           0.305    11.973    intermediate_reg[5]_i_6_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.327    12.300 r  intermediate_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    12.300    intermediate_reg[5]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.850 r  intermediate_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.850    intermediate_reg[5]_i_3_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.089 r  intermediate_reg[9]_i_3/O[2]
                         net (fo=5, routed)           1.330    14.418    intermediate_reg[9]_i_3_n_5
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.302    14.720 r  intermediate_reg[14]_i_56/O
                         net (fo=1, routed)           0.000    14.720    intermediate_reg[14]_i_56_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.252 r  intermediate_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.252    intermediate_reg[14]_i_33_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.474 r  intermediate_reg[14]_i_15/O[0]
                         net (fo=3, routed)           0.846    16.321    inst_findAverage/intermediate_reg[0]_i_1[0]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.620 r  inst_findAverage/intermediate_reg[14]_i_28/O
                         net (fo=1, routed)           0.000    16.620    inst_findAverage/intermediate_reg[14]_i_28_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.133 r  inst_findAverage/intermediate_reg[14]_i_13/CO[3]
                         net (fo=15, routed)          1.015    18.148    inst_findAverage/intermediate_reg[14]_i_13_n_0
    SLICE_X32Y85         LUT5 (Prop_lut5_I1_O)        0.124    18.272 r  inst_findAverage/intermediate_reg[10]_i_3/O
                         net (fo=1, routed)           0.951    19.223    convert_time_3/data1_0[10]
    SLICE_X36Y86         LUT5 (Prop_lut5_I2_O)        0.124    19.347 r  convert_time_3/intermediate_reg[10]_i_1/O
                         net (fo=1, routed)           0.728    20.075    inst_findAverage/digit_1_reg[3]_i_2_1[10]
    SLICE_X36Y90         LDCE                                         r  inst_findAverage/intermediate_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 convert_maxMessage/digit_4_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            convert_maxMessage/Message_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.158ns (63.427%)  route 0.091ns (36.573%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         LDCE                         0.000     0.000 r  convert_maxMessage/digit_4_reg[2]/G
    SLICE_X55Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  convert_maxMessage/digit_4_reg[2]/Q
                         net (fo=1, routed)           0.091     0.249    convert_maxMessage/digit_4[2]
    SLICE_X54Y87         LDCE                                         r  convert_maxMessage/Message_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circ/message_2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            convert_time_2/intermediate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDCE                         0.000     0.000 r  inst_circ/message_2_reg[0]/C
    SLICE_X45Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_circ/message_2_reg[0]/Q
                         net (fo=2, routed)           0.111     0.252    convert_time_2/Q[0]
    SLICE_X43Y83         LDCE                                         r  convert_time_2/intermediate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_aveMessage/digit_4_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            convert_aveMessage/Message_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         LDCE                         0.000     0.000 r  convert_aveMessage/digit_4_reg[2]/G
    SLICE_X53Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  convert_aveMessage/digit_4_reg[2]/Q
                         net (fo=1, routed)           0.116     0.274    convert_aveMessage/digit_4[2]
    SLICE_X53Y89         LDCE                                         r  convert_aveMessage/Message_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_minMessage/digit_4_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            convert_minMessage/Message_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.158ns (57.041%)  route 0.119ns (42.959%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         LDCE                         0.000     0.000 r  convert_minMessage/digit_4_reg[3]/G
    SLICE_X48Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  convert_minMessage/digit_4_reg[3]/Q
                         net (fo=1, routed)           0.119     0.277    convert_minMessage/digit_4[3]
    SLICE_X48Y89         LDCE                                         r  convert_minMessage/Message_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circ/message_1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_circ/message_2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.493%)  route 0.138ns (49.507%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDCE                         0.000     0.000 r  inst_circ/message_1_reg[1]/C
    SLICE_X49Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_circ/message_1_reg[1]/Q
                         net (fo=3, routed)           0.138     0.279    inst_circ/Q[1]
    SLICE_X49Y83         FDCE                                         r  inst_circ/message_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_minMessage/digit_4_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            convert_minMessage/Message_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.158ns (55.855%)  route 0.125ns (44.145%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         LDCE                         0.000     0.000 r  convert_minMessage/digit_4_reg[1]/G
    SLICE_X48Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  convert_minMessage/digit_4_reg[1]/Q
                         net (fo=1, routed)           0.125     0.283    convert_minMessage/digit_4[1]
    SLICE_X48Y89         LDCE                                         r  convert_minMessage/Message_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circ/message_1_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_circ/message_2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.068%)  route 0.146ns (50.932%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDCE                         0.000     0.000 r  inst_circ/message_1_reg[11]/C
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_circ/message_1_reg[11]/Q
                         net (fo=6, routed)           0.146     0.287    inst_circ/message_1_reg_n_0_[11]
    SLICE_X48Y80         FDCE                                         r  inst_circ/message_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_aveMessage/digit_2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            convert_aveMessage/Message_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.178ns (61.498%)  route 0.111ns (38.502%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         LDCE                         0.000     0.000 r  convert_aveMessage/digit_2_reg[3]/G
    SLICE_X42Y98         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  convert_aveMessage/digit_2_reg[3]/Q
                         net (fo=6, routed)           0.111     0.289    convert_aveMessage/digit_2[3]
    SLICE_X45Y97         LDCE                                         r  convert_aveMessage/Message_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_aveMessage/digit_4_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            convert_aveMessage/Message_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         LDCE                         0.000     0.000 r  convert_aveMessage/digit_4_reg[3]/G
    SLICE_X50Y89         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  convert_aveMessage/digit_4_reg[3]/Q
                         net (fo=1, routed)           0.112     0.290    convert_aveMessage/digit_4[3]
    SLICE_X50Y89         LDCE                                         r  convert_aveMessage/Message_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circ/message_1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_circ/message_2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.766%)  route 0.181ns (56.234%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDCE                         0.000     0.000 r  inst_circ/message_1_reg[7]/C
    SLICE_X49Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_circ/message_1_reg[7]/Q
                         net (fo=5, routed)           0.181     0.322    inst_circ/Q[7]
    SLICE_X49Y83         FDCE                                         r  inst_circ/message_2_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.607ns  (logic 0.606ns (37.718%)  route 1.001ns (62.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.229    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  inst_rand_num_generator/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  inst_rand_num_generator/count_reg[4]/Q
                         net (fo=5, routed)           1.001     6.685    inst_rand_num_generator/count_reg__0[4]
    SLICE_X54Y98         LUT3 (Prop_lut3_I2_O)        0.150     6.835 r  inst_rand_num_generator/randNum[11]_i_1/O
                         net (fo=1, routed)           0.000     6.835    inst_rand_num_generator/randNum0[11]
    SLICE_X54Y98         FDRE                                         r  inst_rand_num_generator/randNum_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.599ns  (logic 0.608ns (38.032%)  route 0.991ns (61.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.229    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  inst_rand_num_generator/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  inst_rand_num_generator/count_reg[4]/Q
                         net (fo=5, routed)           0.991     6.675    inst_rand_num_generator/count_reg__0[4]
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.152     6.827 r  inst_rand_num_generator/randNum[9]_i_1/O
                         net (fo=1, routed)           0.000     6.827    inst_rand_num_generator/randNum0[9]
    SLICE_X54Y98         FDRE                                         r  inst_rand_num_generator/randNum_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.581ns  (logic 0.580ns (36.693%)  route 1.001ns (63.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.229    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  inst_rand_num_generator/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  inst_rand_num_generator/count_reg[4]/Q
                         net (fo=5, routed)           1.001     6.685    inst_rand_num_generator/count_reg__0[4]
    SLICE_X54Y98         LUT3 (Prop_lut3_I1_O)        0.124     6.809 r  inst_rand_num_generator/randNum[10]_i_1/O
                         net (fo=1, routed)           0.000     6.809    inst_rand_num_generator/randNum0[10]
    SLICE_X54Y98         FDRE                                         r  inst_rand_num_generator/randNum_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.353ns  (logic 0.580ns (42.878%)  route 0.773ns (57.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.625     5.228    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  inst_rand_num_generator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  inst_rand_num_generator/count_reg[3]/Q
                         net (fo=6, routed)           0.773     6.456    inst_rand_num_generator/count_reg__0[3]
    SLICE_X54Y98         LUT1 (Prop_lut1_I0_O)        0.124     6.580 r  inst_rand_num_generator/randNum[8]_i_1/O
                         net (fo=1, routed)           0.000     6.580    inst_rand_num_generator/randNum0[8]
    SLICE_X54Y98         FDRE                                         r  inst_rand_num_generator/randNum_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.270ns  (logic 0.456ns (35.895%)  route 0.814ns (64.105%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.625     5.228    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  inst_rand_num_generator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  inst_rand_num_generator/count_reg[1]/Q
                         net (fo=3, routed)           0.814     6.498    inst_rand_num_generator/count_reg[1]
    SLICE_X55Y97         FDRE                                         r  inst_rand_num_generator/randNum_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.816ns  (logic 0.456ns (55.864%)  route 0.360ns (44.136%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.625     5.228    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  inst_rand_num_generator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  inst_rand_num_generator/count_reg[2]/Q
                         net (fo=3, routed)           0.360     6.044    inst_rand_num_generator/count_reg[2]
    SLICE_X55Y97         FDRE                                         r  inst_rand_num_generator/randNum_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.814ns  (logic 0.456ns (56.051%)  route 0.358ns (43.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.625     5.228    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  inst_rand_num_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  inst_rand_num_generator/count_reg[0]/Q
                         net (fo=3, routed)           0.358     6.041    inst_rand_num_generator/count_reg[0]
    SLICE_X55Y97         FDRE                                         r  inst_rand_num_generator/randNum_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.762%)  route 0.121ns (46.238%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.483    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  inst_rand_num_generator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  inst_rand_num_generator/count_reg[2]/Q
                         net (fo=3, routed)           0.121     1.746    inst_rand_num_generator/count_reg[2]
    SLICE_X55Y97         FDRE                                         r  inst_rand_num_generator/randNum_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.501%)  route 0.123ns (46.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.483    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  inst_rand_num_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  inst_rand_num_generator/count_reg[0]/Q
                         net (fo=3, routed)           0.123     1.747    inst_rand_num_generator/count_reg[0]
    SLICE_X55Y97         FDRE                                         r  inst_rand_num_generator/randNum_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.141ns (32.164%)  route 0.297ns (67.836%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.483    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  inst_rand_num_generator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  inst_rand_num_generator/count_reg[1]/Q
                         net (fo=3, routed)           0.297     1.922    inst_rand_num_generator/count_reg[1]
    SLICE_X55Y97         FDRE                                         r  inst_rand_num_generator/randNum_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.729%)  route 0.271ns (59.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.483    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  inst_rand_num_generator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  inst_rand_num_generator/count_reg[3]/Q
                         net (fo=6, routed)           0.271     1.895    inst_rand_num_generator/count_reg__0[3]
    SLICE_X54Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.940 r  inst_rand_num_generator/randNum[8]_i_1/O
                         net (fo=1, routed)           0.000     1.940    inst_rand_num_generator/randNum0[8]
    SLICE_X54Y98         FDRE                                         r  inst_rand_num_generator/randNum_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.186ns (40.640%)  route 0.272ns (59.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.483    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  inst_rand_num_generator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  inst_rand_num_generator/count_reg[3]/Q
                         net (fo=6, routed)           0.272     1.896    inst_rand_num_generator/count_reg__0[3]
    SLICE_X54Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.941 r  inst_rand_num_generator/randNum[10]_i_1/O
                         net (fo=1, routed)           0.000     1.941    inst_rand_num_generator/randNum0[10]
    SLICE_X54Y98         FDRE                                         r  inst_rand_num_generator/randNum_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.188ns (40.987%)  route 0.271ns (59.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.483    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  inst_rand_num_generator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  inst_rand_num_generator/count_reg[3]/Q
                         net (fo=6, routed)           0.271     1.895    inst_rand_num_generator/count_reg__0[3]
    SLICE_X54Y98         LUT2 (Prop_lut2_I0_O)        0.047     1.942 r  inst_rand_num_generator/randNum[9]_i_1/O
                         net (fo=1, routed)           0.000     1.942    inst_rand_num_generator/randNum0[9]
    SLICE_X54Y98         FDRE                                         r  inst_rand_num_generator/randNum_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_rand_num_generator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_rand_num_generator/randNum_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.187ns (40.769%)  route 0.272ns (59.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.483    inst_rand_num_generator/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  inst_rand_num_generator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  inst_rand_num_generator/count_reg[3]/Q
                         net (fo=6, routed)           0.272     1.896    inst_rand_num_generator/count_reg__0[3]
    SLICE_X54Y98         LUT3 (Prop_lut3_I1_O)        0.046     1.942 r  inst_rand_num_generator/randNum[11]_i_1/O
                         net (fo=1, routed)           0.000     1.942    inst_rand_num_generator/randNum0[11]
    SLICE_X54Y98         FDRE                                         r  inst_rand_num_generator/randNum_reg[11]/D
  -------------------------------------------------------------------    -------------------





