{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534188419373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534188419380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 13 15:26:59 2018 " "Processing started: Mon Aug 13 15:26:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534188419380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534188419380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534188419380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1534188420108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 5 5 " "Found 5 design units, including 5 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430158 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_seg_decoder " "Found entity 2: seven_seg_decoder" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430158 ""} { "Info" "ISGN_ENTITY_NAME" "3 theCounter " "Found entity 3: theCounter" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430158 ""} { "Info" "ISGN_ENTITY_NAME" "4 RateDivider " "Found entity 4: RateDivider" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430158 ""} { "Info" "ISGN_ENTITY_NAME" "5 DisplayCounter " "Found entity 5: DisplayCounter" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430158 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 endgame.v(98) " "Verilog HDL Expression warning at endgame.v(98): truncated literal to match 8 bits" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1534188430161 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 endgame.v(103) " "Verilog HDL Expression warning at endgame.v(103): truncated literal to match 8 bits" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1534188430162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endgame.v 3 3 " "Found 3 design units, including 3 entities, in source file endgame.v" { { "Info" "ISGN_ENTITY_NAME" "1 endgame " "Found entity 1: endgame" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430165 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathe " "Found entity 2: datapathe" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430165 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMe " "Found entity 3: FSMe" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430165 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/endgame.v " "Can't analyze file -- file output_files/endgame.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1534188430168 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 comparator.v(302) " "Verilog HDL Expression warning at comparator.v(302): truncated literal to match 1 bits" {  } { { "comparator.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/comparator.v" 302 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1534188430171 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 comparator.v(304) " "Verilog HDL Expression warning at comparator.v(304): truncated literal to match 1 bits" {  } { { "comparator.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/comparator.v" 304 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1534188430171 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 comparator.v(309) " "Verilog HDL Expression warning at comparator.v(309): truncated literal to match 1 bits" {  } { { "comparator.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/comparator.v" 309 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1534188430171 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 comparator.v(311) " "Verilog HDL Expression warning at comparator.v(311): truncated literal to match 1 bits" {  } { { "comparator.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/comparator.v" 311 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1534188430171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu.v 3 3 " "Found 3 design units, including 3 entities, in source file menu.v" { { "Info" "ISGN_ENTITY_NAME" "1 menu " "Found entity 1: menu" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430175 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathm " "Found entity 2: datapathm" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430175 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMm " "Found entity 3: FSMm" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car4.v(277) " "Verilog HDL Declaration information at car4.v(277): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188430178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car4.v 3 3 " "Found 3 design units, including 3 entities, in source file car4.v" { { "Info" "ISGN_ENTITY_NAME" "1 car4 " "Found entity 1: car4" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430179 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath4 " "Found entity 2: datapath4" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430179 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM4 " "Found entity 3: FSM4" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car1.v(278) " "Verilog HDL Declaration information at car1.v(278): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188430182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car1.v 3 3 " "Found 3 design units, including 3 entities, in source file car1.v" { { "Info" "ISGN_ENTITY_NAME" "1 car1 " "Found entity 1: car1" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430183 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath1 " "Found entity 2: datapath1" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430183 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM1 " "Found entity 3: FSM1" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car3.v(276) " "Verilog HDL Declaration information at car3.v(276): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188430198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car3.v 3 3 " "Found 3 design units, including 3 entities, in source file car3.v" { { "Info" "ISGN_ENTITY_NAME" "1 car3 " "Found entity 1: car3" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430199 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath2 " "Found entity 2: datapath2" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430199 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM2 " "Found entity 3: FSM2" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car2.v(276) " "Verilog HDL Declaration information at car2.v(276): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188430202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car2.v 3 3 " "Found 3 design units, including 3 entities, in source file car2.v" { { "Info" "ISGN_ENTITY_NAME" "1 car2 " "Found entity 1: car2" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430203 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430203 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM " "Found entity 3: FSM" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.v 3 3 " "Found 3 design units, including 3 entities, in source file background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430206 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath3 " "Found entity 2: datapath3" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430206 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM3 " "Found entity 3: FSM3" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "crushed Crushed project.v(567) " "Verilog HDL Declaration information at project.v(567): object \"crushed\" differs only in case from object \"Crushed\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 567 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188430210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 3 3 " "Found 3 design units, including 3 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430213 ""} { "Info" "ISGN_ENTITY_NAME" "2 BIGFSM " "Found entity 2: BIGFSM" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430213 ""} { "Info" "ISGN_ENTITY_NAME" "3 clearAll " "Found entity 3: clearAll" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car5.v(170) " "Verilog HDL Declaration information at car5.v(170): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 170 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188430216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car5.v 3 3 " "Found 3 design units, including 3 entities, in source file car5.v" { { "Info" "ISGN_ENTITY_NAME" "1 car5 " "Found entity 1: car5" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430217 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcar5 " "Found entity 2: datapathcar5" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430217 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcar5 " "Found entity 3: FSMcar5" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car6.v(168) " "Verilog HDL Declaration information at car6.v(168): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188430220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car6.v 3 3 " "Found 3 design units, including 3 entities, in source file car6.v" { { "Info" "ISGN_ENTITY_NAME" "1 car6 " "Found entity 1: car6" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430221 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcar6 " "Found entity 2: datapathcar6" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430221 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcar6 " "Found entity 3: FSMcar6" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car7.v(168) " "Verilog HDL Declaration information at car7.v(168): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188430224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car7.v 3 3 " "Found 3 design units, including 3 entities, in source file car7.v" { { "Info" "ISGN_ENTITY_NAME" "1 car7 " "Found entity 1: car7" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430225 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcar7 " "Found entity 2: datapathcar7" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430225 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcar7 " "Found entity 3: FSMcar7" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car8.v(168) " "Verilog HDL Declaration information at car8.v(168): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188430228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car8.v 3 3 " "Found 3 design units, including 3 entities, in source file car8.v" { { "Info" "ISGN_ENTITY_NAME" "1 car8 " "Found entity 1: car8" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430229 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcar8 " "Found entity 2: datapathcar8" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430229 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcar8 " "Found entity 3: FSMcar8" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW motocar9.v(191) " "Verilog HDL Declaration information at motocar9.v(191): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188430232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motocar9.v 3 3 " "Found 3 design units, including 3 entities, in source file motocar9.v" { { "Info" "ISGN_ENTITY_NAME" "1 motocar9 " "Found entity 1: motocar9" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430233 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcar9 " "Found entity 2: datapathcar9" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430233 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcar9 " "Found entity 3: FSMcar9" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW motocar10.v(191) " "Verilog HDL Declaration information at motocar10.v(191): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188430236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motocar10.v 3 3 " "Found 3 design units, including 3 entities, in source file motocar10.v" { { "Info" "ISGN_ENTITY_NAME" "1 motocar10 " "Found entity 1: motocar10" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430237 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcar10 " "Found entity 2: datapathcar10" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430237 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcar10 " "Found entity 3: FSMcar10" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrance.v 3 3 " "Found 3 design units, including 3 entities, in source file entrance.v" { { "Info" "ISGN_ENTITY_NAME" "1 entrance " "Found entity 1: entrance" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430240 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathentrance " "Found entity 2: datapathentrance" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430240 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMentrance " "Found entity 3: FSMentrance" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430240 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/project.v " "Can't analyze file -- file output_files/project.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1534188430243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car12.v(168) " "Verilog HDL Declaration information at car12.v(168): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188430246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car12.v 3 3 " "Found 3 design units, including 3 entities, in source file car12.v" { { "Info" "ISGN_ENTITY_NAME" "1 car12 " "Found entity 1: car12" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430247 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath12 " "Found entity 2: datapath12" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430247 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM12 " "Found entity 3: FSM12" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crush.v 3 3 " "Found 3 design units, including 3 entities, in source file crush.v" { { "Info" "ISGN_ENTITY_NAME" "1 crush " "Found entity 1: crush" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430250 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcrush " "Found entity 2: datapathcrush" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430250 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcrush " "Found entity 3: FSMcrush" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable counter.v(40) " "Verilog HDL Implicit Net warning at counter.v(40): created implicit net for \"enable\"" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188430251 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(384) " "Verilog HDL Instantiation warning at project.v(384): instance has no name" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 384 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1534188430266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534188430346 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ENcount project.v(102) " "Verilog HDL Always Construct warning at project.v(102): inferring latch(es) for variable \"ENcount\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430350 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENcount project.v(102) " "Inferred latch for \"ENcount\" at project.v(102)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430350 "|project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "project.v" "VGA" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188430404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430405 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1534188430405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altsyncram_m6m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/study/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altsyncram_m6m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altsyncram_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188430643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430644 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1534188430644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188430700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/study/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count0 " "Elaborating entity \"counter\" for hierarchy \"counter:count0\"" {  } { { "project.v" "count0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "theCounter counter:count0\|theCounter:t0 " "Elaborating entity \"theCounter\" for hierarchy \"counter:count0\|theCounter:t0\"" {  } { { "counter.v" "t0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(41) " "Verilog HDL assignment warning at counter.v(41): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430709 "|project|counter:count0|theCounter:t0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider counter:count0\|theCounter:t0\|RateDivider:r0 " "Elaborating entity \"RateDivider\" for hierarchy \"counter:count0\|theCounter:t0\|RateDivider:r0\"" {  } { { "counter.v" "r0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayCounter counter:count0\|theCounter:t0\|DisplayCounter:d0 " "Elaborating entity \"DisplayCounter\" for hierarchy \"counter:count0\|theCounter:t0\|DisplayCounter:d0\"" {  } { { "counter.v" "d0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder counter:count0\|seven_seg_decoder:s0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"counter:count0\|seven_seg_decoder:s0\"" {  } { { "counter.v" "s0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrance entrance:entrance0 " "Elaborating entity \"entrance\" for hierarchy \"entrance:entrance0\"" {  } { { "project.v" "entrance0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430713 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x entrance.v(35) " "Verilog HDL Always Construct warning at entrance.v(35): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430713 "|project|entrance:entrance0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y entrance.v(35) " "Verilog HDL Always Construct warning at entrance.v(35): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430713 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] entrance.v(39) " "Inferred latch for \"y\[0\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430713 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] entrance.v(39) " "Inferred latch for \"y\[1\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430713 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] entrance.v(39) " "Inferred latch for \"y\[2\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430714 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] entrance.v(39) " "Inferred latch for \"y\[3\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430714 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] entrance.v(39) " "Inferred latch for \"y\[4\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430714 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] entrance.v(39) " "Inferred latch for \"y\[5\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430714 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] entrance.v(39) " "Inferred latch for \"y\[6\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430714 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] entrance.v(39) " "Inferred latch for \"x\[0\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430714 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] entrance.v(39) " "Inferred latch for \"x\[1\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430714 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] entrance.v(39) " "Inferred latch for \"x\[2\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430714 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] entrance.v(39) " "Inferred latch for \"x\[3\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430714 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] entrance.v(39) " "Inferred latch for \"x\[4\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430714 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] entrance.v(39) " "Inferred latch for \"x\[5\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430714 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] entrance.v(39) " "Inferred latch for \"x\[6\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430714 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] entrance.v(39) " "Inferred latch for \"x\[7\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430714 "|project|entrance:entrance0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathentrance entrance:entrance0\|datapathentrance:d0 " "Elaborating entity \"datapathentrance\" for hierarchy \"entrance:entrance0\|datapathentrance:d0\"" {  } { { "entrance.v" "d0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 entrance.v(99) " "Verilog HDL assignment warning at entrance.v(99): truncated value with size 32 to match size of target (8)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430715 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 entrance.v(111) " "Verilog HDL assignment warning at entrance.v(111): truncated value with size 32 to match size of target (6)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430716 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 entrance.v(117) " "Verilog HDL assignment warning at entrance.v(117): truncated value with size 32 to match size of target (8)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430716 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 entrance.v(118) " "Verilog HDL assignment warning at entrance.v(118): truncated value with size 32 to match size of target (7)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430716 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 entrance.v(119) " "Verilog HDL assignment warning at entrance.v(119): truncated value with size 32 to match size of target (1)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430716 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 entrance.v(120) " "Verilog HDL assignment warning at entrance.v(120): truncated value with size 32 to match size of target (1)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430716 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 entrance.v(132) " "Verilog HDL assignment warning at entrance.v(132): truncated value with size 32 to match size of target (2)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430716 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 entrance.v(145) " "Verilog HDL assignment warning at entrance.v(145): truncated value with size 32 to match size of target (2)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430716 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 entrance.v(150) " "Verilog HDL assignment warning at entrance.v(150): truncated value with size 8 to match size of target (7)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430716 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 entrance.v(152) " "Verilog HDL assignment warning at entrance.v(152): truncated value with size 8 to match size of target (7)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430716 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 entrance.v(153) " "Verilog HDL assignment warning at entrance.v(153): truncated value with size 32 to match size of target (1)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430716 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 entrance.v(154) " "Verilog HDL assignment warning at entrance.v(154): truncated value with size 32 to match size of target (1)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430716 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMentrance entrance:entrance0\|FSMentrance:f0 " "Elaborating entity \"FSMentrance\" for hierarchy \"entrance:entrance0\|FSMentrance:f0\"" {  } { { "entrance.v" "f0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:b0 " "Elaborating entity \"background\" for hierarchy \"background:b0\"" {  } { { "project.v" "b0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430718 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x background.v(34) " "Verilog HDL Always Construct warning at background.v(34): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430719 "|project|background:b0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y background.v(34) " "Verilog HDL Always Construct warning at background.v(34): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430719 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] background.v(38) " "Inferred latch for \"y\[0\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430720 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] background.v(38) " "Inferred latch for \"y\[1\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430720 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] background.v(38) " "Inferred latch for \"y\[2\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430720 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] background.v(38) " "Inferred latch for \"y\[3\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430720 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] background.v(38) " "Inferred latch for \"y\[4\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430720 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] background.v(38) " "Inferred latch for \"y\[5\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430720 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] background.v(38) " "Inferred latch for \"y\[6\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430721 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] background.v(38) " "Inferred latch for \"x\[0\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430721 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] background.v(38) " "Inferred latch for \"x\[1\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430721 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] background.v(38) " "Inferred latch for \"x\[2\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430721 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] background.v(38) " "Inferred latch for \"x\[3\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430721 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] background.v(38) " "Inferred latch for \"x\[4\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430721 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] background.v(38) " "Inferred latch for \"x\[5\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430721 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] background.v(38) " "Inferred latch for \"x\[6\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430721 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] background.v(38) " "Inferred latch for \"x\[7\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430721 "|project|background:b0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath3 background:b0\|datapath3:d0 " "Elaborating entity \"datapath3\" for hierarchy \"background:b0\|datapath3:d0\"" {  } { { "background.v" "d0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 background.v(95) " "Verilog HDL assignment warning at background.v(95): truncated value with size 32 to match size of target (1)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430734 "|project|background:b0|datapath3:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 background.v(111) " "Verilog HDL assignment warning at background.v(111): truncated value with size 32 to match size of target (1)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430735 "|project|background:b0|datapath3:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 background.v(120) " "Verilog HDL assignment warning at background.v(120): truncated value with size 8 to match size of target (7)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430735 "|project|background:b0|datapath3:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 background.v(127) " "Verilog HDL assignment warning at background.v(127): truncated value with size 32 to match size of target (1)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430735 "|project|background:b0|datapath3:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 background.v(143) " "Verilog HDL assignment warning at background.v(143): truncated value with size 32 to match size of target (1)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430736 "|project|background:b0|datapath3:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 background.v(160) " "Verilog HDL assignment warning at background.v(160): truncated value with size 32 to match size of target (1)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430736 "|project|background:b0|datapath3:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM3 background:b0\|FSM3:f0 " "Elaborating entity \"FSM3\" for hierarchy \"background:b0\|FSM3:f0\"" {  } { { "background.v" "f0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu menu:m0 " "Elaborating entity \"menu\" for hierarchy \"menu:m0\"" {  } { { "project.v" "m0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathm menu:m0\|datapathm:dm " "Elaborating entity \"datapathm\" for hierarchy \"menu:m0\|datapathm:dm\"" {  } { { "menu.v" "dm" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(166) " "Verilog HDL assignment warning at menu.v(166): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430761 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(184) " "Verilog HDL assignment warning at menu.v(184): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(202) " "Verilog HDL assignment warning at menu.v(202): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(220) " "Verilog HDL assignment warning at menu.v(220): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(238) " "Verilog HDL assignment warning at menu.v(238): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(256) " "Verilog HDL assignment warning at menu.v(256): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(310) " "Verilog HDL assignment warning at menu.v(310): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(328) " "Verilog HDL assignment warning at menu.v(328): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(383) " "Verilog HDL assignment warning at menu.v(383): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(401) " "Verilog HDL assignment warning at menu.v(401): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 menu.v(413) " "Verilog HDL assignment warning at menu.v(413): truncated value with size 32 to match size of target (6)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 menu.v(423) " "Verilog HDL assignment warning at menu.v(423): truncated value with size 32 to match size of target (6)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(425) " "Verilog HDL assignment warning at menu.v(425): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(426) " "Verilog HDL assignment warning at menu.v(426): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x menu.v(430) " "Verilog HDL Always Construct warning at menu.v(430): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 430 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y menu.v(430) " "Verilog HDL Always Construct warning at menu.v(430): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 430 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] menu.v(434) " "Inferred latch for \"y\[0\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] menu.v(434) " "Inferred latch for \"y\[1\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] menu.v(434) " "Inferred latch for \"y\[2\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] menu.v(434) " "Inferred latch for \"y\[3\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430762 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] menu.v(434) " "Inferred latch for \"y\[4\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430763 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] menu.v(434) " "Inferred latch for \"y\[5\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430763 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] menu.v(434) " "Inferred latch for \"y\[6\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430763 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] menu.v(434) " "Inferred latch for \"x\[0\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430763 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] menu.v(434) " "Inferred latch for \"x\[1\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430763 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] menu.v(434) " "Inferred latch for \"x\[2\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430763 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] menu.v(434) " "Inferred latch for \"x\[3\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430763 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] menu.v(434) " "Inferred latch for \"x\[4\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430763 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] menu.v(434) " "Inferred latch for \"x\[5\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430763 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] menu.v(434) " "Inferred latch for \"x\[6\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430763 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] menu.v(434) " "Inferred latch for \"x\[7\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430763 "|project|menu:m0|datapathm:dm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMm menu:m0\|FSMm:Fm " "Elaborating entity \"FSMm\" for hierarchy \"menu:m0\|FSMm:Fm\"" {  } { { "menu.v" "Fm" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crush crush:crush0 " "Elaborating entity \"crush\" for hierarchy \"crush:crush0\"" {  } { { "project.v" "crush0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcrush crush:crush0\|datapathcrush:dm " "Elaborating entity \"datapathcrush\" for hierarchy \"crush:crush0\|datapathcrush:dm\"" {  } { { "crush.v" "dm" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(68) " "Verilog HDL assignment warning at crush.v(68): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430768 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(86) " "Verilog HDL assignment warning at crush.v(86): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(104) " "Verilog HDL assignment warning at crush.v(104): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(122) " "Verilog HDL assignment warning at crush.v(122): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(140) " "Verilog HDL assignment warning at crush.v(140): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(158) " "Verilog HDL assignment warning at crush.v(158): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(212) " "Verilog HDL assignment warning at crush.v(212): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(230) " "Verilog HDL assignment warning at crush.v(230): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(285) " "Verilog HDL assignment warning at crush.v(285): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(303) " "Verilog HDL assignment warning at crush.v(303): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 crush.v(315) " "Verilog HDL assignment warning at crush.v(315): truncated value with size 32 to match size of target (6)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 crush.v(325) " "Verilog HDL assignment warning at crush.v(325): truncated value with size 32 to match size of target (6)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(327) " "Verilog HDL assignment warning at crush.v(327): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(328) " "Verilog HDL assignment warning at crush.v(328): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x crush.v(332) " "Verilog HDL Always Construct warning at crush.v(332): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 332 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y crush.v(332) " "Verilog HDL Always Construct warning at crush.v(332): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 332 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] crush.v(336) " "Inferred latch for \"y\[0\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] crush.v(336) " "Inferred latch for \"y\[1\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] crush.v(336) " "Inferred latch for \"y\[2\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] crush.v(336) " "Inferred latch for \"y\[3\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430769 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] crush.v(336) " "Inferred latch for \"y\[4\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430770 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] crush.v(336) " "Inferred latch for \"y\[5\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430770 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] crush.v(336) " "Inferred latch for \"y\[6\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430770 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] crush.v(336) " "Inferred latch for \"x\[0\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430770 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] crush.v(336) " "Inferred latch for \"x\[1\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430770 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] crush.v(336) " "Inferred latch for \"x\[2\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430770 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] crush.v(336) " "Inferred latch for \"x\[3\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430770 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] crush.v(336) " "Inferred latch for \"x\[4\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430770 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] crush.v(336) " "Inferred latch for \"x\[5\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430770 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] crush.v(336) " "Inferred latch for \"x\[6\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430770 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] crush.v(336) " "Inferred latch for \"x\[7\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430770 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcrush crush:crush0\|FSMcrush:Fm " "Elaborating entity \"FSMcrush\" for hierarchy \"crush:crush0\|FSMcrush:Fm\"" {  } { { "crush.v" "Fm" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endgame endgame:e0 " "Elaborating entity \"endgame\" for hierarchy \"endgame:e0\"" {  } { { "project.v" "e0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathe endgame:e0\|datapathe:de " "Elaborating entity \"datapathe\" for hierarchy \"endgame:e0\|datapathe:de\"" {  } { { "endgame.v" "de" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(68) " "Verilog HDL assignment warning at endgame.v(68): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430775 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(70) " "Verilog HDL assignment warning at endgame.v(70): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430775 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(79) " "Verilog HDL assignment warning at endgame.v(79): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430775 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(81) " "Verilog HDL assignment warning at endgame.v(81): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(90) " "Verilog HDL assignment warning at endgame.v(90): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(92) " "Verilog HDL assignment warning at endgame.v(92): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(101) " "Verilog HDL assignment warning at endgame.v(101): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(103) " "Verilog HDL assignment warning at endgame.v(103): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(112) " "Verilog HDL assignment warning at endgame.v(112): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(114) " "Verilog HDL assignment warning at endgame.v(114): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 endgame.v(123) " "Verilog HDL assignment warning at endgame.v(123): truncated value with size 32 to match size of target (9)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(125) " "Verilog HDL assignment warning at endgame.v(125): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(134) " "Verilog HDL assignment warning at endgame.v(134): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(136) " "Verilog HDL assignment warning at endgame.v(136): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(145) " "Verilog HDL assignment warning at endgame.v(145): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(147) " "Verilog HDL assignment warning at endgame.v(147): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(156) " "Verilog HDL assignment warning at endgame.v(156): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(158) " "Verilog HDL assignment warning at endgame.v(158): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(167) " "Verilog HDL assignment warning at endgame.v(167): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(169) " "Verilog HDL assignment warning at endgame.v(169): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(178) " "Verilog HDL assignment warning at endgame.v(178): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(180) " "Verilog HDL assignment warning at endgame.v(180): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x endgame.v(185) " "Verilog HDL Always Construct warning at endgame.v(185): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y endgame.v(185) " "Verilog HDL Always Construct warning at endgame.v(185): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] endgame.v(189) " "Inferred latch for \"y\[0\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] endgame.v(189) " "Inferred latch for \"y\[1\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] endgame.v(189) " "Inferred latch for \"y\[2\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] endgame.v(189) " "Inferred latch for \"y\[3\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] endgame.v(189) " "Inferred latch for \"y\[4\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] endgame.v(189) " "Inferred latch for \"y\[5\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430776 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] endgame.v(189) " "Inferred latch for \"y\[6\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430777 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] endgame.v(189) " "Inferred latch for \"x\[0\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430777 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] endgame.v(189) " "Inferred latch for \"x\[1\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430777 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] endgame.v(189) " "Inferred latch for \"x\[2\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430777 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] endgame.v(189) " "Inferred latch for \"x\[3\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430777 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] endgame.v(189) " "Inferred latch for \"x\[4\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430777 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] endgame.v(189) " "Inferred latch for \"x\[5\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430777 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] endgame.v(189) " "Inferred latch for \"x\[6\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430777 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] endgame.v(189) " "Inferred latch for \"x\[7\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430777 "|project|endgame:e0|datapathe:de"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMe endgame:e0\|FSMe:Fe " "Elaborating entity \"FSMe\" for hierarchy \"endgame:e0\|FSMe:Fe\"" {  } { { "endgame.v" "Fe" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clearAll clearAll:clear0 " "Elaborating entity \"clearAll\" for hierarchy \"clearAll:clear0\"" {  } { { "project.v" "clear0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430779 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_x project.v(894) " "Verilog HDL Always Construct warning at project.v(894): inferring latch(es) for variable \"output_x\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 894 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_y project.v(894) " "Verilog HDL Always Construct warning at project.v(894): inferring latch(es) for variable \"output_y\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 894 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[0\] project.v(898) " "Inferred latch for \"output_y\[0\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[1\] project.v(898) " "Inferred latch for \"output_y\[1\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[2\] project.v(898) " "Inferred latch for \"output_y\[2\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[3\] project.v(898) " "Inferred latch for \"output_y\[3\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[4\] project.v(898) " "Inferred latch for \"output_y\[4\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[5\] project.v(898) " "Inferred latch for \"output_y\[5\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[6\] project.v(898) " "Inferred latch for \"output_y\[6\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[0\] project.v(898) " "Inferred latch for \"output_x\[0\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[1\] project.v(898) " "Inferred latch for \"output_x\[1\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[2\] project.v(898) " "Inferred latch for \"output_x\[2\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[3\] project.v(898) " "Inferred latch for \"output_x\[3\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[4\] project.v(898) " "Inferred latch for \"output_x\[4\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[5\] project.v(898) " "Inferred latch for \"output_x\[5\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[6\] project.v(898) " "Inferred latch for \"output_x\[6\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[7\] project.v(898) " "Inferred latch for \"output_x\[7\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430780 "|project|clearAll:clear0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car1 car1:c1 " "Elaborating entity \"car1\" for hierarchy \"car1:c1\"" {  } { { "project.v" "c1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath1 car1:c1\|datapath1:D1 " "Elaborating entity \"datapath1\" for hierarchy \"car1:c1\|datapath1:D1\"" {  } { { "car1.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car1.v(200) " "Verilog HDL assignment warning at car1.v(200): truncated value with size 32 to match size of target (1)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430783 "|project|car1:c1|datapath1:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car1.v(216) " "Verilog HDL assignment warning at car1.v(216): truncated value with size 32 to match size of target (1)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430783 "|project|car1:c1|datapath1:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car1.v(263) " "Verilog HDL Always Construct warning at car1.v(263): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430783 "|project|car1:c1|datapath1:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car1.v(263) " "Verilog HDL Always Construct warning at car1.v(263): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430783 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car1.v(267) " "Inferred latch for \"y\[0\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430783 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car1.v(267) " "Inferred latch for \"y\[1\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car1.v(267) " "Inferred latch for \"y\[2\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car1.v(267) " "Inferred latch for \"y\[3\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car1.v(267) " "Inferred latch for \"y\[4\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car1.v(267) " "Inferred latch for \"y\[5\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car1.v(267) " "Inferred latch for \"y\[6\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car1.v(267) " "Inferred latch for \"x\[0\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car1.v(267) " "Inferred latch for \"x\[1\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car1.v(267) " "Inferred latch for \"x\[2\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car1.v(267) " "Inferred latch for \"x\[3\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car1.v(267) " "Inferred latch for \"x\[4\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car1.v(267) " "Inferred latch for \"x\[5\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car1.v(267) " "Inferred latch for \"x\[6\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car1.v(267) " "Inferred latch for \"x\[7\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430784 "|project|car1:c1|datapath1:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM1 car1:c1\|FSM1:F1 " "Elaborating entity \"FSM1\" for hierarchy \"car1:c1\|FSM1:F1\"" {  } { { "car1.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430785 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car1.v(278) " "Output port \"right\" at car1.v(278) has no driver" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188430785 "|project|car1:c1|FSM1:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car2 car2:c2 " "Elaborating entity \"car2\" for hierarchy \"car2:c2\"" {  } { { "project.v" "c2" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath car2:c2\|datapath:D1 " "Elaborating entity \"datapath\" for hierarchy \"car2:c2\|datapath:D1\"" {  } { { "car2.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car2.v(198) " "Verilog HDL assignment warning at car2.v(198): truncated value with size 32 to match size of target (1)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car2.v(214) " "Verilog HDL assignment warning at car2.v(214): truncated value with size 32 to match size of target (1)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car2.v(261) " "Verilog HDL Always Construct warning at car2.v(261): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 261 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car2.v(261) " "Verilog HDL Always Construct warning at car2.v(261): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 261 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car2.v(265) " "Inferred latch for \"y\[0\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car2.v(265) " "Inferred latch for \"y\[1\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car2.v(265) " "Inferred latch for \"y\[2\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car2.v(265) " "Inferred latch for \"y\[3\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car2.v(265) " "Inferred latch for \"y\[4\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car2.v(265) " "Inferred latch for \"y\[5\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car2.v(265) " "Inferred latch for \"y\[6\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car2.v(265) " "Inferred latch for \"x\[0\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car2.v(265) " "Inferred latch for \"x\[1\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car2.v(265) " "Inferred latch for \"x\[2\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car2.v(265) " "Inferred latch for \"x\[3\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car2.v(265) " "Inferred latch for \"x\[4\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car2.v(265) " "Inferred latch for \"x\[5\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car2.v(265) " "Inferred latch for \"x\[6\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car2.v(265) " "Inferred latch for \"x\[7\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430789 "|project|car2:c2|datapath:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM car2:c2\|FSM:F1 " "Elaborating entity \"FSM\" for hierarchy \"car2:c2\|FSM:F1\"" {  } { { "car2.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car3 car3:c3 " "Elaborating entity \"car3\" for hierarchy \"car3:c3\"" {  } { { "project.v" "c3" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath2 car3:c3\|datapath2:D1 " "Elaborating entity \"datapath2\" for hierarchy \"car3:c3\|datapath2:D1\"" {  } { { "car3.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car3.v(198) " "Verilog HDL assignment warning at car3.v(198): truncated value with size 32 to match size of target (1)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430794 "|project|car3:c3|datapath2:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car3.v(214) " "Verilog HDL assignment warning at car3.v(214): truncated value with size 32 to match size of target (1)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430794 "|project|car3:c3|datapath2:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car3.v(261) " "Verilog HDL Always Construct warning at car3.v(261): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 261 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430794 "|project|car3:c3|datapath2:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car3.v(261) " "Verilog HDL Always Construct warning at car3.v(261): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 261 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430794 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car3.v(265) " "Inferred latch for \"y\[0\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430794 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car3.v(265) " "Inferred latch for \"y\[1\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430794 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car3.v(265) " "Inferred latch for \"y\[2\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430794 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car3.v(265) " "Inferred latch for \"y\[3\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430794 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car3.v(265) " "Inferred latch for \"y\[4\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430794 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car3.v(265) " "Inferred latch for \"y\[5\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430794 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car3.v(265) " "Inferred latch for \"y\[6\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430794 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car3.v(265) " "Inferred latch for \"x\[0\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430795 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car3.v(265) " "Inferred latch for \"x\[1\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430795 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car3.v(265) " "Inferred latch for \"x\[2\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430795 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car3.v(265) " "Inferred latch for \"x\[3\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430795 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car3.v(265) " "Inferred latch for \"x\[4\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430795 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car3.v(265) " "Inferred latch for \"x\[5\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430795 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car3.v(265) " "Inferred latch for \"x\[6\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430795 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car3.v(265) " "Inferred latch for \"x\[7\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430795 "|project|car3:c3|datapath2:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM2 car3:c3\|FSM2:F1 " "Elaborating entity \"FSM2\" for hierarchy \"car3:c3\|FSM2:F1\"" {  } { { "car3.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430795 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car3.v(276) " "Output port \"right\" at car3.v(276) has no driver" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188430796 "|project|car3:c3|FSM2:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car4 car4:c4 " "Elaborating entity \"car4\" for hierarchy \"car4:c4\"" {  } { { "project.v" "c4" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath4 car4:c4\|datapath4:D1 " "Elaborating entity \"datapath4\" for hierarchy \"car4:c4\|datapath4:D1\"" {  } { { "car4.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car4.v(199) " "Verilog HDL assignment warning at car4.v(199): truncated value with size 32 to match size of target (1)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430799 "|project|car4:c4|datapath4:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car4.v(215) " "Verilog HDL assignment warning at car4.v(215): truncated value with size 32 to match size of target (1)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430799 "|project|car4:c4|datapath4:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 car4.v(248) " "Verilog HDL assignment warning at car4.v(248): truncated value with size 6 to match size of target (5)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430799 "|project|car4:c4|datapath4:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car4.v(262) " "Verilog HDL Always Construct warning at car4.v(262): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 262 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430799 "|project|car4:c4|datapath4:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car4.v(262) " "Verilog HDL Always Construct warning at car4.v(262): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 262 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430799 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car4.v(266) " "Inferred latch for \"y\[0\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430799 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car4.v(266) " "Inferred latch for \"y\[1\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430799 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car4.v(266) " "Inferred latch for \"y\[2\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430799 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car4.v(266) " "Inferred latch for \"y\[3\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430799 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car4.v(266) " "Inferred latch for \"y\[4\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430800 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car4.v(266) " "Inferred latch for \"y\[5\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430800 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car4.v(266) " "Inferred latch for \"y\[6\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430800 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car4.v(266) " "Inferred latch for \"x\[0\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430800 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car4.v(266) " "Inferred latch for \"x\[1\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430800 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car4.v(266) " "Inferred latch for \"x\[2\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430800 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car4.v(266) " "Inferred latch for \"x\[3\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430800 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car4.v(266) " "Inferred latch for \"x\[4\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430800 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car4.v(266) " "Inferred latch for \"x\[5\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430800 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car4.v(266) " "Inferred latch for \"x\[6\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430800 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car4.v(266) " "Inferred latch for \"x\[7\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430800 "|project|car4:c4|datapath4:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM4 car4:c4\|FSM4:F1 " "Elaborating entity \"FSM4\" for hierarchy \"car4:c4\|FSM4:F1\"" {  } { { "car4.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430800 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car4.v(277) " "Output port \"right\" at car4.v(277) has no driver" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188430801 "|project|car4:c4|FSM4:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car5 car5:c5 " "Elaborating entity \"car5\" for hierarchy \"car5:c5\"" {  } { { "project.v" "c5" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcar5 car5:c5\|datapathcar5:D1 " "Elaborating entity \"datapathcar5\" for hierarchy \"car5:c5\|datapathcar5:D1\"" {  } { { "car5.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car5.v(92) " "Verilog HDL assignment warning at car5.v(92): truncated value with size 32 to match size of target (1)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car5.v(108) " "Verilog HDL assignment warning at car5.v(108): truncated value with size 32 to match size of target (1)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car5.v(155) " "Verilog HDL Always Construct warning at car5.v(155): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car5.v(155) " "Verilog HDL Always Construct warning at car5.v(155): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car5.v(159) " "Inferred latch for \"y\[0\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car5.v(159) " "Inferred latch for \"y\[1\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car5.v(159) " "Inferred latch for \"y\[2\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car5.v(159) " "Inferred latch for \"y\[3\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car5.v(159) " "Inferred latch for \"y\[4\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car5.v(159) " "Inferred latch for \"y\[5\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car5.v(159) " "Inferred latch for \"y\[6\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car5.v(159) " "Inferred latch for \"x\[0\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car5.v(159) " "Inferred latch for \"x\[1\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car5.v(159) " "Inferred latch for \"x\[2\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car5.v(159) " "Inferred latch for \"x\[3\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car5.v(159) " "Inferred latch for \"x\[4\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car5.v(159) " "Inferred latch for \"x\[5\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car5.v(159) " "Inferred latch for \"x\[6\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car5.v(159) " "Inferred latch for \"x\[7\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430805 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcar5 car5:c5\|FSMcar5:F1 " "Elaborating entity \"FSMcar5\" for hierarchy \"car5:c5\|FSMcar5:F1\"" {  } { { "car5.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430806 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car5.v(170) " "Output port \"right\" at car5.v(170) has no driver" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188430806 "|project|car5:c5|FSMcar5:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car6 car6:c6 " "Elaborating entity \"car6\" for hierarchy \"car6:c6\"" {  } { { "project.v" "c6" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcar6 car6:c6\|datapathcar6:D1 " "Elaborating entity \"datapathcar6\" for hierarchy \"car6:c6\|datapathcar6:D1\"" {  } { { "car6.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car6.v(90) " "Verilog HDL assignment warning at car6.v(90): truncated value with size 32 to match size of target (1)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car6.v(106) " "Verilog HDL assignment warning at car6.v(106): truncated value with size 32 to match size of target (1)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car6.v(153) " "Verilog HDL Always Construct warning at car6.v(153): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car6.v(153) " "Verilog HDL Always Construct warning at car6.v(153): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car6.v(157) " "Inferred latch for \"y\[0\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car6.v(157) " "Inferred latch for \"y\[1\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car6.v(157) " "Inferred latch for \"y\[2\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car6.v(157) " "Inferred latch for \"y\[3\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car6.v(157) " "Inferred latch for \"y\[4\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car6.v(157) " "Inferred latch for \"y\[5\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car6.v(157) " "Inferred latch for \"y\[6\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car6.v(157) " "Inferred latch for \"x\[0\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car6.v(157) " "Inferred latch for \"x\[1\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car6.v(157) " "Inferred latch for \"x\[2\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car6.v(157) " "Inferred latch for \"x\[3\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car6.v(157) " "Inferred latch for \"x\[4\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car6.v(157) " "Inferred latch for \"x\[5\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car6.v(157) " "Inferred latch for \"x\[6\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car6.v(157) " "Inferred latch for \"x\[7\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430810 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcar6 car6:c6\|FSMcar6:F1 " "Elaborating entity \"FSMcar6\" for hierarchy \"car6:c6\|FSMcar6:F1\"" {  } { { "car6.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car7 car7:c7 " "Elaborating entity \"car7\" for hierarchy \"car7:c7\"" {  } { { "project.v" "c7" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcar7 car7:c7\|datapathcar7:D1 " "Elaborating entity \"datapathcar7\" for hierarchy \"car7:c7\|datapathcar7:D1\"" {  } { { "car7.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car7.v(90) " "Verilog HDL assignment warning at car7.v(90): truncated value with size 32 to match size of target (1)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430814 "|project|car7:c7|datapathcar7:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car7.v(106) " "Verilog HDL assignment warning at car7.v(106): truncated value with size 32 to match size of target (1)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430814 "|project|car7:c7|datapathcar7:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car7.v(153) " "Verilog HDL Always Construct warning at car7.v(153): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430814 "|project|car7:c7|datapathcar7:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car7.v(153) " "Verilog HDL Always Construct warning at car7.v(153): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430814 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car7.v(157) " "Inferred latch for \"y\[0\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430814 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car7.v(157) " "Inferred latch for \"y\[1\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430814 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car7.v(157) " "Inferred latch for \"y\[2\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430814 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car7.v(157) " "Inferred latch for \"y\[3\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430814 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car7.v(157) " "Inferred latch for \"y\[4\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430814 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car7.v(157) " "Inferred latch for \"y\[5\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430815 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car7.v(157) " "Inferred latch for \"y\[6\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430815 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car7.v(157) " "Inferred latch for \"x\[0\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430815 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car7.v(157) " "Inferred latch for \"x\[1\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430815 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car7.v(157) " "Inferred latch for \"x\[2\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430815 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car7.v(157) " "Inferred latch for \"x\[3\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430815 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car7.v(157) " "Inferred latch for \"x\[4\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430815 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car7.v(157) " "Inferred latch for \"x\[5\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430815 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car7.v(157) " "Inferred latch for \"x\[6\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430815 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car7.v(157) " "Inferred latch for \"x\[7\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430815 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcar7 car7:c7\|FSMcar7:F1 " "Elaborating entity \"FSMcar7\" for hierarchy \"car7:c7\|FSMcar7:F1\"" {  } { { "car7.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430816 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car7.v(168) " "Output port \"right\" at car7.v(168) has no driver" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188430816 "|project|car7:c7|FSMcar7:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car8 car8:c8 " "Elaborating entity \"car8\" for hierarchy \"car8:c8\"" {  } { { "project.v" "c8" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcar8 car8:c8\|datapathcar8:D1 " "Elaborating entity \"datapathcar8\" for hierarchy \"car8:c8\|datapathcar8:D1\"" {  } { { "car8.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car8.v(90) " "Verilog HDL assignment warning at car8.v(90): truncated value with size 32 to match size of target (1)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car8.v(106) " "Verilog HDL assignment warning at car8.v(106): truncated value with size 32 to match size of target (1)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car8.v(153) " "Verilog HDL Always Construct warning at car8.v(153): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car8.v(153) " "Verilog HDL Always Construct warning at car8.v(153): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car8.v(157) " "Inferred latch for \"y\[0\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car8.v(157) " "Inferred latch for \"y\[1\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car8.v(157) " "Inferred latch for \"y\[2\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car8.v(157) " "Inferred latch for \"y\[3\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car8.v(157) " "Inferred latch for \"y\[4\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car8.v(157) " "Inferred latch for \"y\[5\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car8.v(157) " "Inferred latch for \"y\[6\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car8.v(157) " "Inferred latch for \"x\[0\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car8.v(157) " "Inferred latch for \"x\[1\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car8.v(157) " "Inferred latch for \"x\[2\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car8.v(157) " "Inferred latch for \"x\[3\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car8.v(157) " "Inferred latch for \"x\[4\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car8.v(157) " "Inferred latch for \"x\[5\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car8.v(157) " "Inferred latch for \"x\[6\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car8.v(157) " "Inferred latch for \"x\[7\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430820 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcar8 car8:c8\|FSMcar8:F1 " "Elaborating entity \"FSMcar8\" for hierarchy \"car8:c8\|FSMcar8:F1\"" {  } { { "car8.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430821 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car8.v(168) " "Output port \"right\" at car8.v(168) has no driver" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188430821 "|project|car8:c8|FSMcar8:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motocar9 motocar9:c9 " "Elaborating entity \"motocar9\" for hierarchy \"motocar9:c9\"" {  } { { "project.v" "c9" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcar9 motocar9:c9\|datapathcar9:D1 " "Elaborating entity \"datapathcar9\" for hierarchy \"motocar9:c9\|datapathcar9:D1\"" {  } { { "motocar9.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430823 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motocar9.v(96) " "Verilog HDL assignment warning at motocar9.v(96): truncated value with size 32 to match size of target (1)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430824 "|project|motocar9:c9|datapathcar9:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motocar9.v(112) " "Verilog HDL assignment warning at motocar9.v(112): truncated value with size 32 to match size of target (1)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x motocar9.v(176) " "Verilog HDL Always Construct warning at motocar9.v(176): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y motocar9.v(176) " "Verilog HDL Always Construct warning at motocar9.v(176): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] motocar9.v(180) " "Inferred latch for \"y\[0\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] motocar9.v(180) " "Inferred latch for \"y\[1\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] motocar9.v(180) " "Inferred latch for \"y\[2\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] motocar9.v(180) " "Inferred latch for \"y\[3\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] motocar9.v(180) " "Inferred latch for \"y\[4\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] motocar9.v(180) " "Inferred latch for \"y\[5\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] motocar9.v(180) " "Inferred latch for \"y\[6\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] motocar9.v(180) " "Inferred latch for \"x\[0\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] motocar9.v(180) " "Inferred latch for \"x\[1\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] motocar9.v(180) " "Inferred latch for \"x\[2\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] motocar9.v(180) " "Inferred latch for \"x\[3\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] motocar9.v(180) " "Inferred latch for \"x\[4\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] motocar9.v(180) " "Inferred latch for \"x\[5\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] motocar9.v(180) " "Inferred latch for \"x\[6\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] motocar9.v(180) " "Inferred latch for \"x\[7\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430825 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcar9 motocar9:c9\|FSMcar9:F1 " "Elaborating entity \"FSMcar9\" for hierarchy \"motocar9:c9\|FSMcar9:F1\"" {  } { { "motocar9.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motocar10 motocar10:c10 " "Elaborating entity \"motocar10\" for hierarchy \"motocar10:c10\"" {  } { { "project.v" "c10" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcar10 motocar10:c10\|datapathcar10:D1 " "Elaborating entity \"datapathcar10\" for hierarchy \"motocar10:c10\|datapathcar10:D1\"" {  } { { "motocar10.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motocar10.v(96) " "Verilog HDL assignment warning at motocar10.v(96): truncated value with size 32 to match size of target (1)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430829 "|project|motocar10:c10|datapathcar10:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motocar10.v(112) " "Verilog HDL assignment warning at motocar10.v(112): truncated value with size 32 to match size of target (1)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430829 "|project|motocar10:c10|datapathcar10:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x motocar10.v(176) " "Verilog HDL Always Construct warning at motocar10.v(176): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430829 "|project|motocar10:c10|datapathcar10:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y motocar10.v(176) " "Verilog HDL Always Construct warning at motocar10.v(176): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430829 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] motocar10.v(180) " "Inferred latch for \"y\[0\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430829 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] motocar10.v(180) " "Inferred latch for \"y\[1\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430829 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] motocar10.v(180) " "Inferred latch for \"y\[2\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430829 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] motocar10.v(180) " "Inferred latch for \"y\[3\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430829 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] motocar10.v(180) " "Inferred latch for \"y\[4\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430829 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] motocar10.v(180) " "Inferred latch for \"y\[5\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430829 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] motocar10.v(180) " "Inferred latch for \"y\[6\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430829 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] motocar10.v(180) " "Inferred latch for \"x\[0\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430829 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] motocar10.v(180) " "Inferred latch for \"x\[1\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430829 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] motocar10.v(180) " "Inferred latch for \"x\[2\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430830 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] motocar10.v(180) " "Inferred latch for \"x\[3\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430830 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] motocar10.v(180) " "Inferred latch for \"x\[4\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430830 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] motocar10.v(180) " "Inferred latch for \"x\[5\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430830 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] motocar10.v(180) " "Inferred latch for \"x\[6\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430830 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] motocar10.v(180) " "Inferred latch for \"x\[7\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430830 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcar10 motocar10:c10\|FSMcar10:F1 " "Elaborating entity \"FSMcar10\" for hierarchy \"motocar10:c10\|FSMcar10:F1\"" {  } { { "motocar10.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car11.v(170) " "Verilog HDL Declaration information at car11.v(170): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 170 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188430847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "car11.v 3 3 " "Using design file car11.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 car11 " "Found entity 1: car11" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430848 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath11 " "Found entity 2: datapath11" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430848 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM11 " "Found entity 3: FSM11" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430848 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1534188430848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car11 car11:c11 " "Elaborating entity \"car11\" for hierarchy \"car11:c11\"" {  } { { "project.v" "c11" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath11 car11:c11\|datapath11:D1 " "Elaborating entity \"datapath11\" for hierarchy \"car11:c11\|datapath11:D1\"" {  } { { "car11.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car11.v(92) " "Verilog HDL assignment warning at car11.v(92): truncated value with size 32 to match size of target (1)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430853 "|project|car11:c11|datapath11:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car11.v(108) " "Verilog HDL assignment warning at car11.v(108): truncated value with size 32 to match size of target (1)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430853 "|project|car11:c11|datapath11:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car11.v(155) " "Verilog HDL Always Construct warning at car11.v(155): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430853 "|project|car11:c11|datapath11:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car11.v(155) " "Verilog HDL Always Construct warning at car11.v(155): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430853 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car11.v(159) " "Inferred latch for \"y\[0\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430853 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car11.v(159) " "Inferred latch for \"y\[1\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430853 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car11.v(159) " "Inferred latch for \"y\[2\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430853 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car11.v(159) " "Inferred latch for \"y\[3\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430853 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car11.v(159) " "Inferred latch for \"y\[4\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430854 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car11.v(159) " "Inferred latch for \"y\[5\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430854 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car11.v(159) " "Inferred latch for \"y\[6\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430854 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car11.v(159) " "Inferred latch for \"x\[0\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430854 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car11.v(159) " "Inferred latch for \"x\[1\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430854 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car11.v(159) " "Inferred latch for \"x\[2\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430854 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car11.v(159) " "Inferred latch for \"x\[3\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430854 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car11.v(159) " "Inferred latch for \"x\[4\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430854 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car11.v(159) " "Inferred latch for \"x\[5\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430854 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car11.v(159) " "Inferred latch for \"x\[6\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430854 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car11.v(159) " "Inferred latch for \"x\[7\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430854 "|project|car11:c11|datapath11:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM11 car11:c11\|FSM11:F1 " "Elaborating entity \"FSM11\" for hierarchy \"car11:c11\|FSM11:F1\"" {  } { { "car11.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430854 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car11.v(170) " "Output port \"right\" at car11.v(170) has no driver" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188430855 "|project|car11:c11|FSM11:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car12 car12:c12 " "Elaborating entity \"car12\" for hierarchy \"car12:c12\"" {  } { { "project.v" "c12" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath12 car12:c12\|datapath12:D1 " "Elaborating entity \"datapath12\" for hierarchy \"car12:c12\|datapath12:D1\"" {  } { { "car12.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car12.v(90) " "Verilog HDL assignment warning at car12.v(90): truncated value with size 32 to match size of target (1)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car12.v(106) " "Verilog HDL assignment warning at car12.v(106): truncated value with size 32 to match size of target (1)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car12.v(153) " "Verilog HDL Always Construct warning at car12.v(153): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car12.v(153) " "Verilog HDL Always Construct warning at car12.v(153): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car12.v(157) " "Inferred latch for \"y\[0\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car12.v(157) " "Inferred latch for \"y\[1\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car12.v(157) " "Inferred latch for \"y\[2\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car12.v(157) " "Inferred latch for \"y\[3\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car12.v(157) " "Inferred latch for \"y\[4\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car12.v(157) " "Inferred latch for \"y\[5\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car12.v(157) " "Inferred latch for \"y\[6\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car12.v(157) " "Inferred latch for \"x\[0\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car12.v(157) " "Inferred latch for \"x\[1\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car12.v(157) " "Inferred latch for \"x\[2\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car12.v(157) " "Inferred latch for \"x\[3\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car12.v(157) " "Inferred latch for \"x\[4\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car12.v(157) " "Inferred latch for \"x\[5\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car12.v(157) " "Inferred latch for \"x\[6\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car12.v(157) " "Inferred latch for \"x\[7\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430858 "|project|car12:c12|datapath12:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM12 car12:c12\|FSM12:F1 " "Elaborating entity \"FSM12\" for hierarchy \"car12:c12\|FSM12:F1\"" {  } { { "car12.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430859 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car12.v(168) " "Output port \"right\" at car12.v(168) has no driver" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188430859 "|project|car12:c12|FSM12:F1"}
{ "Warning" "WSGN_SEARCH_FILE" "human.v 4 4 " "Using design file human.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 human " "Found entity 1: human" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430876 ""} { "Info" "ISGN_ENTITY_NAME" "2 locationCounter " "Found entity 2: locationCounter" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430876 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawPeople " "Found entity 3: drawPeople" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430876 ""} { "Info" "ISGN_ENTITY_NAME" "4 FSMPeople " "Found entity 4: FSMPeople" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188430876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1534188430876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "human human:h1 " "Elaborating entity \"human\" for hierarchy \"human:h1\"" {  } { { "project.v" "h1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "locationCounter human:h1\|locationCounter:l1 " "Elaborating entity \"locationCounter\" for hierarchy \"human:h1\|locationCounter:l1\"" {  } { { "human.v" "l1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 human.v(102) " "Verilog HDL assignment warning at human.v(102): truncated value with size 8 to match size of target (7)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188430880 "|project|human:h1|locationCounter:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawPeople human:h1\|drawPeople:d1 " "Elaborating entity \"drawPeople\" for hierarchy \"human:h1\|drawPeople:d1\"" {  } { { "human.v" "d1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430881 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_x human.v(208) " "Verilog HDL Always Construct warning at human.v(208): inferring latch(es) for variable \"output_x\", which holds its previous value in one or more paths through the always construct" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430882 "|project|human:h1|drawPeople:d1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_y human.v(208) " "Verilog HDL Always Construct warning at human.v(208): inferring latch(es) for variable \"output_y\", which holds its previous value in one or more paths through the always construct" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188430882 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[0\] human.v(212) " "Inferred latch for \"output_y\[0\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430882 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[1\] human.v(212) " "Inferred latch for \"output_y\[1\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430882 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[2\] human.v(212) " "Inferred latch for \"output_y\[2\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430882 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[3\] human.v(212) " "Inferred latch for \"output_y\[3\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430882 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[4\] human.v(212) " "Inferred latch for \"output_y\[4\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430882 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[5\] human.v(212) " "Inferred latch for \"output_y\[5\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430882 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[6\] human.v(212) " "Inferred latch for \"output_y\[6\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430882 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[0\] human.v(212) " "Inferred latch for \"output_x\[0\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430882 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[1\] human.v(212) " "Inferred latch for \"output_x\[1\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430882 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[2\] human.v(212) " "Inferred latch for \"output_x\[2\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430882 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[3\] human.v(212) " "Inferred latch for \"output_x\[3\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430882 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[4\] human.v(212) " "Inferred latch for \"output_x\[4\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430883 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[5\] human.v(212) " "Inferred latch for \"output_x\[5\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430883 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[6\] human.v(212) " "Inferred latch for \"output_x\[6\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430883 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[7\] human.v(212) " "Inferred latch for \"output_x\[7\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188430883 "|project|human:h1|drawPeople:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMPeople human:h1\|FSMPeople:f1 " "Elaborating entity \"FSMPeople\" for hierarchy \"human:h1\|FSMPeople:f1\"" {  } { { "human.v" "f1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comb_19 " "Elaborating entity \"comparator\" for hierarchy \"comparator:comb_19\"" {  } { { "project.v" "comb_19" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIGFSM BIGFSM:F1 " "Elaborating entity \"BIGFSM\" for hierarchy \"BIGFSM:F1\"" {  } { { "project.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188430887 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1534188433519 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "entrance:entrance0\|y\[6\] entrance:entrance0\|y\[5\] " "Duplicate LATCH primitive \"entrance:entrance0\|y\[6\]\" merged with LATCH primitive \"entrance:entrance0\|y\[5\]\"" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188433577 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "car11:c11\|datapath11:D1\|y\[2\] car11:c11\|datapath11:D1\|y\[3\] " "Duplicate LATCH primitive \"car11:c11\|datapath11:D1\|y\[2\]\" merged with LATCH primitive \"car11:c11\|datapath11:D1\|y\[3\]\"" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188433577 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1534188433577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[6\] " "Latch clearAll:clear0\|output_x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433580 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[6\] " "Latch car4:c4\|datapath4:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433580 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[6\] " "Latch human:h1\|drawPeople:d1\|output_x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433581 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[6\] " "Latch car3:c3\|datapath2:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433581 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[6\] " "Latch car2:c2\|datapath:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433581 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[6\] " "Latch car1:c1\|datapath1:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433581 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[6\] " "Latch car11:c11\|datapath11:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433581 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[6\] " "Latch car12:c12\|datapath12:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433582 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[6\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433582 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[6\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433582 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[6\] " "Latch car8:c8\|datapathcar8:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433582 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[6\] " "Latch car6:c6\|datapathcar6:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433582 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[6\] " "Latch car7:c7\|datapathcar7:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433583 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[6\] " "Latch car5:c5\|datapathcar5:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433583 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[5\] " "Latch clearAll:clear0\|output_x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433583 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[5\] " "Latch car4:c4\|datapath4:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433584 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[5\] " "Latch human:h1\|drawPeople:d1\|output_x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433584 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[5\] " "Latch car3:c3\|datapath2:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433584 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[5\] " "Latch car2:c2\|datapath:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433584 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[5\] " "Latch car1:c1\|datapath1:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433584 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[5\] " "Latch car11:c11\|datapath11:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433585 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[5\] " "Latch car12:c12\|datapath12:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433585 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[5\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433585 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[5\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433586 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[5\] " "Latch car8:c8\|datapathcar8:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433586 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[5\] " "Latch car6:c6\|datapathcar6:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433586 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[5\] " "Latch car7:c7\|datapathcar7:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433586 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[5\] " "Latch car5:c5\|datapathcar5:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433586 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[7\] " "Latch car2:c2\|datapath:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433587 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[7\] " "Latch car1:c1\|datapath1:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433587 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[7\] " "Latch car3:c3\|datapath2:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433587 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[7\] " "Latch car4:c4\|datapath4:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433587 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[7\] " "Latch human:h1\|drawPeople:d1\|output_x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433587 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[7\] " "Latch clearAll:clear0\|output_x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433587 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[7\] " "Latch car5:c5\|datapathcar5:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433588 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[7\] " "Latch car6:c6\|datapathcar6:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433588 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[7\] " "Latch car7:c7\|datapathcar7:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433588 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[7\] " "Latch car8:c8\|datapathcar8:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433588 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[7\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433588 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[7\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433589 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[7\] " "Latch car11:c11\|datapath11:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433589 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[7\] " "Latch car12:c12\|datapath12:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433589 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[5\] " "Latch clearAll:clear0\|output_y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433589 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[5\] " "Latch human:h1\|drawPeople:d1\|output_y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433590 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[5\] " "Latch endgame:e0\|datapathe:de\|y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433590 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[6\] " "Latch clearAll:clear0\|output_y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433590 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[6\] " "Latch human:h1\|drawPeople:d1\|output_y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433590 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[6\] " "Latch endgame:e0\|datapathe:de\|y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433591 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|y\[3\] " "Latch car11:c11\|datapath11:D1\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433591 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[3\] " "Latch endgame:e0\|datapathe:de\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433591 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[3\] " "Latch clearAll:clear0\|output_y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433591 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[3\] " "Latch human:h1\|drawPeople:d1\|output_y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433591 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|y\[4\] " "Latch car11:c11\|datapath11:D1\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433592 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[4\] " "Latch endgame:e0\|datapathe:de\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433592 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[4\] " "Latch clearAll:clear0\|output_y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433592 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[4\] " "Latch human:h1\|drawPeople:d1\|output_y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433592 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[0\] " "Latch car6:c6\|datapathcar6:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433592 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[0\] " "Latch car11:c11\|datapath11:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433593 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[0\] " "Latch car12:c12\|datapath12:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433593 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[0\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433593 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|x\[0\] " "Latch endgame:e0\|datapathe:de\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433593 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[0\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433593 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[0\] " "Latch car7:c7\|datapathcar7:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433594 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[0\] " "Latch car8:c8\|datapathcar8:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433594 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[0\] " "Latch car5:c5\|datapathcar5:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433594 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[0\] " "Latch clearAll:clear0\|output_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433594 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[0\] " "Latch human:h1\|drawPeople:d1\|output_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433594 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[0\] " "Latch car4:c4\|datapath4:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433594 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[0\] " "Latch car1:c1\|datapath1:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433595 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[0\] " "Latch car3:c3\|datapath2:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433595 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[0\] " "Latch car2:c2\|datapath:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433595 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[1\] " "Latch car6:c6\|datapathcar6:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433595 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[1\] " "Latch car11:c11\|datapath11:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433595 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[1\] " "Latch car12:c12\|datapath12:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433596 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[1\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433596 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|x\[1\] " "Latch endgame:e0\|datapathe:de\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433596 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[1\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433596 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[1\] " "Latch car7:c7\|datapathcar7:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433596 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[1\] " "Latch car8:c8\|datapathcar8:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433597 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[1\] " "Latch car5:c5\|datapathcar5:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433597 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[1\] " "Latch clearAll:clear0\|output_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433597 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[1\] " "Latch human:h1\|drawPeople:d1\|output_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433597 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[1\] " "Latch car4:c4\|datapath4:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433598 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[1\] " "Latch car1:c1\|datapath1:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433598 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[1\] " "Latch car3:c3\|datapath2:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433598 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[1\] " "Latch car2:c2\|datapath:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433598 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[2\] " "Latch car6:c6\|datapathcar6:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433598 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[2\] " "Latch car11:c11\|datapath11:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433598 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[2\] " "Latch car12:c12\|datapath12:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433599 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[2\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433599 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|x\[2\] " "Latch endgame:e0\|datapathe:de\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b6 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b6" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433599 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[2\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433599 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[2\] " "Latch car7:c7\|datapathcar7:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433599 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[2\] " "Latch car8:c8\|datapathcar8:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433600 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[2\] " "Latch car5:c5\|datapathcar5:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433600 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[2\] " "Latch clearAll:clear0\|output_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433600 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[2\] " "Latch human:h1\|drawPeople:d1\|output_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433600 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[2\] " "Latch car4:c4\|datapath4:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433600 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[2\] " "Latch car1:c1\|datapath1:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433600 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[2\] " "Latch car3:c3\|datapath2:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433601 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[2\] " "Latch car2:c2\|datapath:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433601 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[3\] " "Latch car6:c6\|datapathcar6:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433601 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[3\] " "Latch car11:c11\|datapath11:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433601 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[3\] " "Latch car12:c12\|datapath12:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433601 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[3\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433602 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|x\[3\] " "Latch endgame:e0\|datapathe:de\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b6 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b6" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433602 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[3\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433602 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[3\] " "Latch car7:c7\|datapathcar7:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433602 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[3\] " "Latch car8:c8\|datapathcar8:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433602 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[3\] " "Latch car5:c5\|datapathcar5:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433602 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[3\] " "Latch clearAll:clear0\|output_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433603 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[3\] " "Latch human:h1\|drawPeople:d1\|output_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433603 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[3\] " "Latch car4:c4\|datapath4:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433603 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[3\] " "Latch car1:c1\|datapath1:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433603 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[3\] " "Latch car3:c3\|datapath2:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433603 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[3\] " "Latch car2:c2\|datapath:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433604 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[4\] " "Latch clearAll:clear0\|output_x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433604 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[4\] " "Latch car4:c4\|datapath4:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433604 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[4\] " "Latch human:h1\|drawPeople:d1\|output_x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433604 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[4\] " "Latch car3:c3\|datapath2:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433604 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[4\] " "Latch car2:c2\|datapath:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433604 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[4\] " "Latch car1:c1\|datapath1:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433605 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[4\] " "Latch car11:c11\|datapath11:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433605 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[4\] " "Latch car12:c12\|datapath12:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433605 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[4\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433605 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[4\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433605 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[4\] " "Latch car8:c8\|datapathcar8:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433606 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[4\] " "Latch car6:c6\|datapathcar6:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433606 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[4\] " "Latch car7:c7\|datapathcar7:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433606 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[4\] " "Latch car5:c5\|datapathcar5:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433606 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|y\[0\] " "Latch car5:c5\|datapathcar5:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433606 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[0\] " "Latch clearAll:clear0\|output_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433607 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[0\] " "Latch human:h1\|drawPeople:d1\|output_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433607 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|y\[0\] " "Latch car4:c4\|datapath4:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433607 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|y\[0\] " "Latch car1:c1\|datapath1:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433607 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|y\[0\] " "Latch car3:c3\|datapath2:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433607 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|y\[0\] " "Latch car2:c2\|datapath:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433607 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|y\[0\] " "Latch car6:c6\|datapathcar6:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433608 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|y\[0\] " "Latch car11:c11\|datapath11:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433608 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|y\[0\] " "Latch car12:c12\|datapath12:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433608 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[0\] " "Latch endgame:e0\|datapathe:de\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433608 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|y\[0\] " "Latch car7:c7\|datapathcar7:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433608 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|y\[0\] " "Latch car8:c8\|datapathcar8:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433609 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|y\[1\] " "Latch car5:c5\|datapathcar5:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433609 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[1\] " "Latch clearAll:clear0\|output_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433609 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[1\] " "Latch human:h1\|drawPeople:d1\|output_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433609 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|y\[1\] " "Latch car4:c4\|datapath4:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433609 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|y\[1\] " "Latch car1:c1\|datapath1:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433609 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|y\[1\] " "Latch car3:c3\|datapath2:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433610 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|y\[1\] " "Latch car2:c2\|datapath:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433610 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|y\[1\] " "Latch car6:c6\|datapathcar6:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433610 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|y\[1\] " "Latch car11:c11\|datapath11:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433610 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|y\[1\] " "Latch car12:c12\|datapath12:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433610 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[1\] " "Latch endgame:e0\|datapathe:de\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433611 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|y\[1\] " "Latch car7:c7\|datapathcar7:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433611 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|y\[1\] " "Latch car8:c8\|datapathcar8:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433611 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|y\[2\] " "Latch car1:c1\|datapath1:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433611 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|y\[2\] " "Latch car3:c3\|datapath2:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433611 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|y\[2\] " "Latch car4:c4\|datapath4:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433612 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[2\] " "Latch human:h1\|drawPeople:d1\|output_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433612 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[2\] " "Latch clearAll:clear0\|output_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433612 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|y\[2\] " "Latch car7:c7\|datapathcar7:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433612 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|y\[2\] " "Latch car8:c8\|datapathcar8:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433612 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[2\] " "Latch endgame:e0\|datapathe:de\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433612 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|y\[2\] " "Latch car12:c12\|datapath12:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433613 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|y\[2\] " "Latch car5:c5\|datapathcar5:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188433613 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188433613 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534188482535 "|project|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1534188482535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1534188482755 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1534188486222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1534188486478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1534188486819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188486819 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1534188486930 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1534188486930 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188487098 "|project|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188487098 "|project|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188487098 "|project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188487098 "|project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188487098 "|project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1534188487098 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3442 " "Implemented 3442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1534188487109 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1534188487109 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3361 " "Implemented 3361 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1534188487109 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1534188487109 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1534188487109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1534188487109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 496 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 496 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534188487322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 13 15:28:07 2018 " "Processing ended: Mon Aug 13 15:28:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534188487322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534188487322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534188487322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534188487322 ""}
