<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p74" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_74{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_74{left:475px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t3_74{left:403px;bottom:1084px;letter-spacing:-0.12px;word-spacing:1.31px;}
#t4_74{left:273px;bottom:1063px;letter-spacing:-0.15px;}
#t5_74{left:380px;bottom:1063px;letter-spacing:-0.16px;}
#t6_74{left:435px;bottom:1063px;letter-spacing:-0.14px;}
#t7_74{left:475px;bottom:1063px;letter-spacing:-0.17px;word-spacing:1.38px;}
#t8_74{left:572px;bottom:1063px;letter-spacing:-0.17px;word-spacing:1.38px;}
#t9_74{left:273px;bottom:1041px;letter-spacing:-0.71px;}
#ta_74{left:378px;bottom:1041px;letter-spacing:-0.17px;}
#tb_74{left:451px;bottom:1041px;}
#tc_74{left:505px;bottom:1041px;letter-spacing:-0.18px;}
#td_74{left:603px;bottom:1041px;letter-spacing:-0.38px;}
#te_74{left:273px;bottom:1021px;letter-spacing:-0.71px;}
#tf_74{left:373px;bottom:1021px;}
#tg_74{left:378px;bottom:1021px;letter-spacing:-0.17px;}
#th_74{left:451px;bottom:1021px;}
#ti_74{left:503px;bottom:1021px;letter-spacing:-0.38px;}
#tj_74{left:603px;bottom:1021px;letter-spacing:-0.38px;}
#tk_74{left:273px;bottom:1000px;letter-spacing:-0.22px;}
#tl_74{left:390px;bottom:1000px;}
#tm_74{left:439px;bottom:1000px;letter-spacing:-0.18px;}
#tn_74{left:503px;bottom:1000px;letter-spacing:-0.38px;}
#to_74{left:606px;bottom:1000px;letter-spacing:-0.18px;}
#tp_74{left:273px;bottom:979px;letter-spacing:-0.22px;}
#tq_74{left:390px;bottom:979px;}
#tr_74{left:434px;bottom:979px;}
#ts_74{left:439px;bottom:979px;letter-spacing:-0.18px;}
#tt_74{left:503px;bottom:979px;letter-spacing:-0.38px;}
#tu_74{left:603px;bottom:979px;letter-spacing:-0.38px;}
#tv_74{left:394px;bottom:958px;letter-spacing:-0.13px;word-spacing:1.32px;}
#tw_74{left:273px;bottom:937px;letter-spacing:-0.15px;}
#tx_74{left:380px;bottom:937px;letter-spacing:-0.16px;}
#ty_74{left:414px;bottom:937px;letter-spacing:-0.21px;}
#tz_74{left:475px;bottom:937px;letter-spacing:-0.17px;word-spacing:1.38px;}
#t10_74{left:572px;bottom:937px;letter-spacing:-0.17px;word-spacing:1.38px;}
#t11_74{left:273px;bottom:915px;letter-spacing:-0.59px;}
#t12_74{left:378px;bottom:915px;letter-spacing:-0.17px;}
#t13_74{left:451px;bottom:915px;}
#t14_74{left:505px;bottom:915px;letter-spacing:-0.18px;}
#t15_74{left:603px;bottom:915px;letter-spacing:-0.38px;}
#t16_74{left:273px;bottom:895px;letter-spacing:-0.59px;}
#t17_74{left:373px;bottom:895px;}
#t18_74{left:378px;bottom:895px;letter-spacing:-0.17px;}
#t19_74{left:451px;bottom:895px;}
#t1a_74{left:503px;bottom:895px;letter-spacing:-0.38px;}
#t1b_74{left:603px;bottom:895px;letter-spacing:-0.38px;}
#t1c_74{left:273px;bottom:874px;letter-spacing:-0.2px;}
#t1d_74{left:390px;bottom:874px;}
#t1e_74{left:448px;bottom:874px;}
#t1f_74{left:503px;bottom:874px;letter-spacing:-0.38px;}
#t1g_74{left:606px;bottom:874px;letter-spacing:-0.18px;}
#t1h_74{left:273px;bottom:853px;letter-spacing:-0.2px;}
#t1i_74{left:390px;bottom:853px;}
#t1j_74{left:443px;bottom:853px;letter-spacing:-0.13px;}
#t1k_74{left:503px;bottom:853px;letter-spacing:-0.38px;}
#t1l_74{left:603px;bottom:853px;letter-spacing:-0.38px;}
#t1m_74{left:110px;bottom:818px;letter-spacing:-0.22px;word-spacing:0.93px;}
#t1n_74{left:110px;bottom:797px;letter-spacing:-0.23px;word-spacing:1.53px;}
#t1o_74{left:110px;bottom:746px;letter-spacing:-0.15px;word-spacing:1.21px;}
#t1p_74{left:110px;bottom:725px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t1q_74{left:110px;bottom:689px;letter-spacing:-0.19px;word-spacing:2.98px;}
#t1r_74{left:110px;bottom:669px;letter-spacing:-0.18px;word-spacing:2.42px;}
#t1s_74{left:597px;bottom:669px;letter-spacing:-1px;}
#t1t_74{left:612px;bottom:669px;letter-spacing:-0.22px;word-spacing:3.23px;}
#t1u_74{left:110px;bottom:648px;letter-spacing:-0.13px;}
#t1v_74{left:169px;bottom:648px;letter-spacing:-0.15px;}
#t1w_74{left:197px;bottom:648px;letter-spacing:-0.13px;word-spacing:1.36px;}
#t1x_74{left:110px;bottom:627px;letter-spacing:-0.14px;word-spacing:2.28px;}
#t1y_74{left:186px;bottom:627px;letter-spacing:-0.15px;}
#t1z_74{left:215px;bottom:627px;letter-spacing:-0.13px;word-spacing:2.25px;}
#t20_74{left:110px;bottom:607px;letter-spacing:-0.18px;word-spacing:1.43px;}
#t21_74{left:110px;bottom:571px;letter-spacing:-0.19px;word-spacing:1.87px;}
#t22_74{left:110px;bottom:550px;letter-spacing:-0.18px;word-spacing:2.42px;}
#t23_74{left:597px;bottom:550px;letter-spacing:-1px;}
#t24_74{left:612px;bottom:550px;letter-spacing:-0.22px;word-spacing:3.23px;}
#t25_74{left:110px;bottom:529px;letter-spacing:-0.13px;}
#t26_74{left:170px;bottom:529px;letter-spacing:-0.15px;}
#t27_74{left:198px;bottom:529px;letter-spacing:-0.13px;word-spacing:1.66px;}
#t28_74{left:110px;bottom:509px;letter-spacing:-0.14px;word-spacing:2.43px;}
#t29_74{left:224px;bottom:509px;letter-spacing:-0.15px;}
#t2a_74{left:252px;bottom:509px;letter-spacing:-0.13px;word-spacing:2.39px;}
#t2b_74{left:110px;bottom:488px;letter-spacing:-0.15px;word-spacing:1.65px;}
#t2c_74{left:110px;bottom:452px;letter-spacing:-0.25px;word-spacing:0.92px;}
#t2d_74{left:351px;bottom:452px;letter-spacing:-0.15px;}
#t2e_74{left:374px;bottom:452px;}
#t2f_74{left:387px;bottom:452px;letter-spacing:-0.18px;}
#t2g_74{left:404px;bottom:452px;letter-spacing:-0.14px;word-spacing:0.77px;}
#t2h_74{left:110px;bottom:431px;letter-spacing:-0.16px;word-spacing:0.66px;}
#t2i_74{left:110px;bottom:410px;letter-spacing:-0.17px;word-spacing:0.53px;}
#t2j_74{left:110px;bottom:390px;letter-spacing:-0.16px;word-spacing:1.49px;}
#t2k_74{left:580px;bottom:390px;letter-spacing:-0.15px;}
#t2l_74{left:608px;bottom:390px;letter-spacing:-0.18px;}
#t2m_74{left:641px;bottom:390px;letter-spacing:-1px;}
#t2n_74{left:661px;bottom:390px;letter-spacing:-0.14px;word-spacing:2.14px;}
#t2o_74{left:803px;bottom:390px;letter-spacing:-0.15px;}
#t2p_74{left:110px;bottom:369px;letter-spacing:-0.16px;word-spacing:2.47px;}
#t2q_74{left:491px;bottom:369px;letter-spacing:-0.18px;}
#t2r_74{left:509px;bottom:369px;letter-spacing:-0.14px;word-spacing:2.48px;}
#t2s_74{left:110px;bottom:348px;letter-spacing:-0.22px;word-spacing:1.99px;}
#t2t_74{left:110px;bottom:328px;letter-spacing:-0.15px;}
#t2u_74{left:132px;bottom:328px;}
#t2v_74{left:145px;bottom:328px;letter-spacing:-0.17px;}
#t2w_74{left:168px;bottom:328px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t2x_74{left:110px;bottom:292px;letter-spacing:-0.28px;word-spacing:2.63px;}
#t2y_74{left:110px;bottom:271px;letter-spacing:-0.18px;word-spacing:0.15px;}
#t2z_74{left:110px;bottom:250px;letter-spacing:-0.14px;word-spacing:2.37px;}
#t30_74{left:507px;bottom:250px;letter-spacing:-0.15px;}
#t31_74{left:536px;bottom:250px;letter-spacing:-0.21px;word-spacing:2.51px;}
#t32_74{left:110px;bottom:230px;letter-spacing:-0.18px;word-spacing:1.89px;}
#t33_74{left:110px;bottom:209px;letter-spacing:-0.16px;word-spacing:1.26px;}
#t34_74{left:110px;bottom:188px;letter-spacing:-0.39px;word-spacing:2.09px;}
#t35_74{left:280px;bottom:188px;letter-spacing:-1px;}
#t36_74{left:295px;bottom:188px;}
#t37_74{left:308px;bottom:188px;letter-spacing:-0.17px;}
#t38_74{left:325px;bottom:188px;letter-spacing:-0.16px;word-spacing:0.92px;}
#t39_74{left:110px;bottom:168px;letter-spacing:-0.18px;word-spacing:2.08px;}
#t3a_74{left:110px;bottom:147px;letter-spacing:-0.16px;word-spacing:1.41px;}
#t3b_74{left:503px;bottom:147px;letter-spacing:-1px;}
#t3c_74{left:524px;bottom:147px;letter-spacing:-0.18px;}
#t3d_74{left:556px;bottom:147px;letter-spacing:-0.15px;}
#t3e_74{left:584px;bottom:147px;letter-spacing:-0.14px;}

.s1_74{font-size:17px;font-family:CMR10_270;color:#000;}
.s2_74{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s3_74{font-size:17px;font-family:CMTT10_27z;color:#000;}
.s4_74{font-size:17px;font-family:CMTI10_27t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts74" type="text/css" >

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg74Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg74" style="-webkit-user-select: none;"><object width="935" height="1210" data="74/74.svg" type="image/svg+xml" id="pdf74" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_74" class="t s1_74">56 </span><span id="t2_74" class="t s2_74">Volume I: RISC-V Unprivileged ISA V20191213 </span>
<span id="t3_74" class="t s1_74">Register operand </span>
<span id="t4_74" class="t s1_74">Instruction </span><span id="t5_74" class="t s1_74">rd </span><span id="t6_74" class="t s1_74">rs1 </span><span id="t7_74" class="t s1_74">read CSR? </span><span id="t8_74" class="t s1_74">write CSR? </span>
<span id="t9_74" class="t s1_74">CSRRW </span><span id="ta_74" class="t s3_74">x0 </span><span id="tb_74" class="t s1_74">- </span><span id="tc_74" class="t s1_74">no </span><span id="td_74" class="t s1_74">yes </span>
<span id="te_74" class="t s1_74">CSRRW </span><span id="tf_74" class="t s1_74">!</span><span id="tg_74" class="t s3_74">x0 </span><span id="th_74" class="t s1_74">- </span><span id="ti_74" class="t s1_74">yes </span><span id="tj_74" class="t s1_74">yes </span>
<span id="tk_74" class="t s1_74">CSRRS/C </span><span id="tl_74" class="t s1_74">- </span><span id="tm_74" class="t s3_74">x0 </span><span id="tn_74" class="t s1_74">yes </span><span id="to_74" class="t s1_74">no </span>
<span id="tp_74" class="t s1_74">CSRRS/C </span><span id="tq_74" class="t s1_74">- </span><span id="tr_74" class="t s1_74">!</span><span id="ts_74" class="t s3_74">x0 </span><span id="tt_74" class="t s1_74">yes </span><span id="tu_74" class="t s1_74">yes </span>
<span id="tv_74" class="t s1_74">Immediate operand </span>
<span id="tw_74" class="t s1_74">Instruction </span><span id="tx_74" class="t s1_74">rd </span><span id="ty_74" class="t s1_74">uimm </span><span id="tz_74" class="t s1_74">read CSR? </span><span id="t10_74" class="t s1_74">write CSR? </span>
<span id="t11_74" class="t s1_74">CSRRWI </span><span id="t12_74" class="t s3_74">x0 </span><span id="t13_74" class="t s1_74">- </span><span id="t14_74" class="t s1_74">no </span><span id="t15_74" class="t s1_74">yes </span>
<span id="t16_74" class="t s1_74">CSRRWI </span><span id="t17_74" class="t s1_74">!</span><span id="t18_74" class="t s3_74">x0 </span><span id="t19_74" class="t s1_74">- </span><span id="t1a_74" class="t s1_74">yes </span><span id="t1b_74" class="t s1_74">yes </span>
<span id="t1c_74" class="t s1_74">CSRRS/CI </span><span id="t1d_74" class="t s1_74">- </span><span id="t1e_74" class="t s1_74">0 </span><span id="t1f_74" class="t s1_74">yes </span><span id="t1g_74" class="t s1_74">no </span>
<span id="t1h_74" class="t s1_74">CSRRS/CI </span><span id="t1i_74" class="t s1_74">- </span><span id="t1j_74" class="t s1_74">!0 </span><span id="t1k_74" class="t s1_74">yes </span><span id="t1l_74" class="t s1_74">yes </span>
<span id="t1m_74" class="t s1_74">Table 9.1: Table showing whether a CSR instruction reads or writes a given CSR. The CSRRS and </span>
<span id="t1n_74" class="t s1_74">CSRRC instructions have same behavior so are shown as CSRRS/C in Table. </span>
<span id="t1o_74" class="t s1_74" data-mappings='[[76,"ff"]]'>the instruction shall not read the CSR and shall not cause any of the side eﬀects that might occur </span>
<span id="t1p_74" class="t s1_74">on a CSR read. </span>
<span id="t1q_74" class="t s1_74">The CSRRS (Atomic Read and Set Bits in CSR) instruction reads the value of the CSR, zero- </span>
<span id="t1r_74" class="t s1_74">extends the value to XLEN bits, and writes it to integer register </span><span id="t1s_74" class="t s4_74">rd</span><span id="t1t_74" class="t s1_74">. The initial value in integer </span>
<span id="t1u_74" class="t s1_74">register </span><span id="t1v_74" class="t s4_74">rs1 </span><span id="t1w_74" class="t s1_74" data-mappings='[[35,"fi"]]'>is treated as a bit mask that speciﬁes bit positions to be set in the CSR. Any bit that </span>
<span id="t1x_74" class="t s1_74">is high in </span><span id="t1y_74" class="t s4_74">rs1 </span><span id="t1z_74" class="t s1_74">will cause the corresponding bit to be set in the CSR, if that CSR bit is writable. </span>
<span id="t20_74" class="t s1_74" data-mappings='[[29,"ff"],[66,"ff"]]'>Other bits in the CSR are unaﬀected (though CSRs might have side eﬀects when written). </span>
<span id="t21_74" class="t s1_74">The CSRRC (Atomic Read and Clear Bits in CSR) instruction reads the value of the CSR, zero- </span>
<span id="t22_74" class="t s1_74">extends the value to XLEN bits, and writes it to integer register </span><span id="t23_74" class="t s4_74">rd</span><span id="t24_74" class="t s1_74">. The initial value in integer </span>
<span id="t25_74" class="t s1_74">register </span><span id="t26_74" class="t s4_74">rs1 </span><span id="t27_74" class="t s1_74" data-mappings='[[35,"fi"]]'>is treated as a bit mask that speciﬁes bit positions to be cleared in the CSR. Any bit </span>
<span id="t28_74" class="t s1_74">that is high in </span><span id="t29_74" class="t s4_74">rs1 </span><span id="t2a_74" class="t s1_74">will cause the corresponding bit to be cleared in the CSR, if that CSR bit is </span>
<span id="t2b_74" class="t s1_74" data-mappings='[[39,"ff"]]'>writable. Other bits in the CSR are unaﬀected. </span>
<span id="t2c_74" class="t s1_74">For both CSRRS and CSRRC, if </span><span id="t2d_74" class="t s4_74">rs1</span><span id="t2e_74" class="t s1_74">=</span><span id="t2f_74" class="t s3_74">x0</span><span id="t2g_74" class="t s1_74">, then the instruction will not write to the CSR at all, and </span>
<span id="t2h_74" class="t s1_74" data-mappings='[[36,"ff"]]'>so shall not cause any of the side eﬀects that might otherwise occur on a CSR write, such as raising </span>
<span id="t2i_74" class="t s1_74">illegal instruction exceptions on accesses to read-only CSRs. Both CSRRS and CSRRC always read </span>
<span id="t2j_74" class="t s1_74" data-mappings='[[43,"ff"]]'>the addressed CSR and cause any read side eﬀects regardless of </span><span id="t2k_74" class="t s4_74">rs1 </span><span id="t2l_74" class="t s1_74">and </span><span id="t2m_74" class="t s4_74">rd </span><span id="t2n_74" class="t s1_74" data-mappings='[[0,"fi"]]'>ﬁelds. Note that if </span><span id="t2o_74" class="t s4_74">rs1 </span>
<span id="t2p_74" class="t s1_74" data-mappings='[[5,"fi"]]'>speciﬁes a register holding a zero value other than </span><span id="t2q_74" class="t s3_74">x0</span><span id="t2r_74" class="t s1_74">, the instruction will still attempt to write </span>
<span id="t2s_74" class="t s1_74" data-mappings='[[10,"fi"],[71,"ff"]]'>the unmodiﬁed value back to the CSR and will cause any attendant side eﬀects. A CSRRW with </span>
<span id="t2t_74" class="t s4_74">rs1</span><span id="t2u_74" class="t s1_74">=</span><span id="t2v_74" class="t s3_74">x0 </span><span id="t2w_74" class="t s1_74">will attempt to write zero to the destination CSR. </span>
<span id="t2x_74" class="t s1_74">The CSRRWI, CSRRSI, and CSRRCI variants are similar to CSRRW, CSRRS, and CSRRC re- </span>
<span id="t2y_74" class="t s1_74">spectively, except they update the CSR using an XLEN-bit value obtained by zero-extending a 5-bit </span>
<span id="t2z_74" class="t s1_74" data-mappings='[[31,"fi"]]'>unsigned immediate (uimm[4:0]) ﬁeld encoded in the </span><span id="t30_74" class="t s4_74">rs1 </span><span id="t31_74" class="t s1_74" data-mappings='[[0,"fi"]]'>ﬁeld instead of a value from an integer </span>
<span id="t32_74" class="t s1_74" data-mappings='[[50,"fi"]]'>register. For CSRRSI and CSRRCI, if the uimm[4:0] ﬁeld is zero, then these instructions will not </span>
<span id="t33_74" class="t s1_74" data-mappings='[[55,"ff"]]'>write to the CSR, and shall not cause any of the side eﬀects that might otherwise occur on a CSR </span>
<span id="t34_74" class="t s1_74">write. For CSRRWI, if </span><span id="t35_74" class="t s4_74">rd</span><span id="t36_74" class="t s1_74">=</span><span id="t37_74" class="t s3_74">x0</span><span id="t38_74" class="t s1_74">, then the instruction shall not read the CSR and shall not cause any </span>
<span id="t39_74" class="t s1_74" data-mappings='[[13,"ff"]]'>of the side eﬀects that might occur on a CSR read. Both CSRRSI and CSRRCI will always read </span>
<span id="t3a_74" class="t s1_74" data-mappings='[[33,"ff"]]'>the CSR and cause any read side eﬀects regardless of </span><span id="t3b_74" class="t s4_74">rd </span><span id="t3c_74" class="t s1_74">and </span><span id="t3d_74" class="t s4_74">rs1 </span><span id="t3e_74" class="t s1_74" data-mappings='[[0,"fi"]]'>ﬁelds. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
