(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param38 = {(~|((~&(8'h9f)) ? {(8'ha3)} : ((8'ha0) ? (8'had) : (8'h9c))))})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h24):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire3;
  input wire signed [(4'h9):(1'h0)] wire2;
  input wire [(3'h4):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire signed [(3'h6):(1'h0)] wire36;
  wire [(4'hb):(1'h0)] wire34;
  wire signed [(4'h9):(1'h0)] wire5;
  wire [(4'h9):(1'h0)] wire4;
  assign y = {wire36, wire34, wire5, wire4, (1'h0)};
  assign wire4 = $unsigned({wire0[(2'h3):(2'h3)]});
  assign wire5 = $unsigned(wire0[(2'h3):(1'h1)]);
  module6 #() modinst35 (wire34, clk, wire5, wire3, wire2, wire0);
  module6 #() modinst37 (wire36, clk, wire3, wire4, wire5, wire34);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module6  (y, clk, wire10, wire9, wire8, wire7);
  output wire [(32'h43):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire10;
  input wire signed [(4'h9):(1'h0)] wire9;
  input wire signed [(3'h7):(1'h0)] wire8;
  input wire [(4'hb):(1'h0)] wire7;
  wire signed [(2'h3):(1'h0)] wire33;
  wire [(2'h3):(1'h0)] wire32;
  wire signed [(2'h2):(1'h0)] wire31;
  wire signed [(3'h6):(1'h0)] wire30;
  wire [(4'ha):(1'h0)] wire29;
  wire [(3'h5):(1'h0)] wire25;
  wire signed [(3'h7):(1'h0)] wire12;
  wire [(4'h9):(1'h0)] wire11;
  reg [(4'h9):(1'h0)] reg28 = (1'h0);
  reg [(4'h9):(1'h0)] reg27 = (1'h0);
  reg [(2'h3):(1'h0)] reg13 = (1'h0);
  assign y = {wire33,
                 wire32,
                 wire31,
                 wire30,
                 wire29,
                 wire25,
                 wire12,
                 wire11,
                 reg28,
                 reg27,
                 reg13,
                 (1'h0)};
  assign wire11 = $signed(wire8);
  assign wire12 = wire9;
  always
    @(posedge clk) begin
      reg13 <= $signed(($unsigned((wire9 ?
          wire12 : wire10)) | $signed($unsigned(wire10))));
    end
  module14 #() modinst26 (wire25, clk, wire8, wire9, wire12, wire7);
  always
    @(posedge clk) begin
      reg27 <= (-{($unsigned(reg13) != (wire25 ? wire7 : (8'ha7)))});
      reg28 <= (reg13[(2'h3):(1'h1)] ?
          wire8[(3'h6):(3'h4)] : $signed($signed({wire8})));
    end
  assign wire29 = ((~&((!wire8) >= (!wire25))) || (~&((wire7 <= reg28) ~^ wire8)));
  assign wire30 = {wire10};
  assign wire31 = wire11;
  assign wire32 = wire10;
  assign wire33 = $unsigned({$signed($signed(wire30))});
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module14
#(parameter param24 = (8'ha9))
(y, clk, wire18, wire17, wire16, wire15);
  output wire [(32'h1f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire18;
  input wire [(4'h9):(1'h0)] wire17;
  input wire signed [(2'h2):(1'h0)] wire16;
  input wire [(3'h7):(1'h0)] wire15;
  wire signed [(3'h5):(1'h0)] wire23;
  wire signed [(2'h2):(1'h0)] wire22;
  wire signed [(4'h9):(1'h0)] wire21;
  wire signed [(3'h7):(1'h0)] wire20;
  wire [(3'h7):(1'h0)] wire19;
  assign y = {wire23, wire22, wire21, wire20, wire19, (1'h0)};
  assign wire19 = (((~^wire16[(1'h0):(1'h0)]) ? $unsigned((^wire17)) : wire18) ?
                      $signed(((wire17 ? (8'ha9) : wire17) ?
                          wire17 : $unsigned(wire16))) : $unsigned($signed($unsigned(wire16))));
  assign wire20 = ((-wire16) == wire19[(3'h4):(3'h4)]);
  assign wire21 = (~^(~&wire19));
  assign wire22 = $unsigned(wire21[(4'h9):(2'h3)]);
  assign wire23 = ((wire17 ?
                      $signed((wire18 ?
                          wire22 : wire19)) : $signed((wire17 ~^ wire18))) * (((wire18 ?
                              wire15 : (8'ha9)) ?
                          (wire20 ? wire22 : wire21) : (-wire18)) ?
                      $signed(((8'ha5) + wire15)) : $signed($signed((8'ha7)))));
endmodule