// Generated by CIRCT unknown git version
module subservient_debug_switch(	// file.cleaned.mlir:2:3
  input         i_debug_mode,	// file.cleaned.mlir:2:42
  input  [31:0] i_wb_dbg_adr,	// file.cleaned.mlir:2:65
                i_wb_dbg_dat,	// file.cleaned.mlir:2:89
  input  [3:0]  i_wb_dbg_sel,	// file.cleaned.mlir:2:113
  input         i_wb_dbg_we,	// file.cleaned.mlir:2:136
                i_wb_dbg_stb,	// file.cleaned.mlir:2:158
  input  [31:0] i_wb_dbus_adr,	// file.cleaned.mlir:2:181
                i_wb_dbus_dat,	// file.cleaned.mlir:2:206
  input  [3:0]  i_wb_dbus_sel,	// file.cleaned.mlir:2:231
  input         i_wb_dbus_we,	// file.cleaned.mlir:2:255
                i_wb_dbus_stb,	// file.cleaned.mlir:2:278
  input  [31:0] i_wb_mux_rdt,	// file.cleaned.mlir:2:302
  input         i_wb_mux_ack,	// file.cleaned.mlir:2:326
  output [31:0] o_wb_dbg_rdt,	// file.cleaned.mlir:2:350
  output        o_wb_dbg_ack,	// file.cleaned.mlir:2:374
  output [31:0] o_wb_dbus_rdt,	// file.cleaned.mlir:2:397
  output        o_wb_dbus_ack,	// file.cleaned.mlir:2:422
  output [31:0] o_wb_mux_adr,	// file.cleaned.mlir:2:446
                o_wb_mux_dat,	// file.cleaned.mlir:2:470
  output [3:0]  o_wb_mux_sel,	// file.cleaned.mlir:2:494
  output        o_wb_mux_we,	// file.cleaned.mlir:2:517
                o_wb_mux_stb	// file.cleaned.mlir:2:539
);

  assign o_wb_dbg_rdt = i_wb_mux_rdt;	// file.cleaned.mlir:12:5
  assign o_wb_dbg_ack = i_wb_mux_ack & i_debug_mode;	// file.cleaned.mlir:4:10, :12:5
  assign o_wb_dbus_rdt = i_wb_mux_rdt;	// file.cleaned.mlir:12:5
  assign o_wb_dbus_ack = i_wb_mux_ack & ~i_debug_mode;	// file.cleaned.mlir:5:10, :6:10, :12:5
  assign o_wb_mux_adr = i_debug_mode ? i_wb_dbg_adr : i_wb_dbus_adr;	// file.cleaned.mlir:7:10, :12:5
  assign o_wb_mux_dat = i_debug_mode ? i_wb_dbg_dat : i_wb_dbus_dat;	// file.cleaned.mlir:8:10, :12:5
  assign o_wb_mux_sel = i_debug_mode ? i_wb_dbg_sel : i_wb_dbus_sel;	// file.cleaned.mlir:9:10, :12:5
  assign o_wb_mux_we = i_debug_mode ? i_wb_dbg_we : i_wb_dbus_we;	// file.cleaned.mlir:10:10, :12:5
  assign o_wb_mux_stb = i_debug_mode ? i_wb_dbg_stb : i_wb_dbus_stb;	// file.cleaned.mlir:11:10, :12:5
endmodule

