// Seed: 479090474
module module_0;
  always @(posedge id_1 or id_1) id_2 <= -1;
  assign module_2.id_8 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1
);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_3, id_4 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_8 :
  assert property (@(posedge id_5 or 1) id_3 - (1)) $display(-1, "", -1'h0);
  assign id_6 = id_5;
  module_0 modCall_1 ();
  id_9(
      .id_0(id_2), .id_1(1'b0), .id_2(id_3), .id_3(id_4), .id_4(id_3), .id_5(id_3)
  );
  tri id_10 = id_5;
endmodule
