<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Auto Choke Test: Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_pwr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Auto Choke Test
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('stm32f7xx__ll__pwr_8h_source.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32f7xx_ll_pwr.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__pwr_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef __STM32F7xx_LL_PWR_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define __STM32F7xx_LL_PWR_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx_8h.html">stm32f7xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined(PWR)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#define LL_PWR_CR1_CSBF                    PWR_CR1_CSBF            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#define LL_PWR_CR2_CWUF6                   PWR_CR2_CWUF6           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define LL_PWR_CR2_CWUF5                   PWR_CR2_CWUF5           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define LL_PWR_CR2_CWUF4                   PWR_CR2_CWUF4           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#define LL_PWR_CR2_CWUF3                   PWR_CR2_CWUF3           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define LL_PWR_CR2_CWUF2                   PWR_CR2_CWUF2           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#define LL_PWR_CR2_CWUF1                   PWR_CR2_CWUF1           </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define LL_PWR_CSR1_WUIF                   PWR_CSR1_WUIF           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define LL_PWR_CSR1_SBF                    PWR_CSR1_SBF            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define LL_PWR_CSR1_PVDO                   PWR_CSR1_PVDO           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define LL_PWR_CSR1_BRR                    PWR_CSR1_BRR            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define LL_PWR_CSR1_VOSRDY                 PWR_CSR1_VOSRDY         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define LL_PWR_CSR1_ODRDY                  PWR_CSR1_ODRDY          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#define LL_PWR_CSR1_ODSWRDY                PWR_CSR1_ODSWRDY        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#define LL_PWR_CSR1_UDRDY                  PWR_CSR1_UDRDY          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define LL_PWR_CSR2_EWUP1                  PWR_CSR2_EWUP1          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define LL_PWR_CSR2_EWUP2                  PWR_CSR2_EWUP2          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#define LL_PWR_CSR2_EWUP3                  PWR_CSR2_EWUP3          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define LL_PWR_CSR2_EWUP4                  PWR_CSR2_EWUP4          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define LL_PWR_CSR2_EWUP5                  PWR_CSR2_EWUP5          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define LL_PWR_CSR2_EWUP6                  PWR_CSR2_EWUP6          </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define LL_PWR_MODE_STOP_MAINREGU                     0x00000000U                                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define LL_PWR_MODE_STOP_MAINREGU_UNDERDRIVE          (PWR_CR1_MRUDS | PWR_CR1_FPDS)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define LL_PWR_MODE_STOP_LPREGU                       PWR_CR1_LPDS                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define LL_PWR_MODE_STOP_LPREGU_UNDERDRIVE            (PWR_CR1_LPDS | PWR_CR1_LPUDS | PWR_CR1_FPDS)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define LL_PWR_MODE_STANDBY                           PWR_CR1_PDDS                                   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define LL_PWR_REGU_VOLTAGE_SCALE3         PWR_CR1_VOS_0</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define LL_PWR_REGU_VOLTAGE_SCALE2         PWR_CR1_VOS_1</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR1_VOS_0 | PWR_CR1_VOS_1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define LL_PWR_REGU_DSMODE_MAIN        0x00000000U                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define LL_PWR_REGU_DSMODE_LOW_POWER   PWR_CR1_LPDS                   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_0                  PWR_CR1_PLS_LEV0      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_1                  PWR_CR1_PLS_LEV1      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_2                  PWR_CR1_PLS_LEV2      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_3                  PWR_CR1_PLS_LEV3      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_4                  PWR_CR1_PLS_LEV4      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_5                  PWR_CR1_PLS_LEV5      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_6                  PWR_CR1_PLS_LEV6      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_7                  PWR_CR1_PLS_LEV7      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN1                 PWR_CSR2_EWUP1        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN2                 PWR_CSR2_EWUP2        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN3                 PWR_CSR2_EWUP3        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN4                 PWR_CSR2_EWUP4        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN5                 PWR_CSR2_EWUP5        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN6                 PWR_CSR2_EWUP6        </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define LL_PWR_ReadReg(__REG__) READ_REG(PWR-&gt;__REG__)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableUnderDriveMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>{</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  SET_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae462863ec79bc72219fc3e0c3180b39a">PWR_CR1_UDEN</a>);</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>}</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableUnderDriveMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>{</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  CLEAR_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae462863ec79bc72219fc3e0c3180b39a">PWR_CR1_UDEN</a>);</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>}</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>__STATIC_INLINE uint32_t LL_PWR_IsEnabledUnderDriveMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>{</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae462863ec79bc72219fc3e0c3180b39a">PWR_CR1_UDEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae462863ec79bc72219fc3e0c3180b39a">PWR_CR1_UDEN</a>));</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>}</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableOverDriveSwitching(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>{</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  SET_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga570acaf0a109bf1678acb3eebd7aa84b">PWR_CR1_ODSWEN</a>);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>}</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableOverDriveSwitching(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>{</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  CLEAR_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga570acaf0a109bf1678acb3eebd7aa84b">PWR_CR1_ODSWEN</a>);</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>}</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>__STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveSwitching(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>{</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga570acaf0a109bf1678acb3eebd7aa84b">PWR_CR1_ODSWEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga570acaf0a109bf1678acb3eebd7aa84b">PWR_CR1_ODSWEN</a>));</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>}</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableOverDriveMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>{</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  SET_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga034c9289598bc36001141083890598fa">PWR_CR1_ODEN</a>);</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>}</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableOverDriveMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>{</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  CLEAR_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga034c9289598bc36001141083890598fa">PWR_CR1_ODEN</a>);</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>}</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>__STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>{</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga034c9289598bc36001141083890598fa">PWR_CR1_ODEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga034c9289598bc36001141083890598fa">PWR_CR1_ODEN</a>));</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>}</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>{</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  MODIFY_REG(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61">PWR_CR1_VOS</a>, VoltageScaling);</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>}</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>{</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61">PWR_CR1_VOS</a>));</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>}</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableMainRegulatorDeepSleepUDMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>{</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  SET_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a>);</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>}</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableMainRegulatorDeepSleepUDMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>{</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  CLEAR_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a>);</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>}</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>__STATIC_INLINE uint32_t LL_PWR_IsEnabledMainRegulatorDeepSleepUDMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>{</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a>));</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>}</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableLowPowerRegulatorDeepSleepUDMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>{</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  SET_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a>);</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>}</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableLowPowerRegulatorDeepSleepUDMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>{</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  CLEAR_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a>);</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>}</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>__STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRegulatorDeepSleepUDMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>{</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a>));</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>}</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableFlashPowerDown(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>{</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  SET_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a>);</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>}</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableFlashPowerDown(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>{</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  CLEAR_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a>);</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>}</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>__STATIC_INLINE uint32_t LL_PWR_IsEnabledFlashPowerDown(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>{</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a>));</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>}</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableBkUpAccess(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>{</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  SET_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>);</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>}</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableBkUpAccess(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>{</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  CLEAR_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>);</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>}</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>{</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>));</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>}</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableBkUpRegulator(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>{</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  SET_BIT(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab542e8a04e110cf664c3f944bc90ef68">PWR_CSR1_BRE</a>);</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>}</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableBkUpRegulator(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>{</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  CLEAR_BIT(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab542e8a04e110cf664c3f944bc90ef68">PWR_CSR1_BRE</a>);</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>}</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpRegulator(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>{</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab542e8a04e110cf664c3f944bc90ef68">PWR_CSR1_BRE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab542e8a04e110cf664c3f944bc90ef68">PWR_CSR1_BRE</a>));</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>}</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_SetRegulModeDS(uint32_t RegulMode)</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>{</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  MODIFY_REG(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a>, RegulMode);</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>}</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>__STATIC_INLINE uint32_t LL_PWR_GetRegulModeDS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>{</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a>));</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>}</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_SetPowerMode(uint32_t PDMode)</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>{</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  MODIFY_REG(PWR-&gt;CR1, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab8bf6fefe34d7c942240a31e404dd764">PWR_CR1_PDDS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a>), PDMode);</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>}</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>__STATIC_INLINE uint32_t LL_PWR_GetPowerMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>{</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(PWR-&gt;CR1, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab8bf6fefe34d7c942240a31e404dd764">PWR_CR1_PDDS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a>)));</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>}</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_SetPVDLevel(uint32_t PVDLevel)</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>{</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  MODIFY_REG(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf8de82702acc1034f6061ed9d70ec67f">PWR_CR1_PLS</a>, PVDLevel);</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>}</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>__STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>{</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf8de82702acc1034f6061ed9d70ec67f">PWR_CR1_PLS</a>));</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>}</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnablePVD(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>{</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  SET_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1941f1f21a820b12a72299a33d60328d">PWR_CR1_PVDE</a>);</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>}</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisablePVD(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>{</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  CLEAR_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1941f1f21a820b12a72299a33d60328d">PWR_CR1_PVDE</a>);</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>}</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>{</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1941f1f21a820b12a72299a33d60328d">PWR_CR1_PVDE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1941f1f21a820b12a72299a33d60328d">PWR_CR1_PVDE</a>));</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>}</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>{</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  SET_BIT(PWR-&gt;CSR2, WakeUpPin);</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>}</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>{</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  CLEAR_BIT(PWR-&gt;CSR2, WakeUpPin);</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>}</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin)</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>{</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR2, WakeUpPin) == (WakeUpPin));</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>}</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_SetWakeUpPinPolarityLow(uint32_t WakeUpPin)</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>{</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  SET_BIT(PWR-&gt;CR2, WakeUpPin);</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>}</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_SetWakeUpPinPolarityHigh(uint32_t WakeUpPin)</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>{</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  CLEAR_BIT(PWR-&gt;CR2, WakeUpPin);</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>}</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>__STATIC_INLINE uint32_t LL_PWR_IsWakeUpPinPolarityLow(uint32_t WakeUpPin)</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>{</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CR2, WakeUpPin) == (WakeUpPin));</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>}</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableInternalWakeUp(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>{</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  SET_BIT(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga334af2fb57636b3d8cf484a91ae77062">PWR_CSR1_EIWUP</a>);</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>}</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableInternalWakeUp(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>{</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  CLEAR_BIT(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga334af2fb57636b3d8cf484a91ae77062">PWR_CSR1_EIWUP</a>);</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>}</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>__STATIC_INLINE uint32_t LL_PWR_IsEnabledInternalWakeUp(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>{</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga334af2fb57636b3d8cf484a91ae77062">PWR_CSR1_EIWUP</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga334af2fb57636b3d8cf484a91ae77062">PWR_CSR1_EIWUP</a>));</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>}</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU6(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>{</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga978383d85db8be197da1892b223b67ab">PWR_CSR2_WUPF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga978383d85db8be197da1892b223b67ab">PWR_CSR2_WUPF6</a>));</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>}</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU5(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>{</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36a1f553a45b09295318eb8db6b51193">PWR_CSR2_WUPF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36a1f553a45b09295318eb8db6b51193">PWR_CSR2_WUPF5</a>));</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>}</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU4(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>{</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga77b2db21ff7703a92fcc462a771041a1">PWR_CSR2_WUPF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga77b2db21ff7703a92fcc462a771041a1">PWR_CSR2_WUPF4</a>));</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>}</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU3(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>{</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa772158df6f3f266a40fc11c91a1f44d">PWR_CSR2_WUPF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa772158df6f3f266a40fc11c91a1f44d">PWR_CSR2_WUPF3</a>));</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>}</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU2(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>{</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4ac752e520a530f84556121ae2685f47">PWR_CSR2_WUPF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4ac752e520a530f84556121ae2685f47">PWR_CSR2_WUPF2</a>));</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>}</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU1(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>{</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25f6a2abbccc4b65e1b531618927e71a">PWR_CSR2_WUPF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25f6a2abbccc4b65e1b531618927e71a">PWR_CSR2_WUPF1</a>));</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>}</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>{</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab880a9892c2b1a88de26232503c8f94f">PWR_CSR1_SBF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab880a9892c2b1a88de26232503c8f94f">PWR_CSR1_SBF</a>));</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>}</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>{</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf3e9a5812547f32576265e00802de3d0">PWR_CSR1_PVDO</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf3e9a5812547f32576265e00802de3d0">PWR_CSR1_PVDO</a>));</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>}</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_BRR(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>{</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga917228a807ef4ab126e5b185fd2bd169">PWR_CSR1_BRR</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga917228a807ef4ab126e5b185fd2bd169">PWR_CSR1_BRR</a>));</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>}</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>{</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8d6257579bf96da986e5491d2621470e">PWR_CSR1_VOSRDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8d6257579bf96da986e5491d2621470e">PWR_CSR1_VOSRDY</a>));</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>}</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_OD(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>{</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf3b7be10191e6bc802d4162c62dc8468">PWR_CSR1_ODRDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf3b7be10191e6bc802d4162c62dc8468">PWR_CSR1_ODRDY</a>));</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>}</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_ODSW(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>{</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4a09d4af8e3a928f7ff8a681c936a0a">PWR_CSR1_ODSWRDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4a09d4af8e3a928f7ff8a681c936a0a">PWR_CSR1_ODSWRDY</a>));</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>}</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_UD(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>{</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  <span class="keywordflow">return</span> (READ_BIT(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa6ab041a43cb6409a0fad59c5d0df631">PWR_CSR1_UDRDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa6ab041a43cb6409a0fad59c5d0df631">PWR_CSR1_UDRDY</a>));</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>}</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_SB(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>{</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>  SET_BIT(PWR-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabb29e1cf0e35e40dec161156921ebda4">PWR_CR1_CSBF</a>);</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>}</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU6(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>{</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>  WRITE_REG(PWR-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga77b48a1337047378a70239666d09e832">PWR_CR2_CWUPF6</a>);</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>}</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU5(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>{</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  WRITE_REG(PWR-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59abc46294a5ef071613552a44cafbde">PWR_CR2_CWUPF5</a>);</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>}</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU4(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>{</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  WRITE_REG(PWR-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabbb885287254afe47dfd3c7414f1bc62">PWR_CR2_CWUPF4</a>);</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>}</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU3(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>{</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  WRITE_REG(PWR-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fac69d2ae9c6d834ddcfed21cf84e78">PWR_CR2_CWUPF3</a>);</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>}</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU2(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>{</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  WRITE_REG(PWR-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e88d49d50b8be3d86b240186534ee6f">PWR_CR2_CWUPF2</a>);</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>}</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU1(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>{</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  WRITE_REG(PWR-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad272332ffd4ed62a49df5c10caeb170c">PWR_CR2_CWUPF1</a>);</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>}</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_UD(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>{</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  WRITE_REG(PWR-&gt;CSR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa6ab041a43cb6409a0fad59c5d0df631">PWR_CSR1_UDRDY</a>);</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>}</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>ErrorStatus LL_PWR_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">#endif </span><span class="comment">/* defined(PWR) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span> </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>}</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_LL_PWR_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga034c9289598bc36001141083890598fa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga034c9289598bc36001141083890598fa">PWR_CR1_ODEN</a></div><div class="ttdeci">#define PWR_CR1_ODEN</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9871</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga07c7e0a09cbe9b8effd90818a2ee5241"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a></div><div class="ttdeci">#define PWR_CR1_FPDS</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9854</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga09950f76d292eb9d01f72dd825082f1b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a></div><div class="ttdeci">#define PWR_CR1_DBP</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9851</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1941f1f21a820b12a72299a33d60328d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1941f1f21a820b12a72299a33d60328d">PWR_CR1_PVDE</a></div><div class="ttdeci">#define PWR_CR1_PVDE</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9818</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e88d49d50b8be3d86b240186534ee6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e88d49d50b8be3d86b240186534ee6f">PWR_CR2_CWUPF2</a></div><div class="ttdeci">#define PWR_CR2_CWUPF2</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9922</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1fac69d2ae9c6d834ddcfed21cf84e78"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1fac69d2ae9c6d834ddcfed21cf84e78">PWR_CR2_CWUPF3</a></div><div class="ttdeci">#define PWR_CR2_CWUPF3</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9925</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga25f6a2abbccc4b65e1b531618927e71a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25f6a2abbccc4b65e1b531618927e71a">PWR_CSR2_WUPF1</a></div><div class="ttdeci">#define PWR_CSR2_WUPF1</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9957</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga334af2fb57636b3d8cf484a91ae77062"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga334af2fb57636b3d8cf484a91ae77062">PWR_CSR1_EIWUP</a></div><div class="ttdeci">#define PWR_CSR1_EIWUP</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9896</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga36a1f553a45b09295318eb8db6b51193"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga36a1f553a45b09295318eb8db6b51193">PWR_CSR2_WUPF5</a></div><div class="ttdeci">#define PWR_CSR2_WUPF5</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9969</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3a2d9c42baced6964f88a2f5b82efb0a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a></div><div class="ttdeci">#define PWR_CR1_MRUDS</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9860</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3c513409a6f2017167955cb73c42654c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a></div><div class="ttdeci">#define PWR_CR1_LPUDS</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9857</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4ac752e520a530f84556121ae2685f47"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4ac752e520a530f84556121ae2685f47">PWR_CSR2_WUPF2</a></div><div class="ttdeci">#define PWR_CSR2_WUPF2</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9960</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga570acaf0a109bf1678acb3eebd7aa84b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga570acaf0a109bf1678acb3eebd7aa84b">PWR_CR1_ODSWEN</a></div><div class="ttdeci">#define PWR_CR1_ODSWEN</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9874</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga59abc46294a5ef071613552a44cafbde"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59abc46294a5ef071613552a44cafbde">PWR_CR2_CWUPF5</a></div><div class="ttdeci">#define PWR_CR2_CWUPF5</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9931</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga77b2db21ff7703a92fcc462a771041a1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga77b2db21ff7703a92fcc462a771041a1">PWR_CSR2_WUPF4</a></div><div class="ttdeci">#define PWR_CSR2_WUPF4</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9966</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga77b48a1337047378a70239666d09e832"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga77b48a1337047378a70239666d09e832">PWR_CR2_CWUPF6</a></div><div class="ttdeci">#define PWR_CR2_CWUPF6</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9934</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8d6257579bf96da986e5491d2621470e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8d6257579bf96da986e5491d2621470e">PWR_CSR1_VOSRDY</a></div><div class="ttdeci">#define PWR_CSR1_VOSRDY</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9902</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga917228a807ef4ab126e5b185fd2bd169"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga917228a807ef4ab126e5b185fd2bd169">PWR_CSR1_BRR</a></div><div class="ttdeci">#define PWR_CSR1_BRR</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9893</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga978383d85db8be197da1892b223b67ab"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga978383d85db8be197da1892b223b67ab">PWR_CSR2_WUPF6</a></div><div class="ttdeci">#define PWR_CSR2_WUPF6</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9972</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa4a09d4af8e3a928f7ff8a681c936a0a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa4a09d4af8e3a928f7ff8a681c936a0a">PWR_CSR1_ODSWRDY</a></div><div class="ttdeci">#define PWR_CSR1_ODSWRDY</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9908</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa6ab041a43cb6409a0fad59c5d0df631"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa6ab041a43cb6409a0fad59c5d0df631">PWR_CSR1_UDRDY</a></div><div class="ttdeci">#define PWR_CSR1_UDRDY</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9911</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa772158df6f3f266a40fc11c91a1f44d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa772158df6f3f266a40fc11c91a1f44d">PWR_CSR2_WUPF3</a></div><div class="ttdeci">#define PWR_CSR2_WUPF3</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9963</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab542e8a04e110cf664c3f944bc90ef68"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab542e8a04e110cf664c3f944bc90ef68">PWR_CSR1_BRE</a></div><div class="ttdeci">#define PWR_CSR1_BRE</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9899</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab880a9892c2b1a88de26232503c8f94f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab880a9892c2b1a88de26232503c8f94f">PWR_CSR1_SBF</a></div><div class="ttdeci">#define PWR_CSR1_SBF</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9887</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab8bf6fefe34d7c942240a31e404dd764"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab8bf6fefe34d7c942240a31e404dd764">PWR_CR1_PDDS</a></div><div class="ttdeci">#define PWR_CR1_PDDS</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9812</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabb29e1cf0e35e40dec161156921ebda4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabb29e1cf0e35e40dec161156921ebda4">PWR_CR1_CSBF</a></div><div class="ttdeci">#define PWR_CR1_CSBF</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9815</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabbb885287254afe47dfd3c7414f1bc62"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabbb885287254afe47dfd3c7414f1bc62">PWR_CR2_CWUPF4</a></div><div class="ttdeci">#define PWR_CR2_CWUPF4</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9928</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac0de060b7b7fbbb12926c28cf5252c61"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61">PWR_CR1_VOS</a></div><div class="ttdeci">#define PWR_CR1_VOS</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9866</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacc60f674740c4000a25b0e3e50ede47d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a></div><div class="ttdeci">#define PWR_CR1_LPDS</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9809</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad272332ffd4ed62a49df5c10caeb170c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad272332ffd4ed62a49df5c10caeb170c">PWR_CR2_CWUPF1</a></div><div class="ttdeci">#define PWR_CR2_CWUPF1</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9919</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae462863ec79bc72219fc3e0c3180b39a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae462863ec79bc72219fc3e0c3180b39a">PWR_CR1_UDEN</a></div><div class="ttdeci">#define PWR_CR1_UDEN</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9877</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf3b7be10191e6bc802d4162c62dc8468"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf3b7be10191e6bc802d4162c62dc8468">PWR_CSR1_ODRDY</a></div><div class="ttdeci">#define PWR_CSR1_ODRDY</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9905</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf3e9a5812547f32576265e00802de3d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf3e9a5812547f32576265e00802de3d0">PWR_CSR1_PVDO</a></div><div class="ttdeci">#define PWR_CSR1_PVDO</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9890</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf8de82702acc1034f6061ed9d70ec67f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf8de82702acc1034f6061ed9d70ec67f">PWR_CR1_PLS</a></div><div class="ttdeci">#define PWR_CR1_PLS</div><div class="ttdef"><b>Definition</b> stm32f746xx.h:9821</div></div>
<div class="ttc" id="astm32f7xx_8h_html"><div class="ttname"><a href="stm32f7xx_8h.html">stm32f7xx.h</a></div><div class="ttdoc">CMSIS STM32F7xx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a href="dir_7fa0798ce446ea982b63045445b7ab90.html">STM32F7xx_HAL_Driver</a></li><li class="navelem"><a href="dir_6c6bdc422c144b2667a0314b64db47af.html">Inc</a></li><li class="navelem"><a href="stm32f7xx__ll__pwr_8h.html">stm32f7xx_ll_pwr.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
