<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › lantiq › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License version 2 as published</span>
<span class="cm"> *  by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 John Crispin &lt;blogic@openwrt.org&gt;</span>
<span class="cm"> * Copyright (C) 2010 Thomas Langer &lt;thomas.langer@lantiq.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/irqdomain.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/of_irq.h&gt;</span>

<span class="cp">#include &lt;asm/bootinfo.h&gt;</span>
<span class="cp">#include &lt;asm/irq_cpu.h&gt;</span>

<span class="cp">#include &lt;lantiq_soc.h&gt;</span>
<span class="cp">#include &lt;irq.h&gt;</span>

<span class="cm">/* register definitions - internal irqs */</span>
<span class="cp">#define LTQ_ICU_IM0_ISR		0x0000</span>
<span class="cp">#define LTQ_ICU_IM0_IER		0x0008</span>
<span class="cp">#define LTQ_ICU_IM0_IOSR	0x0010</span>
<span class="cp">#define LTQ_ICU_IM0_IRSR	0x0018</span>
<span class="cp">#define LTQ_ICU_IM0_IMR		0x0020</span>
<span class="cp">#define LTQ_ICU_IM1_ISR		0x0028</span>
<span class="cp">#define LTQ_ICU_OFFSET		(LTQ_ICU_IM1_ISR - LTQ_ICU_IM0_ISR)</span>

<span class="cm">/* register definitions - external irqs */</span>
<span class="cp">#define LTQ_EIU_EXIN_C		0x0000</span>
<span class="cp">#define LTQ_EIU_EXIN_INIC	0x0004</span>
<span class="cp">#define LTQ_EIU_EXIN_INEN	0x000C</span>

<span class="cm">/* irq numbers used by the external interrupt unit (EIU) */</span>
<span class="cp">#define LTQ_EIU_IR0		(INT_NUM_IM4_IRL0 + 30)</span>
<span class="cp">#define LTQ_EIU_IR1		(INT_NUM_IM3_IRL0 + 31)</span>
<span class="cp">#define LTQ_EIU_IR2		(INT_NUM_IM1_IRL0 + 26)</span>
<span class="cp">#define LTQ_EIU_IR3		INT_NUM_IM1_IRL0</span>
<span class="cp">#define LTQ_EIU_IR4		(INT_NUM_IM1_IRL0 + 1)</span>
<span class="cp">#define LTQ_EIU_IR5		(INT_NUM_IM1_IRL0 + 2)</span>
<span class="cp">#define LTQ_EIU_IR6		(INT_NUM_IM2_IRL0 + 30)</span>
<span class="cp">#define XWAY_EXIN_COUNT		3</span>
<span class="cp">#define MAX_EIU			6</span>

<span class="cm">/* the performance counter */</span>
<span class="cp">#define LTQ_PERF_IRQ		(INT_NUM_IM4_IRL0 + 31)</span>

<span class="cm">/*</span>
<span class="cm"> * irqs generated by devices attached to the EBU need to be acked in</span>
<span class="cm"> * a special manner</span>
<span class="cm"> */</span>
<span class="cp">#define LTQ_ICU_EBU_IRQ		22</span>

<span class="cp">#define ltq_icu_w32(x, y)	ltq_w32((x), ltq_icu_membase + (y))</span>
<span class="cp">#define ltq_icu_r32(x)		ltq_r32(ltq_icu_membase + (x))</span>

<span class="cp">#define ltq_eiu_w32(x, y)	ltq_w32((x), ltq_eiu_membase + (y))</span>
<span class="cp">#define ltq_eiu_r32(x)		ltq_r32(ltq_eiu_membase + (x))</span>

<span class="cm">/* our 2 ipi interrupts for VSMP */</span>
<span class="cp">#define MIPS_CPU_IPI_RESCHED_IRQ	0</span>
<span class="cp">#define MIPS_CPU_IPI_CALL_IRQ		1</span>

<span class="cm">/* we have a cascade of 8 irqs */</span>
<span class="cp">#define MIPS_CPU_IRQ_CASCADE		8</span>

<span class="cp">#if defined(CONFIG_MIPS_MT_SMP) || defined(CONFIG_MIPS_MT_SMTC)</span>
<span class="kt">int</span> <span class="n">gic_present</span><span class="p">;</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">ltq_eiu_irq</span><span class="p">[</span><span class="n">MAX_EIU</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">LTQ_EIU_IR0</span><span class="p">,</span>
	<span class="n">LTQ_EIU_IR1</span><span class="p">,</span>
	<span class="n">LTQ_EIU_IR2</span><span class="p">,</span>
	<span class="n">LTQ_EIU_IR3</span><span class="p">,</span>
	<span class="n">LTQ_EIU_IR4</span><span class="p">,</span>
	<span class="n">LTQ_EIU_IR5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">exin_avail</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ltq_icu_membase</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ltq_eiu_membase</span><span class="p">;</span>

<span class="kt">void</span> <span class="nf">ltq_disable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ier</span> <span class="o">=</span> <span class="n">LTQ_ICU_IM0_IER</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span> <span class="o">-</span> <span class="n">MIPS_CPU_IRQ_CASCADE</span><span class="p">;</span>

	<span class="n">ier</span> <span class="o">+=</span> <span class="n">LTQ_ICU_OFFSET</span> <span class="o">*</span> <span class="p">(</span><span class="n">offset</span> <span class="o">/</span> <span class="n">INT_NUM_IM_OFFSET</span><span class="p">);</span>
	<span class="n">offset</span> <span class="o">%=</span> <span class="n">INT_NUM_IM_OFFSET</span><span class="p">;</span>
	<span class="n">ltq_icu_w32</span><span class="p">(</span><span class="n">ltq_icu_r32</span><span class="p">(</span><span class="n">ier</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="n">offset</span><span class="p">),</span> <span class="n">ier</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">ltq_mask_and_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ier</span> <span class="o">=</span> <span class="n">LTQ_ICU_IM0_IER</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">isr</span> <span class="o">=</span> <span class="n">LTQ_ICU_IM0_ISR</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span> <span class="o">-</span> <span class="n">MIPS_CPU_IRQ_CASCADE</span><span class="p">;</span>

	<span class="n">ier</span> <span class="o">+=</span> <span class="n">LTQ_ICU_OFFSET</span> <span class="o">*</span> <span class="p">(</span><span class="n">offset</span> <span class="o">/</span> <span class="n">INT_NUM_IM_OFFSET</span><span class="p">);</span>
	<span class="n">isr</span> <span class="o">+=</span> <span class="n">LTQ_ICU_OFFSET</span> <span class="o">*</span> <span class="p">(</span><span class="n">offset</span> <span class="o">/</span> <span class="n">INT_NUM_IM_OFFSET</span><span class="p">);</span>
	<span class="n">offset</span> <span class="o">%=</span> <span class="n">INT_NUM_IM_OFFSET</span><span class="p">;</span>
	<span class="n">ltq_icu_w32</span><span class="p">(</span><span class="n">ltq_icu_r32</span><span class="p">(</span><span class="n">ier</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="n">offset</span><span class="p">),</span> <span class="n">ier</span><span class="p">);</span>
	<span class="n">ltq_icu_w32</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="n">offset</span><span class="p">),</span> <span class="n">isr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ltq_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">isr</span> <span class="o">=</span> <span class="n">LTQ_ICU_IM0_ISR</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span> <span class="o">-</span> <span class="n">MIPS_CPU_IRQ_CASCADE</span><span class="p">;</span>

	<span class="n">isr</span> <span class="o">+=</span> <span class="n">LTQ_ICU_OFFSET</span> <span class="o">*</span> <span class="p">(</span><span class="n">offset</span> <span class="o">/</span> <span class="n">INT_NUM_IM_OFFSET</span><span class="p">);</span>
	<span class="n">offset</span> <span class="o">%=</span> <span class="n">INT_NUM_IM_OFFSET</span><span class="p">;</span>
	<span class="n">ltq_icu_w32</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="n">offset</span><span class="p">),</span> <span class="n">isr</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">ltq_enable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ier</span> <span class="o">=</span> <span class="n">LTQ_ICU_IM0_IER</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span> <span class="o">-</span> <span class="n">MIPS_CPU_IRQ_CASCADE</span><span class="p">;</span>

	<span class="n">ier</span> <span class="o">+=</span> <span class="n">LTQ_ICU_OFFSET</span>  <span class="o">*</span> <span class="p">(</span><span class="n">offset</span> <span class="o">/</span> <span class="n">INT_NUM_IM_OFFSET</span><span class="p">);</span>
	<span class="n">offset</span> <span class="o">%=</span> <span class="n">INT_NUM_IM_OFFSET</span><span class="p">;</span>
	<span class="n">ltq_icu_w32</span><span class="p">(</span><span class="n">ltq_icu_r32</span><span class="p">(</span><span class="n">ier</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="n">offset</span><span class="p">),</span> <span class="n">ier</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">ltq_startup_eiu_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">ltq_enable_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_EIU</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span> <span class="o">==</span> <span class="n">ltq_eiu_irq</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">{</span>
			<span class="cm">/* low level - we should really handle set_type */</span>
			<span class="n">ltq_eiu_w32</span><span class="p">(</span><span class="n">ltq_eiu_r32</span><span class="p">(</span><span class="n">LTQ_EIU_EXIN_C</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="mh">0x6</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)),</span> <span class="n">LTQ_EIU_EXIN_C</span><span class="p">);</span>
			<span class="cm">/* clear all pending */</span>
			<span class="n">ltq_eiu_w32</span><span class="p">(</span><span class="n">ltq_eiu_r32</span><span class="p">(</span><span class="n">LTQ_EIU_EXIN_INIC</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="n">i</span><span class="p">),</span>
				<span class="n">LTQ_EIU_EXIN_INIC</span><span class="p">);</span>
			<span class="cm">/* enable */</span>
			<span class="n">ltq_eiu_w32</span><span class="p">(</span><span class="n">ltq_eiu_r32</span><span class="p">(</span><span class="n">LTQ_EIU_EXIN_INEN</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="n">i</span><span class="p">),</span>
				<span class="n">LTQ_EIU_EXIN_INEN</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ltq_shutdown_eiu_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">ltq_disable_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_EIU</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span> <span class="o">==</span> <span class="n">ltq_eiu_irq</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">{</span>
			<span class="cm">/* disable */</span>
			<span class="n">ltq_eiu_w32</span><span class="p">(</span><span class="n">ltq_eiu_r32</span><span class="p">(</span><span class="n">LTQ_EIU_EXIN_INEN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="n">i</span><span class="p">),</span>
				<span class="n">LTQ_EIU_EXIN_INEN</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">ltq_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;icu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">ltq_enable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">ltq_disable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">ltq_enable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">ltq_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">ltq_disable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span> <span class="o">=</span> <span class="n">ltq_mask_and_ack_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">ltq_eiu_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;eiu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_startup</span> <span class="o">=</span> <span class="n">ltq_startup_eiu_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_shutdown</span> <span class="o">=</span> <span class="n">ltq_shutdown_eiu_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">ltq_enable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">ltq_disable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">ltq_enable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">ltq_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">ltq_disable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span> <span class="o">=</span> <span class="n">ltq_mask_and_ack_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ltq_hw_irqdispatch</span><span class="p">(</span><span class="kt">int</span> <span class="n">module</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">ltq_icu_r32</span><span class="p">(</span><span class="n">LTQ_ICU_IM0_IOSR</span> <span class="o">+</span> <span class="p">(</span><span class="n">module</span> <span class="o">*</span> <span class="n">LTQ_ICU_OFFSET</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * silicon bug causes only the msb set to 1 to be valid. all</span>
<span class="cm">	 * other bits might be bogus</span>
<span class="cm">	 */</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">__fls</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">do_IRQ</span><span class="p">((</span><span class="kt">int</span><span class="p">)</span><span class="n">irq</span> <span class="o">+</span> <span class="n">MIPS_CPU_IRQ_CASCADE</span> <span class="o">+</span> <span class="p">(</span><span class="n">INT_NUM_IM_OFFSET</span> <span class="o">*</span> <span class="n">module</span><span class="p">));</span>

	<span class="cm">/* if this is a EBU irq, we need to ack it or get a deadlock */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">==</span> <span class="n">LTQ_ICU_EBU_IRQ</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">module</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">LTQ_EBU_PCC_ISTAT</span><span class="p">)</span>
		<span class="n">ltq_ebu_w32</span><span class="p">(</span><span class="n">ltq_ebu_r32</span><span class="p">(</span><span class="n">LTQ_EBU_PCC_ISTAT</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">,</span>
			<span class="n">LTQ_EBU_PCC_ISTAT</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define DEFINE_HWx_IRQDISPATCH(x)					\</span>
<span class="cp">	static void ltq_hw ## x ## _irqdispatch(void)			\</span>
<span class="cp">	{								\</span>
<span class="cp">		ltq_hw_irqdispatch(x);					\</span>
<span class="cp">	}</span>
<span class="n">DEFINE_HWx_IRQDISPATCH</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
<span class="n">DEFINE_HWx_IRQDISPATCH</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
<span class="n">DEFINE_HWx_IRQDISPATCH</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span>
<span class="n">DEFINE_HWx_IRQDISPATCH</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span>
<span class="n">DEFINE_HWx_IRQDISPATCH</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">ltq_hw5_irqdispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MIPS_CPU_TIMER_IRQ</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_MIPS_MT_SMP</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="n">arch_init_ipiirq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="o">*</span><span class="n">action</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">action</span><span class="p">);</span>
	<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_percpu_irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">ltq_sw0_irqdispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MIPS_CPU_IRQ_BASE</span> <span class="o">+</span> <span class="n">MIPS_CPU_IPI_RESCHED_IRQ</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">ltq_sw1_irqdispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MIPS_CPU_IRQ_BASE</span> <span class="o">+</span> <span class="n">MIPS_CPU_IPI_CALL_IRQ</span><span class="p">);</span>
<span class="p">}</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="n">ipi_resched_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">scheduler_ipi</span><span class="p">();</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="n">ipi_call_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">smp_call_function_interrupt</span><span class="p">();</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">irq_resched</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">ipi_resched_interrupt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_PERCPU</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;IPI_resched&quot;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">irq_call</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">ipi_call_interrupt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_PERCPU</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;IPI_call&quot;</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">plat_irq_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pending</span> <span class="o">=</span> <span class="n">read_c0_status</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">read_c0_cause</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">ST0_IM</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP7</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MIPS_CPU_TIMER_IRQ</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CAUSEF_IP2</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">ltq_hw_irqdispatch</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">pr_alert</span><span class="p">(</span><span class="s">&quot;Spurious IRQ: CAUSE=0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">read_c0_status</span><span class="p">());</span>

<span class="nl">out:</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">icu_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">irq_hw_number_t</span> <span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ltq_irq_type</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">exin_avail</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hw</span> <span class="o">==</span> <span class="n">ltq_eiu_irq</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ltq_eiu_type</span><span class="p">;</span>

	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">irq_domain_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">xlate</span> <span class="o">=</span> <span class="n">irq_domain_xlate_onetwocell</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map</span> <span class="o">=</span> <span class="n">icu_map</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">cascade</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">no_action</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cascade&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">icu_of_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">eiu_node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">res</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">))</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Failed to get icu memory range&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">res</span><span class="p">),</span> <span class="n">res</span><span class="p">.</span><span class="n">name</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to request icu memory&quot;</span><span class="p">);</span>

	<span class="n">ltq_icu_membase</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ltq_icu_membase</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Failed to remap icu memory&quot;</span><span class="p">);</span>

	<span class="cm">/* the external interrupts are optional and xway only */</span>
	<span class="n">eiu_node</span> <span class="o">=</span> <span class="n">of_find_compatible_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;lantiq,eiu&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">eiu_node</span> <span class="o">&amp;&amp;</span> <span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">eiu_node</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* find out how many external irq sources we have */</span>
		<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">count</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">node</span><span class="p">,</span>
							<span class="s">&quot;lantiq,count&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">count</span><span class="p">)</span>
			<span class="n">exin_avail</span> <span class="o">=</span> <span class="o">*</span><span class="n">count</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">exin_avail</span> <span class="o">&gt;</span> <span class="n">MAX_EIU</span><span class="p">)</span>
			<span class="n">exin_avail</span> <span class="o">=</span> <span class="n">MAX_EIU</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">res</span><span class="p">),</span>
							<span class="n">res</span><span class="p">.</span><span class="n">name</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to request eiu memory&quot;</span><span class="p">);</span>

		<span class="n">ltq_eiu_membase</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">,</span>
							<span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">res</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ltq_eiu_membase</span><span class="p">)</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Failed to remap eiu memory&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* turn off all irqs by default */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* make sure all irqs are turned off by default */</span>
		<span class="n">ltq_icu_w32</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LTQ_ICU_IM0_IER</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="n">LTQ_ICU_OFFSET</span><span class="p">));</span>
		<span class="cm">/* clear all possibly pending interrupts */</span>
		<span class="n">ltq_icu_w32</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">LTQ_ICU_IM0_ISR</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="n">LTQ_ICU_OFFSET</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mi">6</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">setup_irq</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cascade</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_vint</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Setting up vectored interrupts</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">set_vi_handler</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">ltq_hw0_irqdispatch</span><span class="p">);</span>
		<span class="n">set_vi_handler</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">ltq_hw1_irqdispatch</span><span class="p">);</span>
		<span class="n">set_vi_handler</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">ltq_hw2_irqdispatch</span><span class="p">);</span>
		<span class="n">set_vi_handler</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="n">ltq_hw3_irqdispatch</span><span class="p">);</span>
		<span class="n">set_vi_handler</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">ltq_hw4_irqdispatch</span><span class="p">);</span>
		<span class="n">set_vi_handler</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="n">ltq_hw5_irqdispatch</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">irq_domain_add_linear</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">6</span> <span class="o">*</span> <span class="n">INT_NUM_IM_OFFSET</span><span class="p">,</span>
		<span class="o">&amp;</span><span class="n">irq_domain_ops</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="cp">#if defined(CONFIG_MIPS_MT_SMP)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_vint</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Setting up IPI vectored interrupts</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">set_vi_handler</span><span class="p">(</span><span class="n">MIPS_CPU_IPI_RESCHED_IRQ</span><span class="p">,</span> <span class="n">ltq_sw0_irqdispatch</span><span class="p">);</span>
		<span class="n">set_vi_handler</span><span class="p">(</span><span class="n">MIPS_CPU_IPI_CALL_IRQ</span><span class="p">,</span> <span class="n">ltq_sw1_irqdispatch</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">arch_init_ipiirq</span><span class="p">(</span><span class="n">MIPS_CPU_IRQ_BASE</span> <span class="o">+</span> <span class="n">MIPS_CPU_IPI_RESCHED_IRQ</span><span class="p">,</span>
		<span class="o">&amp;</span><span class="n">irq_resched</span><span class="p">);</span>
	<span class="n">arch_init_ipiirq</span><span class="p">(</span><span class="n">MIPS_CPU_IRQ_BASE</span> <span class="o">+</span> <span class="n">MIPS_CPU_IPI_CALL_IRQ</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irq_call</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#if !defined(CONFIG_MIPS_MT_SMP) &amp;&amp; !defined(CONFIG_MIPS_MT_SMTC)</span>
	<span class="n">set_c0_status</span><span class="p">(</span><span class="n">IE_IRQ0</span> <span class="o">|</span> <span class="n">IE_IRQ1</span> <span class="o">|</span> <span class="n">IE_IRQ2</span> <span class="o">|</span>
		<span class="n">IE_IRQ3</span> <span class="o">|</span> <span class="n">IE_IRQ4</span> <span class="o">|</span> <span class="n">IE_IRQ5</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">set_c0_status</span><span class="p">(</span><span class="n">IE_SW0</span> <span class="o">|</span> <span class="n">IE_SW1</span> <span class="o">|</span> <span class="n">IE_IRQ0</span> <span class="o">|</span> <span class="n">IE_IRQ1</span> <span class="o">|</span>
		<span class="n">IE_IRQ2</span> <span class="o">|</span> <span class="n">IE_IRQ3</span> <span class="o">|</span> <span class="n">IE_IRQ4</span> <span class="o">|</span> <span class="n">IE_IRQ5</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/* tell oprofile which irq to use */</span>
	<span class="n">cp0_perfcount_irq</span> <span class="o">=</span> <span class="n">LTQ_PERF_IRQ</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">get_c0_compare_int</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">CP0_LEGACY_COMPARE_IRQ</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">__initdata</span> <span class="n">of_irq_ids</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;lantiq,icu&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">icu_of_init</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">arch_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">of_irq_init</span><span class="p">(</span><span class="n">of_irq_ids</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
