# 4-Stage Pipelined Processor in Verilog

This project implements a simple 4-stage pipelined processor using Verilog HDL and simulates it with a testbench.

## Files
- `pipeline.v` – Processor logic
- `tb.v` – Testbench for simulation
- `waveform.png` – Output waveform (EPWave)

## Tools Used
- EDA Playground (https://edaplayground.com/)
- Icarus Verilog
- EPWave Viewer
- https://edaplayground.com/x/PKZQ#share-tab

## Sample Waveform
![Waveform](waveform.png)
