;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; FSK_Out
FSK_Out__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
FSK_Out__0__MASK EQU 0x02
FSK_Out__0__PC EQU CYREG_PRT0_PC1
FSK_Out__0__PORT EQU 0
FSK_Out__0__SHIFT EQU 1
FSK_Out__AG EQU CYREG_PRT0_AG
FSK_Out__AMUX EQU CYREG_PRT0_AMUX
FSK_Out__BIE EQU CYREG_PRT0_BIE
FSK_Out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FSK_Out__BYP EQU CYREG_PRT0_BYP
FSK_Out__CTL EQU CYREG_PRT0_CTL
FSK_Out__DM0 EQU CYREG_PRT0_DM0
FSK_Out__DM1 EQU CYREG_PRT0_DM1
FSK_Out__DM2 EQU CYREG_PRT0_DM2
FSK_Out__DR EQU CYREG_PRT0_DR
FSK_Out__INP_DIS EQU CYREG_PRT0_INP_DIS
FSK_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FSK_Out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FSK_Out__LCD_EN EQU CYREG_PRT0_LCD_EN
FSK_Out__MASK EQU 0x02
FSK_Out__PORT EQU 0
FSK_Out__PRT EQU CYREG_PRT0_PRT
FSK_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FSK_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FSK_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FSK_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FSK_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FSK_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FSK_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FSK_Out__PS EQU CYREG_PRT0_PS
FSK_Out__SHIFT EQU 1
FSK_Out__SLW EQU CYREG_PRT0_SLW

; LEDTest
LEDTest__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
LEDTest__0__MASK EQU 0x80
LEDTest__0__PC EQU CYREG_PRT3_PC7
LEDTest__0__PORT EQU 3
LEDTest__0__SHIFT EQU 7
LEDTest__AG EQU CYREG_PRT3_AG
LEDTest__AMUX EQU CYREG_PRT3_AMUX
LEDTest__BIE EQU CYREG_PRT3_BIE
LEDTest__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LEDTest__BYP EQU CYREG_PRT3_BYP
LEDTest__CTL EQU CYREG_PRT3_CTL
LEDTest__DM0 EQU CYREG_PRT3_DM0
LEDTest__DM1 EQU CYREG_PRT3_DM1
LEDTest__DM2 EQU CYREG_PRT3_DM2
LEDTest__DR EQU CYREG_PRT3_DR
LEDTest__INP_DIS EQU CYREG_PRT3_INP_DIS
LEDTest__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LEDTest__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LEDTest__LCD_EN EQU CYREG_PRT3_LCD_EN
LEDTest__MASK EQU 0x80
LEDTest__PORT EQU 3
LEDTest__PRT EQU CYREG_PRT3_PRT
LEDTest__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LEDTest__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LEDTest__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LEDTest__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LEDTest__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LEDTest__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LEDTest__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LEDTest__PS EQU CYREG_PRT3_PS
LEDTest__SHIFT EQU 7
LEDTest__SLW EQU CYREG_PRT3_SLW

; LowFHigh
LowFHigh__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
LowFHigh__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
LowFHigh__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
LowFHigh__CFG2_SRC_SEL_MASK EQU 0x07
LowFHigh__INDEX EQU 0x00
LowFHigh__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LowFHigh__PM_ACT_MSK EQU 0x01
LowFHigh__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LowFHigh__PM_STBY_MSK EQU 0x01

; LowFLow
LowFLow__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
LowFLow__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
LowFLow__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
LowFLow__CFG2_SRC_SEL_MASK EQU 0x07
LowFLow__INDEX EQU 0x01
LowFLow__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LowFLow__PM_ACT_MSK EQU 0x02
LowFLow__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LowFLow__PM_STBY_MSK EQU 0x02

; LowFPwm
LowFPwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
LowFPwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
LowFPwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
LowFPwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
LowFPwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
LowFPwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
LowFPwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
LowFPwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
LowFPwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
LowFPwm_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
LowFPwm_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
LowFPwm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
LowFPwm_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
LowFPwm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
LowFPwm_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
LowFPwm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
LowFPwm_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
LowFPwm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LowFPwm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LowFPwm_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
LowFPwm_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
LowFPwm_PWMUDB_genblk8_stsreg__0__POS EQU 0
LowFPwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
LowFPwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
LowFPwm_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
LowFPwm_PWMUDB_genblk8_stsreg__2__POS EQU 2
LowFPwm_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
LowFPwm_PWMUDB_genblk8_stsreg__3__POS EQU 3
LowFPwm_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
LowFPwm_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
LowFPwm_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LowFPwm_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LowFPwm_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
LowFPwm_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
LowFPwm_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
LowFPwm_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
LowFPwm_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
LowFPwm_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
LowFPwm_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
LowFPwm_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
LowFPwm_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
LowFPwm_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
LowFPwm_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
LowFPwm_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
LowFPwm_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
LowFPwm_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
LowFPwm_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
LowFPwm_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
LowFPwm_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
LowFPwm_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
LowFPwm_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
LowFPwm_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
LowFPwm_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
LowFPwm_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LowFPwm_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LowFPwm_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
LowFPwm_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
LowFPwm_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
LowFPwm_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
LowFPwm_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LowFPwm_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
LowFPwm_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
LowFPwm_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
LowFPwm_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
LowFPwm_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
LowFPwm_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
LowFPwm_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
LowFPwm_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
LowFPwm_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LowFPwm_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
LowFPwm_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
LowFPwm_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1

; MuxSelOut
MuxSelOut__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
MuxSelOut__0__MASK EQU 0x04
MuxSelOut__0__PC EQU CYREG_PRT0_PC2
MuxSelOut__0__PORT EQU 0
MuxSelOut__0__SHIFT EQU 2
MuxSelOut__AG EQU CYREG_PRT0_AG
MuxSelOut__AMUX EQU CYREG_PRT0_AMUX
MuxSelOut__BIE EQU CYREG_PRT0_BIE
MuxSelOut__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MuxSelOut__BYP EQU CYREG_PRT0_BYP
MuxSelOut__CTL EQU CYREG_PRT0_CTL
MuxSelOut__DM0 EQU CYREG_PRT0_DM0
MuxSelOut__DM1 EQU CYREG_PRT0_DM1
MuxSelOut__DM2 EQU CYREG_PRT0_DM2
MuxSelOut__DR EQU CYREG_PRT0_DR
MuxSelOut__INP_DIS EQU CYREG_PRT0_INP_DIS
MuxSelOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MuxSelOut__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MuxSelOut__LCD_EN EQU CYREG_PRT0_LCD_EN
MuxSelOut__MASK EQU 0x04
MuxSelOut__PORT EQU 0
MuxSelOut__PRT EQU CYREG_PRT0_PRT
MuxSelOut__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MuxSelOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MuxSelOut__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MuxSelOut__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MuxSelOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MuxSelOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MuxSelOut__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MuxSelOut__PS EQU CYREG_PRT0_PS
MuxSelOut__SHIFT EQU 2
MuxSelOut__SLW EQU CYREG_PRT0_SLW

; OneInt
OneInt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
OneInt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
OneInt__INTC_MASK EQU 0x01
OneInt__INTC_NUMBER EQU 0
OneInt__INTC_PRIOR_NUM EQU 7
OneInt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
OneInt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
OneInt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ZeroInt
ZeroInt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ZeroInt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ZeroInt__INTC_MASK EQU 0x02
ZeroInt__INTC_NUMBER EQU 1
ZeroInt__INTC_PRIOR_NUM EQU 7
ZeroInt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ZeroInt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ZeroInt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ZeroPwm
ZeroPwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ZeroPwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ZeroPwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ZeroPwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ZeroPwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ZeroPwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ZeroPwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ZeroPwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ZeroPwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ZeroPwm_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
ZeroPwm_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
ZeroPwm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ZeroPwm_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
ZeroPwm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ZeroPwm_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
ZeroPwm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ZeroPwm_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
ZeroPwm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ZeroPwm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ZeroPwm_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
ZeroPwm_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
ZeroPwm_PWMUDB_genblk8_stsreg__0__POS EQU 0
ZeroPwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ZeroPwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
ZeroPwm_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
ZeroPwm_PWMUDB_genblk8_stsreg__2__POS EQU 2
ZeroPwm_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
ZeroPwm_PWMUDB_genblk8_stsreg__3__POS EQU 3
ZeroPwm_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
ZeroPwm_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
ZeroPwm_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ZeroPwm_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ZeroPwm_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ZeroPwm_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
ZeroPwm_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
ZeroPwm_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
ZeroPwm_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
ZeroPwm_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
ZeroPwm_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
ZeroPwm_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
ZeroPwm_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ZeroPwm_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
ZeroPwm_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
ZeroPwm_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
ZeroPwm_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
ZeroPwm_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
ZeroPwm_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
ZeroPwm_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
ZeroPwm_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
ZeroPwm_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ZeroPwm_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
ZeroPwm_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
ZeroPwm_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
ZeroPwm_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
ZeroPwm_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
ZeroPwm_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
ZeroPwm_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
ZeroPwm_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ZeroPwm_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
ZeroPwm_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
ZeroPwm_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
ZeroPwm_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
ZeroPwm_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
ZeroPwm_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
ZeroPwm_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
ZeroPwm_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
ZeroPwm_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ZeroPwm_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
ZeroPwm_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
ZeroPwm_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
ZeroPwm_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ZeroPwm_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; muxSelect2
muxSelect2__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
muxSelect2__0__MASK EQU 0x01
muxSelect2__0__PC EQU CYREG_PRT0_PC0
muxSelect2__0__PORT EQU 0
muxSelect2__0__SHIFT EQU 0
muxSelect2__AG EQU CYREG_PRT0_AG
muxSelect2__AMUX EQU CYREG_PRT0_AMUX
muxSelect2__BIE EQU CYREG_PRT0_BIE
muxSelect2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
muxSelect2__BYP EQU CYREG_PRT0_BYP
muxSelect2__CTL EQU CYREG_PRT0_CTL
muxSelect2__DM0 EQU CYREG_PRT0_DM0
muxSelect2__DM1 EQU CYREG_PRT0_DM1
muxSelect2__DM2 EQU CYREG_PRT0_DM2
muxSelect2__DR EQU CYREG_PRT0_DR
muxSelect2__INP_DIS EQU CYREG_PRT0_INP_DIS
muxSelect2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
muxSelect2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
muxSelect2__LCD_EN EQU CYREG_PRT0_LCD_EN
muxSelect2__MASK EQU 0x01
muxSelect2__PORT EQU 0
muxSelect2__PRT EQU CYREG_PRT0_PRT
muxSelect2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
muxSelect2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
muxSelect2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
muxSelect2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
muxSelect2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
muxSelect2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
muxSelect2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
muxSelect2__PS EQU CYREG_PRT0_PS
muxSelect2__SHIFT EQU 0
muxSelect2__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
