TimeQuest Timing Analyzer report for AXI_PROJECT
Tue Nov 11 11:36:50 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ACLK'
 12. Slow Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 13. Slow Model Setup: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 14. Slow Model Setup: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 15. Slow Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'
 16. Slow Model Hold: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 17. Slow Model Hold: 'ACLK'
 18. Slow Model Hold: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 19. Slow Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'
 20. Slow Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 21. Slow Model Minimum Pulse Width: 'ACLK'
 22. Slow Model Minimum Pulse Width: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 23. Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 24. Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'
 25. Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'ACLK'
 36. Fast Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 37. Fast Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'
 38. Fast Model Setup: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 39. Fast Model Setup: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 40. Fast Model Hold: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 41. Fast Model Hold: 'ACLK'
 42. Fast Model Hold: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 43. Fast Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'
 44. Fast Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 45. Fast Model Minimum Pulse Width: 'ACLK'
 46. Fast Model Minimum Pulse Width: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 47. Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 48. Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'
 49. Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; AXI_PROJECT                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ACLK                                                                                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ACLK }                                                                                                                                      ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] } ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR }                                                            ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT }                                                           ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR }                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                            ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                                ; Note                    ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; INF MHz    ; 170.71 MHz      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; limit due to hold check ;
; 159.21 MHz ; 159.21 MHz      ; ACLK                                                                                                                                      ;                         ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                      ; -5.281 ; -915.139      ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -2.278 ; -20.509       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -1.065 ; -5.310        ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.825 ; -4.616        ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; -0.742 ; -6.595        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -2.929 ; -19.926       ;
; ACLK                                                                                                                                      ; -2.555 ; -96.034       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.083  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; 0.526  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.877  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                      ; -1.627 ; -644.288      ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ACLK'                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.281 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[0]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.348      ;
; -5.239 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.306      ;
; -5.187 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[6]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.254      ;
; -5.172 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[9]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.239      ;
; -5.163 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[7]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.230      ;
; -5.127 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[14] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.030      ; 6.193      ;
; -5.091 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[15] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.158      ;
; -5.089 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[8]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.156      ;
; -5.071 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[16] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.138      ;
; -5.052 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[0]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.119      ;
; -5.038 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.105      ;
; -5.018 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 6.057      ;
; -5.018 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.085      ;
; -4.994 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[18] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 6.033      ;
; -4.981 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[18] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.048      ;
; -4.980 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[10] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.047      ;
; -4.980 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[4]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.047      ;
; -4.962 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[16] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 6.001      ;
; -4.949 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[16] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 6.016      ;
; -4.925 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.992      ;
; -4.914 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[17] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.953      ;
; -4.901 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[17] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.968      ;
; -4.878 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[20] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.917      ;
; -4.814 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[25] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2] ; ACLK         ; ACLK        ; 1.000        ; 0.034      ; 5.884      ;
; -4.794 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[9]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.861      ;
; -4.787 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[10] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.854      ;
; -4.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[13] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.849      ;
; -4.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[0]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.849      ;
; -4.772 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[3]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.810      ;
; -4.771 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[5]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.838      ;
; -4.764 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[11] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.831      ;
; -4.761 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[23] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.828      ;
; -4.753 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[31] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.034      ; 5.823      ;
; -4.745 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[17] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.812      ;
; -4.725 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[20] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.792      ;
; -4.721 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[8]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.788      ;
; -4.718 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[6]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.785      ;
; -4.718 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[5]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.785      ;
; -4.714 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.781      ;
; -4.713 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[18] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.780      ;
; -4.698 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[7]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.765      ;
; -4.697 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[12] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6] ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 5.758      ;
; -4.690 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[7]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.757      ;
; -4.686 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.725      ;
; -4.674 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[0]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6] ; ACLK         ; ACLK        ; 1.000        ; 0.026      ; 5.736      ;
; -4.654 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[20] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.721      ;
; -4.647 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[28] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.034      ; 5.717      ;
; -4.633 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[21] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.700      ;
; -4.627 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[8]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6] ; ACLK         ; ACLK        ; 1.000        ; 0.026      ; 5.689      ;
; -4.624 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6] ; ACLK         ; ACLK        ; 1.000        ; 0.026      ; 5.686      ;
; -4.613 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[29] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.034      ; 5.683      ;
; -4.597 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[19] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.664      ;
; -4.573 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[9]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.612      ;
; -4.561 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[25] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.034      ; 5.631      ;
; -4.557 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[12] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.030      ; 5.623      ;
; -4.556 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[13] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6] ; ACLK         ; ACLK        ; 1.000        ; 0.026      ; 5.618      ;
; -4.536 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[9]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.575      ;
; -4.535 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[14] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6] ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 5.596      ;
; -4.531 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[1]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.598      ;
; -4.529 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[10] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.568      ;
; -4.528 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[8]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.595      ;
; -4.525 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[0]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.564      ;
; -4.518 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[24] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2] ; ACLK         ; ACLK        ; 1.000        ; 0.034      ; 5.588      ;
; -4.509 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[21] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.576      ;
; -4.508 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[2]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6] ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 5.541      ;
; -4.508 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[23] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.575      ;
; -4.504 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[29] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.034      ; 5.574      ;
; -4.483 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[13] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.550      ;
; -4.479 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[16] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6] ; ACLK         ; ACLK        ; 1.000        ; 0.026      ; 5.541      ;
; -4.477 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[2]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.515      ;
; -4.474 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[31] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1] ; ACLK         ; ACLK        ; 1.000        ; 0.034      ; 5.544      ;
; -4.473 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[19] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.540      ;
; -4.472 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[7]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.511      ;
; -4.467 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[30] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1] ; ACLK         ; ACLK        ; 1.000        ; 0.034      ; 5.537      ;
; -4.466 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[27] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.034      ; 5.536      ;
; -4.460 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[15] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.527      ;
; -4.455 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[11] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6] ; ACLK         ; ACLK        ; 1.000        ; 0.026      ; 5.517      ;
; -4.452 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[25] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.034      ; 5.522      ;
; -4.445 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[23] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.484      ;
; -4.440 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[7]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.479      ;
; -4.432 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[0]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.470      ;
; -4.426 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|opcode[0]    ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7] ; ACLK         ; ACLK        ; 1.000        ; -0.026     ; 5.436      ;
; -4.426 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[31] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.034      ; 5.496      ;
; -4.419 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[30] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.034      ; 5.489      ;
; -4.418 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[14] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.030      ; 5.484      ;
; -4.412 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[9]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6] ; ACLK         ; ACLK        ; 1.000        ; 0.026      ; 5.474      ;
; -4.411 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[17] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.478      ;
; -4.405 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[0]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.472      ;
; -4.400 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[12] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2] ; ACLK         ; ACLK        ; 1.000        ; 0.030      ; 5.466      ;
; -4.394 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[4]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.461      ;
; -4.391 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[25] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0] ; ACLK         ; ACLK        ; 1.000        ; 0.006      ; 5.433      ;
; -4.391 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[20] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.458      ;
; -4.390 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[17] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6] ; ACLK         ; ACLK        ; 1.000        ; 0.026      ; 5.452      ;
; -4.389 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[6]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.456      ;
; -4.383 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[10] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6] ; ACLK         ; ACLK        ; 1.000        ; 0.026      ; 5.445      ;
; -4.382 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[11] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.449      ;
; -4.381 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[10] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.420      ;
; -4.379 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[18] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1] ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 5.446      ;
; -4.378 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[1]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.417      ;
; -4.370 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[0]  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7] ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.409      ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                            ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -2.278 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.454      ; 2.409      ;
; -2.257 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.454      ; 2.388      ;
; -2.162 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.581      ; 2.269      ;
; -2.158 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.599      ; 2.275      ;
; -2.145 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.581      ; 2.252      ;
; -2.138 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.599      ; 2.255      ;
; -2.137 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[4]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.849      ; 2.541      ;
; -2.136 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.599      ; 2.253      ;
; -2.135 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.693      ; 2.224      ;
; -2.135 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.599      ; 2.252      ;
; -2.117 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.582      ; 2.254      ;
; -2.099 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.582      ; 2.236      ;
; -2.023 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.693      ; 2.112      ;
; -2.021 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.713      ; 2.410      ;
; -1.973 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[3]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.721      ; 2.371      ;
; -1.971 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.565      ; 2.059      ;
; -1.971 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.446      ; 2.093      ;
; -1.940 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[2]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.848      ; 2.314      ;
; -1.904 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.573      ; 1.998      ;
; -1.840 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[30]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.830      ; 2.193      ;
; -1.772 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.573      ; 1.866      ;
; -1.768 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[31]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.838      ; 2.127      ;
; -1.729 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.446      ; 1.851      ;
; -1.729 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.565      ; 1.817      ;
; -1.664 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[8]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.960      ; 2.020      ;
; -1.608 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[5]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.866      ; 1.992      ;
; -1.607 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.446      ; 1.730      ;
; -1.604 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[6]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.866      ; 1.988      ;
; -1.484 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.446      ; 1.607      ;
; -1.335 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[9]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.713      ; 1.725      ;
; -1.125 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.708      ; 1.509      ;
; -1.103 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.708      ; 1.487      ;
; -1.096 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.721      ; 1.494      ;
; -1.041 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.841      ; 1.408      ;
; -1.003 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.841      ; 1.370      ;
; -0.992 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.866      ; 1.376      ;
; -0.992 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.866      ; 1.376      ;
; -0.981 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.866      ; 1.365      ;
; -0.977 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.866      ; 1.361      ;
; -0.961 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.842      ; 1.358      ;
; -0.835 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.842      ; 1.232      ;
; -0.700 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.721      ; 1.098      ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                           ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -1.065 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.314      ; 1.586      ;
; -0.867 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.203      ; 1.612      ;
; -0.860 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.203      ; 1.605      ;
; -0.855 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.213      ; 1.589      ;
; -0.850 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.202      ; 1.594      ;
; -0.813 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.214      ; 1.579      ;
; -0.793 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.314      ; 1.314      ;
; -0.784 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.387      ; 1.378      ;
; -0.755 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.276      ; 1.573      ;
; -0.638 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.203      ; 1.383      ;
; -0.629 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.202      ; 1.373      ;
; -0.602 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.276      ; 1.420      ;
; -0.593 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.286      ; 1.400      ;
; -0.593 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.275      ; 1.410      ;
; -0.571 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.276      ; 1.389      ;
; -0.548 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.214      ; 1.314      ;
; -0.539 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.213      ; 1.273      ;
; -0.525 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.287      ; 1.364      ;
; -0.463 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.275      ; 1.280      ;
; -0.428 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.276      ; 1.246      ;
; -0.399 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.203      ; 1.144      ;
; -0.376 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.387      ; 0.970      ;
; -0.159 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.286      ; 0.966      ;
; -0.124 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.287      ; 0.963      ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                    ; Launch Clock                                                                                                                              ; Latch Clock                                                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.825 ; CPU_ALU_Master:u_master1|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.643      ; 1.864      ;
; -0.813 ; CPU_ALU_Master:u_master1|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.531      ; 1.886      ;
; -0.773 ; CPU_ALU_Master:u_master1|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.527      ; 1.851      ;
; -0.759 ; CPU_ALU_Master:u_master0|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.643      ; 1.608      ;
; -0.743 ; CPU_ALU_Master:u_master1|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.643      ; 1.592      ;
; -0.575 ; CPU_ALU_Master:u_master0|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.650      ; 1.621      ;
; -0.523 ; CPU_ALU_Master:u_master0|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.528      ; 1.603      ;
; -0.520 ; CPU_ALU_Master:u_master1|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.528      ; 1.600      ;
; -0.508 ; CPU_ALU_Master:u_master0|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.534      ; 1.593      ;
; -0.507 ; CPU_ALU_Master:u_master1|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.533      ; 1.595      ;
; -0.499 ; CPU_ALU_Master:u_master0|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.538      ; 1.579      ;
; -0.327 ; CPU_ALU_Master:u_master0|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.535      ; 1.417      ;
; -0.211 ; CPU_ALU_Master:u_master0|M_AXI_araddr[8]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.535      ; 1.288      ;
; -0.205 ; CPU_ALU_Master:u_master0|M_AXI_araddr[9]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.534      ; 1.281      ;
; 1.510  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 4.339      ; 2.475      ;
; 1.525  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 4.228      ; 2.495      ;
; 1.549  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 4.223      ; 2.475      ;
; 1.925  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 4.339      ; 1.870      ;
; 2.010  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 4.339      ; 2.475      ;
; 2.025  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 4.228      ; 2.495      ;
; 2.049  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 4.223      ; 2.475      ;
; 2.162  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 4.224      ; 1.864      ;
; 2.207  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 4.227      ; 1.812      ;
; 2.425  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 4.339      ; 1.870      ;
; 2.463  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 4.229      ; 1.571      ;
; 2.471  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 4.228      ; 1.549      ;
; 2.662  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 4.224      ; 1.864      ;
; 2.707  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 4.227      ; 1.812      ;
; 2.963  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 4.229      ; 1.571      ;
; 2.971  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 4.228      ; 1.549      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                            ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -0.742 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.616      ; 0.884      ;
; -0.538 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.623      ; 0.712      ;
; -0.535 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.623      ; 0.709      ;
; -0.528 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.634      ; 0.713      ;
; -0.521 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.638      ; 0.710      ;
; -0.519 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.633      ; 0.708      ;
; -0.514 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.638      ; 0.712      ;
; -0.509 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.639      ; 0.703      ;
; -0.391 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[5] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.543      ; 0.573      ;
; -0.389 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[6] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.545      ; 0.573      ;
; -0.356 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[2] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.545      ; 0.573      ;
; -0.355 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[3] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.546      ; 0.573      ;
; -0.350 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[4] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.547      ; 0.573      ;
; -0.348 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[7] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.545      ; 0.573      ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                    ; Launch Clock                                                                                                                              ; Latch Clock                                                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.929 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 4.228      ; 1.549      ;
; -2.908 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 4.229      ; 1.571      ;
; -2.719 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 4.339      ; 1.870      ;
; -2.665 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 4.227      ; 1.812      ;
; -2.610 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 4.224      ; 1.864      ;
; -2.429 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 4.228      ; 1.549      ;
; -2.408 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 4.229      ; 1.571      ;
; -2.219 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 4.339      ; 1.870      ;
; -2.165 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 4.227      ; 1.812      ;
; -2.114 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 4.339      ; 2.475      ;
; -2.110 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 4.224      ; 1.864      ;
; -1.998 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 4.223      ; 2.475      ;
; -1.983 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 4.228      ; 2.495      ;
; -1.614 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 4.339      ; 2.475      ;
; -1.498 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 4.223      ; 2.475      ;
; -1.483 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 4.228      ; 2.495      ;
; 0.247  ; CPU_ALU_Master:u_master0|M_AXI_araddr[9]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.534      ; 1.281      ;
; 0.253  ; CPU_ALU_Master:u_master0|M_AXI_araddr[8]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.535      ; 1.288      ;
; 0.382  ; CPU_ALU_Master:u_master0|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.535      ; 1.417      ;
; 0.449  ; CPU_ALU_Master:u_master1|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.643      ; 1.592      ;
; 0.465  ; CPU_ALU_Master:u_master0|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.643      ; 1.608      ;
; 0.471  ; CPU_ALU_Master:u_master0|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.650      ; 1.621      ;
; 0.541  ; CPU_ALU_Master:u_master0|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.538      ; 1.579      ;
; 0.559  ; CPU_ALU_Master:u_master0|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.534      ; 1.593      ;
; 0.562  ; CPU_ALU_Master:u_master1|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.533      ; 1.595      ;
; 0.572  ; CPU_ALU_Master:u_master1|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.528      ; 1.600      ;
; 0.575  ; CPU_ALU_Master:u_master0|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.528      ; 1.603      ;
; 0.721  ; CPU_ALU_Master:u_master1|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.643      ; 1.864      ;
; 0.824  ; CPU_ALU_Master:u_master1|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.527      ; 1.851      ;
; 0.855  ; CPU_ALU_Master:u_master1|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.531      ; 1.886      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ACLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                               ; Launch Clock                                                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.555 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.696      ; 0.657      ;
; -2.553 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.694      ; 0.657      ;
; -2.544 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 0.657      ;
; -2.371 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_bready                                                                                                                 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 0.830      ;
; -2.370 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awvalid                                                                                                                ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 0.831      ;
; -2.096 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|write_addr_sent                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 1.105      ;
; -2.055 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 2.696      ; 0.657      ;
; -2.053 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 2.694      ; 0.657      ;
; -2.044 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 2.685      ; 0.657      ;
; -1.903 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wlast                                                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 1.298      ;
; -1.889 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master1|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.688      ; 1.315      ;
; -1.871 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_bready                                                                                                                 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 2.685      ; 0.830      ;
; -1.870 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awvalid                                                                                                                ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 2.685      ; 0.831      ;
; -1.835 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.692      ; 1.373      ;
; -1.717 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.694      ; 1.493      ;
; -1.635 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master0|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.688      ; 1.569      ;
; -1.596 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|write_addr_sent                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 2.685      ; 1.105      ;
; -1.403 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wlast                                                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 2.685      ; 1.298      ;
; -1.389 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master1|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.688      ; 1.315      ;
; -1.335 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 2.692      ; 1.373      ;
; -1.217 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 2.694      ; 1.493      ;
; -1.188 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master1|read_addr_sent                                                                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.688      ; 2.016      ;
; -1.135 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master0|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.688      ; 1.569      ;
; -0.988 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.IDLE                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.694      ; 2.222      ;
; -0.987 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.IDLE                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.694      ; 2.223      ;
; -0.967 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.689      ; 2.238      ;
; -0.928 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                          ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.956      ; 2.544      ;
; -0.912 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.693      ; 2.297      ;
; -0.911 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.688      ; 2.293      ;
; -0.893 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[15]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.697      ; 2.320      ;
; -0.893 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[23]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.697      ; 2.320      ;
; -0.893 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[14]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.697      ; 2.320      ;
; -0.893 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[12]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.697      ; 2.320      ;
; -0.893 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[20]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.697      ; 2.320      ;
; -0.893 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[11]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.697      ; 2.320      ;
; -0.893 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[19]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.697      ; 2.320      ;
; -0.893 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[18]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.697      ; 2.320      ;
; -0.893 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[13]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.697      ; 2.320      ;
; -0.893 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[21]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.697      ; 2.320      ;
; -0.889 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.692      ; 2.319      ;
; -0.888 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.692      ; 2.320      ;
; -0.878 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[4]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.697      ; 2.335      ;
; -0.878 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[5]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.697      ; 2.335      ;
; -0.878 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[7]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.697      ; 2.335      ;
; -0.878 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[6]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.697      ; 2.335      ;
; -0.878 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[3]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.697      ; 2.335      ;
; -0.878 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[2]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.697      ; 2.335      ;
; -0.874 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[7]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.693      ; 2.335      ;
; -0.873 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[9]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.693      ; 2.336      ;
; -0.870 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[8]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.693      ; 2.339      ;
; -0.845 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.691      ; 2.362      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[2]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[3]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[4]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[5]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[6]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[8]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[9]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[10]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[11]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[12]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[13]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[14]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[15]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.832 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[16]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.689      ; 2.373      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[17]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[18]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[19]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[20]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[21]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[22]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[23]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[24]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[25]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[26]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[27]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[28]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[29]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[30]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.821 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[31]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.691      ; 2.386      ;
; -0.818 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|M_AXI_arvalid                                                                                                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.688      ; 2.386      ;
; -0.817 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|read_addr_sent                                                                                                               ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.688      ; 2.387      ;
; -0.789 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wdata[6]                                                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.690      ; 2.417      ;
; -0.769 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.692      ; 2.439      ;
; -0.703 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave3_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.691      ; 2.504      ;
; -0.702 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[22]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.697      ; 2.511      ;
; -0.701 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.694      ; 2.509      ;
; -0.689 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master0|read_addr_sent                                                                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.694      ; 2.521      ;
; -0.688 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master1|read_addr_sent                                                                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.688      ; 2.016      ;
; -0.626 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave2|S_AXI_arready                                                                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.689      ; 2.579      ;
; -0.498 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.689      ; 2.707      ;
; -0.488 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.IDLE                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 2.694      ; 2.222      ;
; -0.487 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.IDLE                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 2.694      ; 2.223      ;
; -0.467 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.689      ; 2.238      ;
; -0.459 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.691      ; 2.748      ;
; -0.453 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.692      ; 2.755      ;
; -0.446 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[6]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.693      ; 2.763      ;
; -0.444 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|S_AXI_arready                                                                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.689      ; 2.761      ;
; -0.436 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4                                   ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.779      ; 2.827      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                           ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.083 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.387      ; 0.970      ;
; 0.176 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.287      ; 0.963      ;
; 0.180 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.286      ; 0.966      ;
; 0.441 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.203      ; 1.144      ;
; 0.470 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.276      ; 1.246      ;
; 0.491 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.387      ; 1.378      ;
; 0.500 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.314      ; 1.314      ;
; 0.505 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.275      ; 1.280      ;
; 0.560 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.213      ; 1.273      ;
; 0.577 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.287      ; 1.364      ;
; 0.600 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.214      ; 1.314      ;
; 0.613 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.276      ; 1.389      ;
; 0.614 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.286      ; 1.400      ;
; 0.635 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.275      ; 1.410      ;
; 0.644 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.276      ; 1.420      ;
; 0.671 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.202      ; 1.373      ;
; 0.680 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.203      ; 1.383      ;
; 0.772 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.314      ; 1.586      ;
; 0.797 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.276      ; 1.573      ;
; 0.865 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.214      ; 1.579      ;
; 0.876 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.213      ; 1.589      ;
; 0.892 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.202      ; 1.594      ;
; 0.902 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.203      ; 1.605      ;
; 0.909 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.203      ; 1.612      ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                            ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.526 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[4] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.547      ; 0.573      ;
; 0.527 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[3] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.546      ; 0.573      ;
; 0.528 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[7] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.545      ; 0.573      ;
; 0.528 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[6] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.545      ; 0.573      ;
; 0.528 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[2] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.545      ; 0.573      ;
; 0.530 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[5] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.543      ; 0.573      ;
; 0.564 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.639      ; 0.703      ;
; 0.572 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.638      ; 0.710      ;
; 0.574 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.638      ; 0.712      ;
; 0.575 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.633      ; 0.708      ;
; 0.579 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.634      ; 0.713      ;
; 0.586 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.623      ; 0.709      ;
; 0.589 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.623      ; 0.712      ;
; 0.768 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.616      ; 0.884      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                            ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.877 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.721      ; 1.098      ;
; 0.890 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.842      ; 1.232      ;
; 0.995 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.866      ; 1.361      ;
; 0.999 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.866      ; 1.365      ;
; 1.010 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.866      ; 1.376      ;
; 1.010 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.866      ; 1.376      ;
; 1.016 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.842      ; 1.358      ;
; 1.029 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.841      ; 1.370      ;
; 1.067 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.841      ; 1.408      ;
; 1.273 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.721      ; 1.494      ;
; 1.279 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.708      ; 1.487      ;
; 1.301 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.708      ; 1.509      ;
; 1.512 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[9]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.713      ; 1.725      ;
; 1.560 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[8]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.960      ; 2.020      ;
; 1.622 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[6]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.866      ; 1.988      ;
; 1.626 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[5]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.866      ; 1.992      ;
; 1.654 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.446      ; 1.600      ;
; 1.661 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.446      ; 1.607      ;
; 1.752 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.565      ; 1.817      ;
; 1.784 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.446      ; 1.730      ;
; 1.789 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[31]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.838      ; 2.127      ;
; 1.793 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.573      ; 1.866      ;
; 1.822 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.582      ; 1.904      ;
; 1.827 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.581      ; 1.908      ;
; 1.858 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.599      ; 1.957      ;
; 1.859 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.599      ; 1.958      ;
; 1.863 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[30]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.830      ; 2.193      ;
; 1.905 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.446      ; 1.851      ;
; 1.919 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.693      ; 2.112      ;
; 1.925 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.573      ; 1.998      ;
; 1.966 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[2]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.848      ; 2.314      ;
; 1.994 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.565      ; 2.059      ;
; 2.031 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.693      ; 2.224      ;
; 2.133 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.454      ; 2.087      ;
; 2.150 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[3]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.721      ; 2.371      ;
; 2.154 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.599      ; 2.253      ;
; 2.154 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.582      ; 2.236      ;
; 2.171 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.581      ; 2.252      ;
; 2.176 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.599      ; 2.275      ;
; 2.192 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[4]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.849      ; 2.541      ;
; 2.197 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.713      ; 2.410      ;
; 2.455 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.454      ; 2.409      ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ACLK'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a20~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                     ; Clock Edge ; Target                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|inclk[0]                                                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|inclk[0]                                                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|outclk                                                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|outclk                                                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|combout                                                                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|combout                                                                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|datab                                                                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|datab                                                                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]|datab                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]|datab                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]|datab                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]|datab                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Arbiter|Selected_Master[0]|regout                                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Arbiter|Selected_Master[0]|regout                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state.FETCH_INSTR|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state.FETCH_INSTR|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[2]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[2]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[30]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[30]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[31]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[31]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[4]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[4]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[5]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[5]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[6]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[6]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[7]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[7]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[8]|datab                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[8]|datab                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[9]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[9]|datad                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                           ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[2]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[2]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[3]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[3]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[4]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[4]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[5]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[5]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[6]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[6]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[7]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[7]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[0]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[0]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[1]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[1]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[7]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[7]|datac                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state.FETCH_INSTR|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state.FETCH_INSTR|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[5]|datab                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[5]|datab                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[7]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[7]|datac                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ARESETN       ; ACLK       ; 3.814 ; 3.814 ; Rise       ; ACLK            ;
; master0_start ; ACLK       ; 2.800 ; 2.800 ; Rise       ; ACLK            ;
; master1_start ; ACLK       ; 6.932 ; 6.932 ; Rise       ; ACLK            ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ARESETN       ; ACLK       ; 0.379  ; 0.379  ; Rise       ; ACLK            ;
; master0_start ; ACLK       ; -0.384 ; -0.384 ; Rise       ; ACLK            ;
; master1_start ; ACLK       ; -4.981 ; -4.981 ; Rise       ; ACLK            ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                         ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; master0_busy ; ACLK                                                                            ; 7.869 ; 7.869 ; Rise       ; ACLK                                                                            ;
; master0_done ; ACLK                                                                            ; 7.897 ; 7.897 ; Rise       ; ACLK                                                                            ;
; master1_busy ; ACLK                                                                            ; 7.346 ; 7.346 ; Rise       ; ACLK                                                                            ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 5.089 ;       ; Rise       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 5.089 ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; master0_busy ; ACLK                                                                            ; 7.869 ; 7.869 ; Rise       ; ACLK                                                                            ;
; master0_done ; ACLK                                                                            ; 7.768 ; 7.768 ; Rise       ; ACLK                                                                            ;
; master1_busy ; ACLK                                                                            ; 7.346 ; 7.346 ; Rise       ; ACLK                                                                            ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 5.089 ;       ; Rise       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 5.089 ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                      ; -1.781 ; -280.334      ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -0.774 ; -6.454        ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; -0.196 ; -1.233        ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.186 ; -0.783        ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -0.165 ; -0.599        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -1.658 ; -11.756       ;
; ACLK                                                                                                                                      ; -1.596 ; -121.048      ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.397  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; 0.700  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.810  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                      ; -1.627 ; -644.288      ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ACLK'                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.781 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[30]                   ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 2.748      ;
; -1.781 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[30]                   ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 2.748      ;
; -1.781 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[30]                   ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 2.748      ;
; -1.781 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[30]                   ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 2.748      ;
; -1.781 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[30]                   ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 2.748      ;
; -1.781 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[30]                   ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 2.748      ;
; -1.781 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[30]                   ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 2.748      ;
; -1.781 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[30]                   ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 2.748      ;
; -1.763 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[0]                                                    ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 2.820      ;
; -1.757 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]                                                    ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 2.814      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[9]                    ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.691      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[9]                    ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.691      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[9]                    ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.691      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[9]                    ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.691      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[9]                    ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.691      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[9]                    ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.691      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[9]                    ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.691      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[9]                    ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.691      ;
; -1.715 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[6]                                                    ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 2.772      ;
; -1.713 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]                    ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.672      ;
; -1.713 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]                    ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.672      ;
; -1.713 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]                    ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.672      ;
; -1.713 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]                    ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.672      ;
; -1.713 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]                    ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.672      ;
; -1.713 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]                    ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.672      ;
; -1.713 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]                    ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.672      ;
; -1.713 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]                    ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.672      ;
; -1.709 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[13]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.678      ;
; -1.709 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[13]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.678      ;
; -1.709 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[13]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.678      ;
; -1.709 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[13]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.678      ;
; -1.709 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[13]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.678      ;
; -1.709 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[13]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.678      ;
; -1.709 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[13]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.678      ;
; -1.709 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[13]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.678      ;
; -1.706 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[7]                                                    ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 2.763      ;
; -1.704 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]                                                    ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3] ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 2.761      ;
; -1.702 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[21]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.661      ;
; -1.702 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[21]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.661      ;
; -1.702 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[21]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.661      ;
; -1.702 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[21]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.661      ;
; -1.702 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[21]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.661      ;
; -1.702 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[21]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.661      ;
; -1.702 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[21]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.661      ;
; -1.702 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[21]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.661      ;
; -1.700 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[14]                                                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.024      ; 2.756      ;
; -1.699 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[17]                   ; ACLK         ; ACLK        ; 1.000        ; -0.069     ; 2.662      ;
; -1.699 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[17]                   ; ACLK         ; ACLK        ; 1.000        ; -0.069     ; 2.662      ;
; -1.699 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[17]                   ; ACLK         ; ACLK        ; 1.000        ; -0.069     ; 2.662      ;
; -1.699 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[17]                   ; ACLK         ; ACLK        ; 1.000        ; -0.069     ; 2.662      ;
; -1.699 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[17]                   ; ACLK         ; ACLK        ; 1.000        ; -0.069     ; 2.662      ;
; -1.699 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[17]                   ; ACLK         ; ACLK        ; 1.000        ; -0.069     ; 2.662      ;
; -1.699 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[17]                   ; ACLK         ; ACLK        ; 1.000        ; -0.069     ; 2.662      ;
; -1.699 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[17]                   ; ACLK         ; ACLK        ; 1.000        ; -0.069     ; 2.662      ;
; -1.698 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.657      ;
; -1.698 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.657      ;
; -1.698 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.657      ;
; -1.698 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.657      ;
; -1.698 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.657      ;
; -1.698 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.657      ;
; -1.698 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.657      ;
; -1.698 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.657      ;
; -1.692 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]                                                    ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 2.749      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[14]                   ; ACLK         ; ACLK        ; 1.000        ; -0.067     ; 2.656      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[14]                   ; ACLK         ; ACLK        ; 1.000        ; -0.067     ; 2.656      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[14]                   ; ACLK         ; ACLK        ; 1.000        ; -0.067     ; 2.656      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[14]                   ; ACLK         ; ACLK        ; 1.000        ; -0.067     ; 2.656      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[14]                   ; ACLK         ; ACLK        ; 1.000        ; -0.067     ; 2.656      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[14]                   ; ACLK         ; ACLK        ; 1.000        ; -0.067     ; 2.656      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[14]                   ; ACLK         ; ACLK        ; 1.000        ; -0.067     ; 2.656      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[14]                   ; ACLK         ; ACLK        ; 1.000        ; -0.067     ; 2.656      ;
; -1.690 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[20]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.659      ;
; -1.690 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[20]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.659      ;
; -1.690 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[20]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.659      ;
; -1.690 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[20]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.659      ;
; -1.690 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[20]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.659      ;
; -1.690 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[20]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.659      ;
; -1.690 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[20]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.659      ;
; -1.690 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[20]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.659      ;
; -1.689 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[9]                                                    ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4] ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 2.746      ;
; -1.688 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[16]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.647      ;
; -1.688 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[16]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.647      ;
; -1.688 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[16]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.647      ;
; -1.688 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[16]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.647      ;
; -1.688 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[16]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.647      ;
; -1.688 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[16]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.647      ;
; -1.688 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[16]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.647      ;
; -1.688 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[16]                   ; ACLK         ; ACLK        ; 1.000        ; -0.073     ; 2.647      ;
; -1.687 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[11]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.656      ;
; -1.687 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[8]                                                    ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5] ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 2.744      ;
; -1.687 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[11]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.656      ;
; -1.687 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[11]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.656      ;
; -1.687 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[11]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.656      ;
; -1.687 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[11]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.656      ;
; -1.687 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[11]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.656      ;
; -1.687 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[11]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.656      ;
; -1.687 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[11]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.656      ;
; -1.685 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[12]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.654      ;
; -1.685 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[12]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.654      ;
; -1.685 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[12]                   ; ACLK         ; ACLK        ; 1.000        ; -0.063     ; 2.654      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                            ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -0.774 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[4]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.264      ; 1.147      ;
; -0.715 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.208      ; 1.081      ;
; -0.702 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[30]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.248      ; 1.049      ;
; -0.690 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[3]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.213      ; 1.061      ;
; -0.684 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[2]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.263      ; 1.047      ;
; -0.659 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.280      ; 1.097      ;
; -0.656 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.280      ; 1.094      ;
; -0.635 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[31]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.254      ; 0.989      ;
; -0.615 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.330      ; 1.045      ;
; -0.610 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.395      ; 1.029      ;
; -0.608 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.340      ; 1.043      ;
; -0.605 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.340      ; 1.040      ;
; -0.604 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.340      ; 1.039      ;
; -0.593 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.331      ; 1.033      ;
; -0.593 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.330      ; 1.023      ;
; -0.592 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.340      ; 1.027      ;
; -0.591 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[8]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.328      ; 0.943      ;
; -0.580 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.318      ; 0.997      ;
; -0.572 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.395      ; 0.991      ;
; -0.571 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.331      ; 1.011      ;
; -0.530 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.275      ; 0.963      ;
; -0.526 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[5]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.273      ; 0.894      ;
; -0.523 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[6]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.273      ; 0.891      ;
; -0.511 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.324      ; 0.935      ;
; -0.447 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.318      ; 0.864      ;
; -0.443 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.324      ; 0.867      ;
; -0.431 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[9]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.208      ; 0.797      ;
; -0.403 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.275      ; 0.836      ;
; -0.372 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.275      ; 0.805      ;
; -0.343 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.203      ; 0.704      ;
; -0.338 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.213      ; 0.709      ;
; -0.330 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.203      ; 0.691      ;
; -0.302 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.257      ; 0.659      ;
; -0.301 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.275      ; 0.734      ;
; -0.288 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.257      ; 0.645      ;
; -0.288 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.273      ; 0.656      ;
; -0.286 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.273      ; 0.654      ;
; -0.284 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.258      ; 0.651      ;
; -0.267 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.273      ; 0.635      ;
; -0.267 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.273      ; 0.635      ;
; -0.201 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.258      ; 0.568      ;
; -0.173 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.213      ; 0.544      ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                            ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -0.196 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.134      ; 0.430      ;
; -0.111 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.139      ; 0.356      ;
; -0.108 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.140      ; 0.355      ;
; -0.102 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.149      ; 0.357      ;
; -0.099 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.149      ; 0.354      ;
; -0.096 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.148      ; 0.354      ;
; -0.094 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.150      ; 0.356      ;
; -0.091 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.151      ; 0.351      ;
; -0.067 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[5] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.115      ; 0.325      ;
; -0.064 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[6] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.117      ; 0.325      ;
; -0.054 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[2] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.117      ; 0.325      ;
; -0.053 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[3] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.118      ; 0.325      ;
; -0.049 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[4] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.119      ; 0.325      ;
; -0.049 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[7] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.117      ; 0.325      ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                    ; Launch Clock                                                                                                                              ; Latch Clock                                                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.186 ; CPU_ALU_Master:u_master1|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.648      ; 0.858      ;
; -0.179 ; CPU_ALU_Master:u_master1|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.583      ; 0.864      ;
; -0.161 ; CPU_ALU_Master:u_master1|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.582      ; 0.849      ;
; -0.151 ; CPU_ALU_Master:u_master1|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.648      ; 0.742      ;
; -0.146 ; CPU_ALU_Master:u_master0|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.649      ; 0.738      ;
; -0.084 ; CPU_ALU_Master:u_master0|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.655      ; 0.763      ;
; -0.053 ; CPU_ALU_Master:u_master1|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.585      ; 0.747      ;
; -0.053 ; CPU_ALU_Master:u_master1|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.583      ; 0.744      ;
; -0.050 ; CPU_ALU_Master:u_master0|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.589      ; 0.745      ;
; -0.042 ; CPU_ALU_Master:u_master0|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.590      ; 0.734      ;
; -0.042 ; CPU_ALU_Master:u_master0|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.584      ; 0.734      ;
; 0.045  ; CPU_ALU_Master:u_master0|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.587      ; 0.651      ;
; 0.087  ; CPU_ALU_Master:u_master0|M_AXI_araddr[8]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.587      ; 0.601      ;
; 0.091  ; CPU_ALU_Master:u_master0|M_AXI_araddr[9]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.586      ; 0.596      ;
; 1.326  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 2.254      ; 1.170      ;
; 1.329  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 2.318      ; 1.154      ;
; 1.344  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 2.252      ; 1.155      ;
; 1.525  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 2.318      ; 0.877      ;
; 1.630  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 2.253      ; 0.872      ;
; 1.670  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 2.253      ; 0.826      ;
; 1.759  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 2.254      ; 0.737      ;
; 1.767  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 2.255      ; 0.738      ;
; 1.826  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 2.254      ; 1.170      ;
; 1.829  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 2.318      ; 1.154      ;
; 1.844  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 2.252      ; 1.155      ;
; 2.025  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 2.318      ; 0.877      ;
; 2.130  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 2.253      ; 0.872      ;
; 2.170  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 2.253      ; 0.826      ;
; 2.259  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 2.254      ; 0.737      ;
; 2.267  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 2.255      ; 0.738      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                           ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -0.165 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.530      ; 0.634      ;
; -0.156 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.466      ; 0.724      ;
; -0.085 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.709      ; 0.733      ;
; -0.084 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.466      ; 0.651      ;
; -0.082 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.466      ; 0.650      ;
; -0.076 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.465      ; 0.643      ;
; -0.068 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.472      ; 0.640      ;
; -0.050 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.472      ; 0.632      ;
; -0.027 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.465      ; 0.594      ;
; -0.023 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.466      ; 0.590      ;
; -0.021 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.530      ; 0.490      ;
; -0.001 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.645      ; 0.748      ;
; 0.002  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.645      ; 0.744      ;
; 0.011  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.644      ; 0.735      ;
; 0.015  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.651      ; 0.736      ;
; 0.033  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.651      ; 0.728      ;
; 0.038  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.709      ; 0.610      ;
; 0.084  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.472      ; 0.488      ;
; 0.087  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.645      ; 0.659      ;
; 0.096  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.644      ; 0.650      ;
; 0.096  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.472      ; 0.486      ;
; 0.147  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.651      ; 0.614      ;
; 0.150  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.651      ; 0.601      ;
; 0.205  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.645      ; 0.542      ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                    ; Launch Clock                                                                                                                              ; Latch Clock                                                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.658 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 2.254      ; 0.737      ;
; -1.658 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 2.255      ; 0.738      ;
; -1.582 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 2.318      ; 0.877      ;
; -1.568 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 2.253      ; 0.826      ;
; -1.522 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 2.253      ; 0.872      ;
; -1.305 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 2.318      ; 1.154      ;
; -1.238 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 2.252      ; 1.155      ;
; -1.225 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 2.254      ; 1.170      ;
; -1.158 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 2.254      ; 0.737      ;
; -1.158 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 2.255      ; 0.738      ;
; -1.082 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 2.318      ; 0.877      ;
; -1.068 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 2.253      ; 0.826      ;
; -1.022 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 2.253      ; 0.872      ;
; -0.805 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 2.318      ; 1.154      ;
; -0.738 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 2.252      ; 1.155      ;
; -0.725 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 2.254      ; 1.170      ;
; 0.510  ; CPU_ALU_Master:u_master0|M_AXI_araddr[9]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.586      ; 0.596      ;
; 0.514  ; CPU_ALU_Master:u_master0|M_AXI_araddr[8]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.587      ; 0.601      ;
; 0.564  ; CPU_ALU_Master:u_master0|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.587      ; 0.651      ;
; 0.589  ; CPU_ALU_Master:u_master0|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.649      ; 0.738      ;
; 0.594  ; CPU_ALU_Master:u_master1|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.648      ; 0.742      ;
; 0.608  ; CPU_ALU_Master:u_master0|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.655      ; 0.763      ;
; 0.644  ; CPU_ALU_Master:u_master0|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.590      ; 0.734      ;
; 0.650  ; CPU_ALU_Master:u_master0|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.584      ; 0.734      ;
; 0.656  ; CPU_ALU_Master:u_master0|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.589      ; 0.745      ;
; 0.661  ; CPU_ALU_Master:u_master1|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.583      ; 0.744      ;
; 0.662  ; CPU_ALU_Master:u_master1|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.585      ; 0.747      ;
; 0.710  ; CPU_ALU_Master:u_master1|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.648      ; 0.858      ;
; 0.767  ; CPU_ALU_Master:u_master1|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.582      ; 0.849      ;
; 0.781  ; CPU_ALU_Master:u_master1|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.583      ; 0.864      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ACLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                               ; Launch Clock                                                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.596 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.670      ; 0.367      ;
; -1.594 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.668      ; 0.367      ;
; -1.586 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.660      ; 0.367      ;
; -1.537 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_bready                                                                                                                 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.660      ; 0.416      ;
; -1.536 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awvalid                                                                                                                ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.660      ; 0.417      ;
; -1.417 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|write_addr_sent                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.660      ; 0.536      ;
; -1.341 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wlast                                                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.660      ; 0.612      ;
; -1.293 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master1|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.661      ; 0.661      ;
; -1.281 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.666      ; 0.678      ;
; -1.242 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.668      ; 0.719      ;
; -1.185 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master0|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.661      ; 0.769      ;
; -1.096 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 1.670      ; 0.367      ;
; -1.094 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 1.668      ; 0.367      ;
; -1.086 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 1.660      ; 0.367      ;
; -1.037 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_bready                                                                                                                 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 1.660      ; 0.416      ;
; -1.036 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awvalid                                                                                                                ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 1.660      ; 0.417      ;
; -1.000 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master1|read_addr_sent                                                                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.661      ; 0.954      ;
; -0.951 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.IDLE                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.668      ; 1.010      ;
; -0.931 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.662      ; 1.024      ;
; -0.917 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|write_addr_sent                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 1.660      ; 0.536      ;
; -0.909 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.IDLE                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.668      ; 1.052      ;
; -0.908 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.661      ; 1.046      ;
; -0.890 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.665      ; 1.068      ;
; -0.889 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.665      ; 1.069      ;
; -0.879 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[9]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.667      ; 1.081      ;
; -0.879 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[7]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.667      ; 1.081      ;
; -0.875 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[8]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.667      ; 1.085      ;
; -0.869 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.664      ; 1.088      ;
; -0.860 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|M_AXI_arvalid                                                                                                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.661      ; 1.094      ;
; -0.858 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|read_addr_sent                                                                                                               ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.661      ; 1.096      ;
; -0.842 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.667      ; 1.118      ;
; -0.841 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wlast                                                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 1.660      ; 0.612      ;
; -0.838 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.665      ; 1.120      ;
; -0.826 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[15]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.671      ; 1.138      ;
; -0.826 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[23]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.671      ; 1.138      ;
; -0.826 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[14]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.671      ; 1.138      ;
; -0.826 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[12]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.671      ; 1.138      ;
; -0.826 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[20]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.671      ; 1.138      ;
; -0.826 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[11]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.671      ; 1.138      ;
; -0.826 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[19]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.671      ; 1.138      ;
; -0.826 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[18]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.671      ; 1.138      ;
; -0.826 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[13]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.671      ; 1.138      ;
; -0.826 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[21]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.671      ; 1.138      ;
; -0.808 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.668      ; 1.153      ;
; -0.807 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave3_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.664      ; 1.150      ;
; -0.796 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[4]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.670      ; 1.167      ;
; -0.796 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[5]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.670      ; 1.167      ;
; -0.796 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[7]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.670      ; 1.167      ;
; -0.796 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[6]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.670      ; 1.167      ;
; -0.796 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[3]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.670      ; 1.167      ;
; -0.796 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[2]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.670      ; 1.167      ;
; -0.793 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master1|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.661      ; 0.661      ;
; -0.792 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master0|read_addr_sent                                                                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.668      ; 1.169      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[2]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[3]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[4]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[5]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[6]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[8]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[9]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[10]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[11]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[12]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[13]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[14]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[15]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.782 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[16]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.663      ; 1.174      ;
; -0.781 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 1.666      ; 0.678      ;
; -0.779 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave2|S_AXI_arready                                                                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.662      ; 1.176      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[17]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[18]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[19]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[20]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[21]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[22]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[23]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[24]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[25]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[26]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[27]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[28]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[29]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[30]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[31]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.666      ; 1.186      ;
; -0.770 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wdata[6]                                                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.664      ; 1.187      ;
; -0.742 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 1.668      ; 0.719      ;
; -0.741 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[22]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.671      ; 1.223      ;
; -0.730 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.662      ; 1.225      ;
; -0.730 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4                                   ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.733      ; 1.282      ;
; -0.702 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                          ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.596      ; 1.187      ;
; -0.699 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.664      ; 1.258      ;
; -0.697 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.665      ; 1.261      ;
; -0.696 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[6]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.667      ; 1.264      ;
; -0.685 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master0|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.661      ; 0.769      ;
; -0.675 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|read_addr_sent                                                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.668      ; 1.286      ;
; -0.674 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.664      ; 1.283      ;
; -0.664 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|S_AXI_arready                                                                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.662      ; 1.291      ;
; -0.664 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg6                                   ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.733      ; 1.348      ;
; -0.664 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|S_AXI_rvalid                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.662      ; 1.291      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                           ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.397 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.645      ; 0.542      ;
; 0.401 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.709      ; 0.610      ;
; 0.450 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.651      ; 0.601      ;
; 0.460 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.530      ; 0.490      ;
; 0.463 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.651      ; 0.614      ;
; 0.506 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.644      ; 0.650      ;
; 0.514 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.645      ; 0.659      ;
; 0.514 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.472      ; 0.486      ;
; 0.516 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.472      ; 0.488      ;
; 0.524 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.709      ; 0.733      ;
; 0.577 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.651      ; 0.728      ;
; 0.585 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.651      ; 0.736      ;
; 0.591 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.644      ; 0.735      ;
; 0.599 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.645      ; 0.744      ;
; 0.603 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.645      ; 0.748      ;
; 0.604 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.530      ; 0.634      ;
; 0.624 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.466      ; 0.590      ;
; 0.629 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.465      ; 0.594      ;
; 0.660 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.472      ; 0.632      ;
; 0.668 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.472      ; 0.640      ;
; 0.678 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.465      ; 0.643      ;
; 0.684 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.466      ; 0.650      ;
; 0.685 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.466      ; 0.651      ;
; 0.758 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.466      ; 0.724      ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                            ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.700 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.151      ; 0.351      ;
; 0.705 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.149      ; 0.354      ;
; 0.706 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[4] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.119      ; 0.325      ;
; 0.706 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.150      ; 0.356      ;
; 0.706 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.148      ; 0.354      ;
; 0.707 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[3] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.118      ; 0.325      ;
; 0.708 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.149      ; 0.357      ;
; 0.708 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[7] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.117      ; 0.325      ;
; 0.708 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[6] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.117      ; 0.325      ;
; 0.708 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[2] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.117      ; 0.325      ;
; 0.710 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[5] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.115      ; 0.325      ;
; 0.715 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.140      ; 0.355      ;
; 0.717 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.139      ; 0.356      ;
; 0.796 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.134      ; 0.430      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                            ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.810 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.258      ; 0.568      ;
; 0.831 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.213      ; 0.544      ;
; 0.862 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.273      ; 0.635      ;
; 0.862 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.273      ; 0.635      ;
; 0.881 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.273      ; 0.654      ;
; 0.883 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.273      ; 0.656      ;
; 0.888 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.257      ; 0.645      ;
; 0.893 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.258      ; 0.651      ;
; 0.902 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.257      ; 0.659      ;
; 0.958 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.275      ; 0.733      ;
; 0.959 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.275      ; 0.734      ;
; 0.988 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.203      ; 0.691      ;
; 0.996 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.213      ; 0.709      ;
; 1.001 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.203      ; 0.704      ;
; 1.030 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.275      ; 0.805      ;
; 1.041 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.331      ; 0.872      ;
; 1.043 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.324      ; 0.867      ;
; 1.045 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.330      ; 0.875      ;
; 1.046 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.318      ; 0.864      ;
; 1.061 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.275      ; 0.836      ;
; 1.062 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.340      ; 0.902      ;
; 1.064 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.340      ; 0.904      ;
; 1.089 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[9]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.208      ; 0.797      ;
; 1.096 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.395      ; 0.991      ;
; 1.111 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.324      ; 0.935      ;
; 1.115 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[8]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.328      ; 0.943      ;
; 1.118 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[6]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.273      ; 0.891      ;
; 1.121 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[5]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.273      ; 0.894      ;
; 1.134 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.395      ; 1.029      ;
; 1.178 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.280      ; 0.958      ;
; 1.179 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.318      ; 0.997      ;
; 1.180 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.331      ; 1.011      ;
; 1.187 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.340      ; 1.027      ;
; 1.193 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.330      ; 1.023      ;
; 1.199 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.340      ; 1.039      ;
; 1.235 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[31]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.254      ; 0.989      ;
; 1.284 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[2]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.263      ; 1.047      ;
; 1.301 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[30]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.248      ; 1.049      ;
; 1.314 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.280      ; 1.094      ;
; 1.348 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[3]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.213      ; 1.061      ;
; 1.373 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.208      ; 1.081      ;
; 1.383 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[4]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.264      ; 1.147      ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ACLK'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a20~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                     ; Clock Edge ; Target                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|inclk[0]                                                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|inclk[0]                                                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|outclk                                                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|outclk                                                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|combout                                                                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|combout                                                                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|datab                                                                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|datab                                                                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]|datab                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]|datab                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]|datab                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]|datab                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Arbiter|Selected_Master[0]|regout                                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Arbiter|Selected_Master[0]|regout                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state.FETCH_INSTR|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state.FETCH_INSTR|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[2]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[2]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[30]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[30]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[31]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[31]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[4]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[4]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[5]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[5]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[6]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[6]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[7]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[7]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[8]|datab                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[8]|datab                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[9]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[9]|datad                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                           ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[2]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[2]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[3]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[3]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[4]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[4]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[5]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[5]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[6]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[6]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[7]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[7]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[0]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[0]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[1]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[1]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[7]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[7]|datac                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state.FETCH_INSTR|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state.FETCH_INSTR|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[5]|datab                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[5]|datab                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[7]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[7]|datac                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ARESETN       ; ACLK       ; 1.544 ; 1.544 ; Rise       ; ACLK            ;
; master0_start ; ACLK       ; 0.997 ; 0.997 ; Rise       ; ACLK            ;
; master1_start ; ACLK       ; 3.504 ; 3.504 ; Rise       ; ACLK            ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ARESETN       ; ACLK       ; 0.484  ; 0.484  ; Rise       ; ACLK            ;
; master0_start ; ACLK       ; 0.146  ; 0.146  ; Rise       ; ACLK            ;
; master1_start ; ACLK       ; -2.610 ; -2.610 ; Rise       ; ACLK            ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                         ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; master0_busy ; ACLK                                                                            ; 4.384 ; 4.384 ; Rise       ; ACLK                                                                            ;
; master0_done ; ACLK                                                                            ; 4.383 ; 4.383 ; Rise       ; ACLK                                                                            ;
; master1_busy ; ACLK                                                                            ; 4.104 ; 4.104 ; Rise       ; ACLK                                                                            ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 2.632 ;       ; Rise       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 2.632 ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; master0_busy ; ACLK                                                                            ; 4.384 ; 4.384 ; Rise       ; ACLK                                                                            ;
; master0_done ; ACLK                                                                            ; 4.307 ; 4.307 ; Rise       ; ACLK                                                                            ;
; master1_busy ; ACLK                                                                            ; 4.104 ; 4.104 ; Rise       ; ACLK                                                                            ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 2.632 ;       ; Rise       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 2.632 ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+
; Clock                                                                                                                                      ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                           ; -5.281   ; -2.929   ; N/A      ; N/A     ; -1.627              ;
;  ACLK                                                                                                                                      ; -5.281   ; -2.555   ; N/A      ; N/A     ; -1.627              ;
;  AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.825   ; -2.929   ; N/A      ; N/A     ; 0.500               ;
;  CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -2.278   ; 0.810    ; N/A      ; N/A     ; 0.500               ;
;  CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; -0.742   ; 0.526    ; N/A      ; N/A     ; 0.500               ;
;  CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -1.065   ; 0.083    ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                                                                            ; -952.169 ; -132.804 ; 0.0      ; 0.0     ; -644.288            ;
;  ACLK                                                                                                                                      ; -915.139 ; -121.048 ; N/A      ; N/A     ; -644.288            ;
;  AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -4.616   ; -19.926  ; N/A      ; N/A     ; 0.000               ;
;  CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -20.509  ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; -6.595   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -5.310   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ARESETN       ; ACLK       ; 3.814 ; 3.814 ; Rise       ; ACLK            ;
; master0_start ; ACLK       ; 2.800 ; 2.800 ; Rise       ; ACLK            ;
; master1_start ; ACLK       ; 6.932 ; 6.932 ; Rise       ; ACLK            ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ARESETN       ; ACLK       ; 0.484  ; 0.484  ; Rise       ; ACLK            ;
; master0_start ; ACLK       ; 0.146  ; 0.146  ; Rise       ; ACLK            ;
; master1_start ; ACLK       ; -2.610 ; -2.610 ; Rise       ; ACLK            ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                         ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; master0_busy ; ACLK                                                                            ; 7.869 ; 7.869 ; Rise       ; ACLK                                                                            ;
; master0_done ; ACLK                                                                            ; 7.897 ; 7.897 ; Rise       ; ACLK                                                                            ;
; master1_busy ; ACLK                                                                            ; 7.346 ; 7.346 ; Rise       ; ACLK                                                                            ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 5.089 ;       ; Rise       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 5.089 ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; master0_busy ; ACLK                                                                            ; 4.384 ; 4.384 ; Rise       ; ACLK                                                                            ;
; master0_done ; ACLK                                                                            ; 4.307 ; 4.307 ; Rise       ; ACLK                                                                            ;
; master1_busy ; ACLK                                                                            ; 4.104 ; 4.104 ; Rise       ; ACLK                                                                            ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 2.632 ;       ; Rise       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 2.632 ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                ; To Clock                                                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ACLK                                                                                                                                      ; ACLK                                                                                                                                      ; 4821     ; 0        ; 0        ; 0        ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK                                                                                                                                      ; 192      ; 216      ; 0        ; 0        ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK                                                                                                                                      ; 38       ; 48       ; 0        ; 0        ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK                                                                                                                                      ; 56       ; 70       ; 0        ; 0        ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK                                                                                                                                      ; 28       ; 34       ; 0        ; 0        ;
; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0        ; 0        ; 14       ; 0        ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0        ; 0        ; 8        ; 8        ;
; ACLK                                                                                                                                      ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0        ; 0        ; 48       ; 0        ;
; ACLK                                                                                                                                      ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; 0        ; 0        ; 14       ; 0        ;
; ACLK                                                                                                                                      ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0        ; 0        ; 24       ; 0        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                ; To Clock                                                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ACLK                                                                                                                                      ; ACLK                                                                                                                                      ; 4821     ; 0        ; 0        ; 0        ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK                                                                                                                                      ; 192      ; 216      ; 0        ; 0        ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK                                                                                                                                      ; 38       ; 48       ; 0        ; 0        ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK                                                                                                                                      ; 56       ; 70       ; 0        ; 0        ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK                                                                                                                                      ; 28       ; 34       ; 0        ; 0        ;
; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0        ; 0        ; 14       ; 0        ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0        ; 0        ; 8        ; 8        ;
; ACLK                                                                                                                                      ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0        ; 0        ; 48       ; 0        ;
; ACLK                                                                                                                                      ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; 0        ; 0        ; 14       ; 0        ;
; ACLK                                                                                                                                      ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0        ; 0        ; 24       ; 0        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 325   ; 325  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 11 11:36:42 2025
Info: Command: quartus_sta AXI_PROJECT -c AXI_PROJECT
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AXI_PROJECT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ACLK ACLK
    Info (332105): create_clock -period 1.000 -name CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT
    Info (332105): create_clock -period 1.000 -name AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]
    Info (332105): create_clock -period 1.000 -name CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR
    Info (332105): create_clock -period 1.000 -name CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.281
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.281      -915.139 ACLK 
    Info (332119):    -2.278       -20.509 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):    -1.065        -5.310 CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):    -0.825        -4.616 AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
    Info (332119):    -0.742        -6.595 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT 
Info (332146): Worst-case hold slack is -2.929
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.929       -19.926 AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
    Info (332119):    -2.555       -96.034 ACLK 
    Info (332119):     0.083         0.000 CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):     0.526         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT 
    Info (332119):     0.877         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -644.288 ACLK 
    Info (332119):     0.500         0.000 AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.781
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.781      -280.334 ACLK 
    Info (332119):    -0.774        -6.454 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):    -0.196        -1.233 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT 
    Info (332119):    -0.186        -0.783 AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
    Info (332119):    -0.165        -0.599 CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR 
Info (332146): Worst-case hold slack is -1.658
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.658       -11.756 AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
    Info (332119):    -1.596      -121.048 ACLK 
    Info (332119):     0.397         0.000 CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):     0.700         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT 
    Info (332119):     0.810         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -644.288 ACLK 
    Info (332119):     0.500         0.000 AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4641 megabytes
    Info: Processing ended: Tue Nov 11 11:36:50 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:02


