

================================================================
== Vitis HLS Report for 'sortList_Pipeline_VITIS_LOOP_38_1'
================================================================
* Date:           Wed Jul  5 23:25:23 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.778 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4101|     4101|  41.010 us|  41.010 us|  4101|  4101|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1  |     4099|     4099|         6|          2|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %trunc_ln"   --->   Operation 12 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [../include/madCpt.hpp:38]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.99ns)   --->   "%icmp_ln38 = icmp_eq  i12 %i_1, i12 2048" [../include/madCpt.hpp:38]   --->   Operation 19 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.54ns)   --->   "%add_ln38 = add i12 %i_1, i12 1" [../include/madCpt.hpp:38]   --->   Operation 21 'add' 'add_ln38' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split16, void %.preheader.preheader.exitStub" [../include/madCpt.hpp:38]   --->   Operation 22 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1_cast = zext i12 %i_1" [../include/madCpt.hpp:38]   --->   Operation 23 'zext' 'i_1_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i64 %data, i64 0, i64 %i_1_cast" [../include/madCpt.hpp:39]   --->   Operation 24 'getelementptr' 'data_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%dc = load i11 %data_addr" [../include/madCpt.hpp:39]   --->   Operation 25 'load' 'dc' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln38 = store i12 %add_ln38, i12 %i" [../include/madCpt.hpp:38]   --->   Operation 26 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.59>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%dc = load i11 %data_addr" [../include/madCpt.hpp:39]   --->   Operation 27 'load' 'dc' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486]   --->   Operation 28 'bitcast' 'data_V' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 29 'partselect' 'tmp_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i64 %data_V"   --->   Operation 30 'trunc' 'tmp_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %tmp_1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513]   --->   Operation 31 'zext' 'zext_ln513' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.63ns)   --->   "%add_ln513 = add i12 %zext_ln513, i12 3073" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513]   --->   Operation 32 'add' 'add_ln513' <Predicate = (!icmp_ln38)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513, i32 11"   --->   Operation 33 'bitselect' 'isNeg' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.63ns)   --->   "%sub_ln1364 = sub i11 1023, i11 %tmp_1"   --->   Operation 34 'sub' 'sub_ln1364' <Predicate = (!icmp_ln38)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i11 %sub_ln1364"   --->   Operation 35 'sext' 'sext_ln1364' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1364, i12 %add_ln513"   --->   Operation 36 'select' 'ush' <Predicate = (!icmp_ln38)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_2, i1 0"   --->   Operation 37 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 38 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i12 %ush"   --->   Operation 39 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 40 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 41 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 42 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 43 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp"   --->   Operation 44 'zext' 'zext_ln671' <Predicate = (isNeg)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i19 @_ssdm_op_PartSelect.i19.i137.i32.i32, i137 %r_V_1, i32 53, i32 71"   --->   Operation 45 'partselect' 'tmp_s' <Predicate = (!isNeg)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i19 %zext_ln671, i19 %tmp_s"   --->   Operation 46 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (2.16ns)   --->   "%result_V_2 = sub i19 0, i19 %val"   --->   Operation 47 'sub' 'result_V_2' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.42>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sub_ln40)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 48 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sub_ln40)   --->   "%result_V = select i1 %p_Result_s, i19 %result_V_2, i19 %val" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 49 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.16ns) (out node of the LUT)   --->   "%sub_ln40 = sub i19 %result_V, i19 %trunc_ln_read" [../include/madCpt.hpp:40]   --->   Operation 50 'sub' 'sub_ln40' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i19 %sub_ln40" [../include/madCpt.hpp:40]   --->   Operation 51 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%count_addr = getelementptr i32 %count, i64 0, i64 %zext_ln40" [../include/madCpt.hpp:40]   --->   Operation 52 'getelementptr' 'count_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 53 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (3.25ns)   --->   "%count_load = load i19 %count_addr" [../include/madCpt.hpp:40]   --->   Operation 54 'load' 'count_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409600> <RAM>
ST_4 : Operation 55 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln40" [../include/madCpt.hpp:40]   --->   Operation 55 'icmp' 'addr_cmp' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln40 = store i64 %zext_ln40, i64 %reuse_addr_reg" [../include/madCpt.hpp:40]   --->   Operation 56 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 57 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_5 : Operation 58 [1/2] (3.25ns)   --->   "%count_load = load i19 %count_addr" [../include/madCpt.hpp:40]   --->   Operation 58 'load' 'count_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409600> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln40)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %count_load" [../include/madCpt.hpp:40]   --->   Operation 59 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln40 = add i32 %reuse_select, i32 1" [../include/madCpt.hpp:40]   --->   Operation 60 'add' 'add_ln40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13]   --->   Operation 61 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i19 %count_addr" [../include/madCpt.hpp:40]   --->   Operation 62 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409600> <RAM>
ST_6 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 %add_ln40, i32 %reuse_reg" [../include/madCpt.hpp:40]   --->   Operation 63 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 0111100]
reuse_reg           (alloca           ) [ 0111111]
i                   (alloca           ) [ 0100000]
trunc_ln_read       (read             ) [ 0111100]
store_ln0           (store            ) [ 0000000]
store_ln0           (store            ) [ 0000000]
store_ln0           (store            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
i_1                 (load             ) [ 0000000]
specpipeline_ln0    (specpipeline     ) [ 0000000]
icmp_ln38           (icmp             ) [ 0111100]
empty               (speclooptripcount) [ 0000000]
add_ln38            (add              ) [ 0000000]
br_ln38             (br               ) [ 0000000]
i_1_cast            (zext             ) [ 0000000]
data_addr           (getelementptr    ) [ 0010000]
store_ln38          (store            ) [ 0000000]
dc                  (load             ) [ 0000000]
data_V              (bitcast          ) [ 0111100]
tmp_1               (partselect       ) [ 0000000]
tmp_2               (trunc            ) [ 0101000]
zext_ln513          (zext             ) [ 0000000]
add_ln513           (add              ) [ 0000000]
isNeg               (bitselect        ) [ 0101000]
sub_ln1364          (sub              ) [ 0000000]
sext_ln1364         (sext             ) [ 0000000]
ush                 (select           ) [ 0101000]
mantissa            (bitconcatenate   ) [ 0000000]
zext_ln15           (zext             ) [ 0000000]
sext_ln1340         (sext             ) [ 0000000]
zext_ln1340         (zext             ) [ 0000000]
r_V                 (lshr             ) [ 0000000]
r_V_1               (shl              ) [ 0000000]
tmp                 (bitselect        ) [ 0000000]
zext_ln671          (zext             ) [ 0000000]
tmp_s               (partselect       ) [ 0000000]
val                 (select           ) [ 0010100]
result_V_2          (sub              ) [ 0010100]
p_Result_s          (bitselect        ) [ 0000000]
result_V            (select           ) [ 0000000]
sub_ln40            (sub              ) [ 0000000]
zext_ln40           (zext             ) [ 0000000]
count_addr          (getelementptr    ) [ 0110011]
reuse_addr_reg_load (load             ) [ 0000000]
addr_cmp            (icmp             ) [ 0100010]
store_ln40          (store            ) [ 0000000]
reuse_reg_load      (load             ) [ 0000000]
count_load          (load             ) [ 0000000]
reuse_select        (select           ) [ 0000000]
add_ln40            (add              ) [ 0010001]
specloopname_ln13   (specloopname     ) [ 0000000]
store_ln40          (store            ) [ 0000000]
store_ln40          (store            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
ret_ln0             (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="count">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="reuse_addr_reg_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="reuse_reg_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="trunc_ln_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="19" slack="0"/>
<pin id="84" dir="0" index="1" bw="19" slack="0"/>
<pin id="85" dir="1" index="2" bw="19" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dc/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="count_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="19" slack="0"/>
<pin id="105" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_addr/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="19" slack="2"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="113" dir="0" index="4" bw="19" slack="2147483647"/>
<pin id="114" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="116" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="count_load/4 store_ln40/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="12" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_1_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln38_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="12" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln38_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_1_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln38_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="12" slack="0"/>
<pin id="155" dir="0" index="1" bw="12" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="data_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="0" index="3" bw="7" slack="0"/>
<pin id="167" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln513_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln513_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="11" slack="0"/>
<pin id="183" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="isNeg_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="12" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sub_ln1364_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="0"/>
<pin id="197" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln1364_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ush_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="11" slack="0"/>
<pin id="207" dir="0" index="2" bw="12" slack="0"/>
<pin id="208" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mantissa_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="54" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="52" slack="1"/>
<pin id="216" dir="0" index="3" bw="1" slack="0"/>
<pin id="217" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln15_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="54" slack="0"/>
<pin id="223" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sext_ln1340_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln1340_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="0"/>
<pin id="230" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="r_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="54" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="r_V_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="54" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="137" slack="0"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln671_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="19" slack="0"/>
<pin id="258" dir="0" index="1" bw="137" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="0" index="3" bw="8" slack="0"/>
<pin id="261" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="val_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="19" slack="0"/>
<pin id="270" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="result_V_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="19" slack="0"/>
<pin id="276" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_Result_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="2"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="result_V_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="19" slack="1"/>
<pin id="289" dir="0" index="2" bw="19" slack="1"/>
<pin id="290" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sub_ln40_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="19" slack="0"/>
<pin id="294" dir="0" index="1" bw="19" slack="3"/>
<pin id="295" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln40_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="19" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="reuse_addr_reg_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="3"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="addr_cmp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="19" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln40_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="19" slack="0"/>
<pin id="313" dir="0" index="1" bw="64" slack="3"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="reuse_reg_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="4"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="reuse_select_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="32" slack="0"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln40_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln40_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="32" slack="5"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/6 "/>
</bind>
</comp>

<comp id="336" class="1005" name="reuse_addr_reg_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="343" class="1005" name="reuse_reg_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="357" class="1005" name="trunc_ln_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="19" slack="3"/>
<pin id="359" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln38_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="366" class="1005" name="data_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="1"/>
<pin id="368" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="data_V_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="2"/>
<pin id="373" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_2_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="52" slack="1"/>
<pin id="378" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="381" class="1005" name="isNeg_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="386" class="1005" name="ush_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="1"/>
<pin id="388" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="391" class="1005" name="val_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="19" slack="1"/>
<pin id="393" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="396" class="1005" name="result_V_2_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="19" slack="1"/>
<pin id="398" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="result_V_2 "/>
</bind>
</comp>

<comp id="401" class="1005" name="count_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="19" slack="1"/>
<pin id="403" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="count_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="addr_cmp_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="412" class="1005" name="add_ln40_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="117"><net_src comp="101" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="133" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="157"><net_src comp="142" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="95" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="158" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="162" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="162" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="186" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="180" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="224"><net_src comp="212" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="221" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="221" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="228" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="232" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="238" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="58" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="271"><net_src comp="252" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="256" pin="4"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="297" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="297" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="108" pin="7"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="339"><net_src comp="70" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="346"><net_src comp="74" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="353"><net_src comp="78" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="360"><net_src comp="82" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="365"><net_src comp="136" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="88" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="374"><net_src comp="158" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="379"><net_src comp="172" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="384"><net_src comp="186" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="389"><net_src comp="204" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="394"><net_src comp="266" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="399"><net_src comp="273" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="404"><net_src comp="101" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="410"><net_src comp="305" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="415"><net_src comp="326" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="332" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: count | {6 }
 - Input state : 
	Port: sortList_Pipeline_VITIS_LOOP_38_1 : data | {1 2 }
	Port: sortList_Pipeline_VITIS_LOOP_38_1 : trunc_ln | {1 }
	Port: sortList_Pipeline_VITIS_LOOP_38_1 : count | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln38 : 2
		add_ln38 : 2
		br_ln38 : 3
		i_1_cast : 2
		data_addr : 3
		dc : 4
		store_ln38 : 3
	State 2
		data_V : 1
		tmp_1 : 2
		tmp_2 : 2
		zext_ln513 : 3
		add_ln513 : 4
		isNeg : 5
		sub_ln1364 : 3
		sext_ln1364 : 4
		ush : 6
	State 3
		zext_ln15 : 1
		zext_ln1340 : 1
		r_V : 2
		r_V_1 : 2
		tmp : 3
		zext_ln671 : 4
		tmp_s : 3
		val : 5
		result_V_2 : 6
	State 4
		result_V : 1
		sub_ln40 : 2
		zext_ln40 : 3
		count_addr : 4
		count_load : 5
		addr_cmp : 4
		store_ln40 : 4
	State 5
		reuse_select : 1
		add_ln40 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   lshr   |        r_V_fu_232        |    0    |   161   |
|----------|--------------------------|---------|---------|
|    shl   |       r_V_1_fu_238       |    0    |   161   |
|----------|--------------------------|---------|---------|
|          |        ush_fu_204        |    0    |    12   |
|  select  |        val_fu_266        |    0    |    19   |
|          |      result_V_fu_286     |    0    |    19   |
|          |    reuse_select_fu_319   |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |     sub_ln1364_fu_194    |    0    |    12   |
|    sub   |     result_V_2_fu_273    |    0    |    26   |
|          |      sub_ln40_fu_292     |    0    |    26   |
|----------|--------------------------|---------|---------|
|          |      add_ln38_fu_142     |    0    |    12   |
|    add   |     add_ln513_fu_180     |    0    |    12   |
|          |      add_ln40_fu_326     |    0    |    39   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln38_fu_136     |    0    |    12   |
|          |      addr_cmp_fu_305     |    0    |    29   |
|----------|--------------------------|---------|---------|
|   read   | trunc_ln_read_read_fu_82 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      i_1_cast_fu_148     |    0    |    0    |
|          |     zext_ln513_fu_176    |    0    |    0    |
|   zext   |     zext_ln15_fu_221     |    0    |    0    |
|          |    zext_ln1340_fu_228    |    0    |    0    |
|          |     zext_ln671_fu_252    |    0    |    0    |
|          |     zext_ln40_fu_297     |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_1_fu_162       |    0    |    0    |
|          |       tmp_s_fu_256       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       tmp_2_fu_172       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       isNeg_fu_186       |    0    |    0    |
| bitselect|        tmp_fu_244        |    0    |    0    |
|          |     p_Result_s_fu_279    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |    sext_ln1364_fu_200    |    0    |    0    |
|          |    sext_ln1340_fu_225    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|      mantissa_fu_212     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   572   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln40_reg_412   |   32   |
|   addr_cmp_reg_407   |    1   |
|  count_addr_reg_401  |   19   |
|    data_V_reg_371    |   64   |
|   data_addr_reg_366  |   11   |
|       i_reg_350      |   12   |
|   icmp_ln38_reg_362  |    1   |
|     isNeg_reg_381    |    1   |
|  result_V_2_reg_396  |   19   |
|reuse_addr_reg_reg_336|   64   |
|   reuse_reg_reg_343  |   32   |
|     tmp_2_reg_376    |   52   |
| trunc_ln_read_reg_357|   19   |
|      ush_reg_386     |   12   |
|      val_reg_391     |   19   |
+----------------------+--------+
|         Total        |   358  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_108 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   572  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   358  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   358  |   590  |
+-----------+--------+--------+--------+
