module main
  ports:
    in  clk 1bu
    in  rst 1bu
  signals:
    const_0  const 8bu = 5
    const_2  const 16bs = -12
    const_5  const 32bu = 1024
    t0_1     wire  16bs
    t1_3     wire  16bs
    t2_4     wire  32bu
    t3_6     wire  32bu
    varargs  reg   32bs
  process 0 main (stage=0, sequential)
    block entry
      t0_1 := convert(const_0)
      t1_3 := t0_1 + const_2
      t2_4 := convert(t1_3)
      t3_6 := t2_4 + const_5
      print "acc="%!d(string=t1_3)" wide="%!d(string=t3_6)"\n"
      return

