{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1481080586329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1481080586336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 22:16:26 2016 " "Processing started: Tue Dec  6 22:16:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1481080586336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1481080586336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p18240_top -c p18240_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off p18240_top -c p18240_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1481080586336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1481080586737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/regfile.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481080586931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p18240.sv 1 1 " "Found 1 design units, including 1 entities, in source file p18240.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p18240_top " "Found entity 1: p18240_top" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/p18240.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481080586943 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(23) " "Verilog HDL warning at memory.sv(23): extended using \"x\" or \"z\"" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/memory.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1481080586954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_simulation " "Found entity 1: memory_simulation" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/memory.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586955 ""} { "Info" "ISGN_ENTITY_NAME" "2 memorySystem " "Found entity 2: memorySystem" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/memory.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481080586955 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(49) " "Verilog HDL warning at library.sv(49): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1481080586966 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(73) " "Verilog HDL warning at library.sv(73): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1481080586966 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(95) " "Verilog HDL warning at library.sv(95): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1481080586966 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(118) " "Verilog HDL warning at library.sv(118): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1481080586966 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(143) " "Verilog HDL warning at library.sv(143): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1481080586967 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "library.sv(199) " "Verilog HDL information at library.sv(199): always construct contains both blocking and non-blocking assignments" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 199 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1481080586967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 12 12 " "Found 12 design units, including 12 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory256x16 " "Found entity 1: memory256x16" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586968 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory256x16_program " "Found entity 2: memory256x16_program" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586968 ""} { "Info" "ISGN_ENTITY_NAME" "3 tridrive " "Found entity 3: tridrive" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586968 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux4to1 " "Found entity 4: mux4to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586968 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux8to1 " "Found entity 5: mux8to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586968 ""} { "Info" "ISGN_ENTITY_NAME" "6 demux " "Found entity 6: demux" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586968 ""} { "Info" "ISGN_ENTITY_NAME" "7 register " "Found entity 7: register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586968 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter " "Found entity 8: counter" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586968 ""} { "Info" "ISGN_ENTITY_NAME" "9 range_check " "Found entity 9: range_check" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586968 ""} { "Info" "ISGN_ENTITY_NAME" "10 HEXtoSevenSegment " "Found entity 10: HEXtoSevenSegment" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586968 ""} { "Info" "ISGN_ENTITY_NAME" "11 SevenSegmentDigit " "Found entity 11: SevenSegmentDigit" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586968 ""} { "Info" "ISGN_ENTITY_NAME" "12 SevenSegmentControl " "Found entity 12: SevenSegmentControl" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/library.sv" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080586968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481080586968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 8 8 " "Found 8 design units, including 8 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cram " "Found entity 1: cram" {  } { { "cram.v" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/cram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080587019 ""} { "Info" "ISGN_ENTITY_NAME" "2 vram " "Found entity 2: vram" {  } { { "vram.v" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/vram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080587019 ""} { "Info" "ISGN_ENTITY_NAME" "3 display_controller " "Found entity 3: display_controller" {  } { { "display.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/display.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080587019 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_controller " "Found entity 4: vga_controller" {  } { { "display.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/display.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080587019 ""} { "Info" "ISGN_ENTITY_NAME" "5 color_LUT " "Found entity 5: color_LUT" {  } { { "display.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/display.sv" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080587019 ""} { "Info" "ISGN_ENTITY_NAME" "6 fake_char_memory " "Found entity 6: fake_char_memory" {  } { { "display.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/display.sv" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080587019 ""} { "Info" "ISGN_ENTITY_NAME" "7 character_rom " "Found entity 7: character_rom" {  } { { "display.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/display.sv" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080587019 ""} { "Info" "ISGN_ENTITY_NAME" "8 delay_cycles " "Found entity 8: delay_cycles" {  } { { "display.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/display.sv" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080587019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481080587019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/datapath.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080587032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481080587032 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlpath.sv(200) " "Verilog HDL warning at controlpath.sv(200): extended using \"x\" or \"z\"" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/controlpath.sv" 200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1481080587043 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlpath.sv(486) " "Verilog HDL warning at controlpath.sv(486): extended using \"x\" or \"z\"" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/controlpath.sv" 486 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1481080587043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/controlpath.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080587043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481080587043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481080587055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/alu.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481080587066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481080587066 ""}
{ "Error" "EVRFX_VERI_CANT_DECLARE_IMPLICIT_NET" "LEDR datapath.sv(115) " "Verilog HDL Object Declaration error at datapath.sv(115): can't declare implicit net \"LEDR\" because the current value of 'default_nettype is \"none\"" {  } { { "datapath.sv" "" { Text "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/datapath.sv" 115 0 0 } }  } 0 10162 "Verilog HDL Object Declaration error at %2!s!: can't declare implicit net \"%1!s!\" because the current value of 'default_nettype is \"none\"" 0 0 "" 0 -1 1481080587067 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/output_files/p18240_top.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/output_files/p18240_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1481080587138 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1481080587516 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec  6 22:16:27 2016 " "Processing ended: Tue Dec  6 22:16:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1481080587516 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1481080587516 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1481080587516 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1481080587516 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1481080588254 ""}
