INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab7_2_2/lab7_2_2.srcs/sources_1/imports/new/D_ff_with_synch_reset_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_with_synch_reset_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab7_2_2/lab7_2_2.srcs/sources_1/new/T_FF_heirarchal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_FF_heirarchal
INFO: [VRFC 10-2458] undeclared symbol D, assumed default net type wire [C:/Users/Tony/Desktop/lab7_2_2/lab7_2_2.srcs/sources_1/new/T_FF_heirarchal.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab7_2_2/lab7_2_2.srcs/sources_1/imports/new/one_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab7_2_2/lab7_2_2.srcs/sources_1/imports/new/eight_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_counter
