#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Oct 20 17:05:46 2017
# Process ID: 9980
# Current directory: C:/Users/ongwk/Desktop/EE2020-Design-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11704 C:\Users\ongwk\Desktop\EE2020-Design-Project\audio_effects.xpr
# Log file: C:/Users/ongwk/Desktop/EE2020-Design-Project/vivado.log
# Journal file: C:/Users/ongwk/Desktop/EE2020-Design-Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ongwk/Downloads/hello_data.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 814.246 ; gain = 151.301
update_compile_order -fileset sources_1
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/ongwk/Downloads/hello_data.coe 
. IP 'hello_ROM'
INFO: [IP_Flow 19-3438] Customization errors found on 'hello_ROM'. Restoring to previous valid configuration.
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/ongwk/Downloads/hello_data.coe 
. IP 'hello_ROM'
INFO: [IP_Flow 19-3447] Customization errors found during restoring IP 'hello_ROM' to previous valid configuration.
ERROR: [IP_Flow 19-3439] Failed to restore IP 'hello_ROM' customization to its previous valid configuration.
set_property -dict [list CONFIG.coefficient_file {C:/Users/ongwk/Desktop/EE2020-Design-Project/hello_data.coe}] [get_ips hello_ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ongwk/Desktop/EE2020-Design-Project/hello_data.coe' provided. It will be converted relative to IP Instance files '../../../../hello_data.coe'
generate_target all [get_files  C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hello_ROM'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 817.824 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -no_script -force -quiet
reset_run hello_ROM_synth_1
launch_run -jobs 2 hello_ROM_synth_1
[Fri Oct 20 17:07:21 2017] Launched hello_ROM_synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -directory C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files -ipstatic_source_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/ipstatic -force -quiet
remove_files C:/Users/ongwk/Downloads/hello_data.coe
close [ open C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/mic_delay.v w ]
add_files C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/mic_delay.v
update_compile_order -fileset sources_1
remove_files C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/mic_delay.v
file delete -force C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/mic_delay.v
close [ open C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v w ]
add_files C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_read.v w ]
add_files C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_read.v
update_compile_order -fileset sources_1
remove_files C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_read.v
file delete -force C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_read.v
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Fri Oct 20 17:41:06 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Fri Oct 20 17:41:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/audio.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/audio.v:1]
[Fri Oct 20 17:45:08 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Fri Oct 20 17:45:45 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Fri Oct 20 17:45:49 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Fri Oct 20 17:49:25 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Fri Oct 20 17:50:20 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Fri Oct 20 17:51:16 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Fri Oct 20 17:54:00 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Fri Oct 20 17:55:36 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 20 17:57:08 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 17:57:08 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Fri Oct 20 17:58:14 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Fri Oct 20 17:59:30 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Fri Oct 20 18:00:28 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 20 18:01:13 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 18:01:13 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Fri Oct 20 18:02:07 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 20 18:02:42 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 18:02:42 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714161A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 20 18:07:41 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 20 18:08:28 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Fri Oct 20 18:08:38 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 20 18:08:40 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 18:08:40 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
remove_files -fileset hello_ROM C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci
INFO: [Project 1-386] Moving file 'C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci' from fileset 'hello_ROM' to fileset 'sources_1'.
file delete -force C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM
file delete -force C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/ip/hello_ROM C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/sim_scripts/hello_ROM
remove_files c:/Users/ongwk/Desktop/EE2020-Design-Project/hello_data.coe
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name hello_ROM
set_property -dict [list CONFIG.depth {8192} CONFIG.data_width {13} CONFIG.memory_type {rom} CONFIG.coefficient_file {C:/Users/ongwk/Desktop/EE2020-Design-Project/hello_data.coe}] [get_ips hello_ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ongwk/Desktop/EE2020-Design-Project/hello_data.coe' provided. It will be converted relative to IP Instance files '../../../../hello_data.coe'
generate_target {instantiation_template} [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hello_ROM'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hello_ROM'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.234 ; gain = 0.000
export_ip_user_files -of_objects [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
launch_run -jobs 2 hello_ROM_synth_1
[Fri Oct 20 18:13:22 2017] Launched hello_ROM_synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -directory C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files -ipstatic_source_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_10 [c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd" into library dist_mem_gen_v8_0_10 [c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/synth/hello_ROM.vhd" into library xil_defaultlib [c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/synth/hello_ROM.vhd:1]
[Fri Oct 20 18:13:48 2017] Launched hello_ROM_synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
[Fri Oct 20 18:13:48 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Oct 20 18:19:23 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 20 18:20:50 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714161A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183714161A" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714161A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 20 18:23:27 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 18:23:27 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 20 18:26:51 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 18:26:51 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 20 18:29:13 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 18:29:13 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 20 18:32:44 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 18:32:44 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
