// Seed: 3001453295
module module_0 (
    output wire id_0,
    input  tri  id_1,
    input  tri1 id_2,
    input  tri1 id_3
);
  wire id_5;
  assign module_2.id_2 = 0;
  wire id_6;
  assign module_1.id_3 = 0;
  assign id_0 = id_3;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output uwire id_2,
    inout  tri0  id_3,
    input  wand  id_4
);
  assign id_2 = 1'd0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  wire id_6;
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1,
    output uwire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1
  );
endmodule
