Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar  2 09:52:43 2019
| Host         : KomputerUtama running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CNN_top_module_wrapper_timing_summary_routed.rpt -pb CNN_top_module_wrapper_timing_summary_routed.pb -rpx CNN_top_module_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CNN_top_module_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.066        0.000                      0                17849        0.046        0.000                      0                17849        4.020        0.000                       0                  5555  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.066        0.000                      0                17849        0.046        0.000                      0                17849        4.020        0.000                       0                  5555  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/reg33_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.685ns  (logic 1.574ns (16.252%)  route 8.111ns (83.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.765     3.073    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=178, routed)         8.111    12.634    CNN_top_module_i/axi_cnn_0/inst/s_axi_wdata[6]
    SLICE_X38Y6          LUT3 (Prop_lut3_I1_O)        0.124    12.758 r  CNN_top_module_i/axi_cnn_0/inst/reg33[6]_i_1/O
                         net (fo=1, routed)           0.000    12.758    CNN_top_module_i/axi_cnn_0/inst/reg330[6]
    SLICE_X38Y6          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg33_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.575    12.767    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X38Y6          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg33_reg[6]/C
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X38Y6          FDRE (Setup_fdre_C_D)        0.081    12.824    CNN_top_module_i/axi_cnn_0/inst/reg33_reg[6]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/reg28_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 1.574ns (16.384%)  route 8.033ns (83.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.765     3.073    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=178, routed)         8.033    12.556    CNN_top_module_i/axi_cnn_0/inst/s_axi_wdata[6]
    SLICE_X38Y7          LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  CNN_top_module_i/axi_cnn_0/inst/reg28[6]_i_1/O
                         net (fo=1, routed)           0.000    12.680    CNN_top_module_i/axi_cnn_0/inst/reg280[6]
    SLICE_X38Y7          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg28_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.574    12.766    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X38Y7          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg28_reg[6]/C
                         clock pessimism              0.130    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X38Y7          FDRE (Setup_fdre_C_D)        0.077    12.819    CNN_top_module_i/axi_cnn_0/inst/reg28_reg[6]
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -12.680    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/reg62_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.513ns  (logic 1.574ns (16.546%)  route 7.939ns (83.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.765     3.073    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=178, routed)         7.939    12.461    CNN_top_module_i/axi_cnn_0/inst/s_axi_wdata[6]
    SLICE_X37Y4          LUT3 (Prop_lut3_I1_O)        0.124    12.585 r  CNN_top_module_i/axi_cnn_0/inst/reg62[6]_i_1/O
                         net (fo=1, routed)           0.000    12.585    CNN_top_module_i/axi_cnn_0/inst/reg620[6]
    SLICE_X37Y4          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg62_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.575    12.767    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X37Y4          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg62_reg[6]/C
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X37Y4          FDRE (Setup_fdre_C_D)        0.029    12.772    CNN_top_module_i/axi_cnn_0/inst/reg62_reg[6]
  -------------------------------------------------------------------
                         required time                         12.772    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/reg55_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.363ns  (logic 1.574ns (16.811%)  route 7.789ns (83.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.765     3.073    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=178, routed)         7.789    12.312    CNN_top_module_i/axi_cnn_0/inst/s_axi_wdata[6]
    SLICE_X39Y4          LUT3 (Prop_lut3_I1_O)        0.124    12.436 r  CNN_top_module_i/axi_cnn_0/inst/reg55[6]_i_1/O
                         net (fo=1, routed)           0.000    12.436    CNN_top_module_i/axi_cnn_0/inst/reg550[6]
    SLICE_X39Y4          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg55_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.575    12.767    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X39Y4          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg55_reg[6]/C
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)        0.031    12.774    CNN_top_module_i/axi_cnn_0/inst/reg55_reg[6]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult47/outMem/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 0.890ns (10.335%)  route 7.722ns (89.665%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.510ns = ( 15.510 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.660     2.968    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X20Y20         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[3]/Q
                         net (fo=84, routed)          4.203     7.689    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult31/Q[1]
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.813 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult31/outMem_i_31__39/O
                         net (fo=2, routed)           0.945     8.758    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult47/outMem_25
    SLICE_X34Y63         LUT4 (Prop_lut4_I3_O)        0.124     8.882 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult47/outMem_i_28__6/O
                         net (fo=1, routed)           0.666     9.548    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult47/outMem_i_28__6_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.672 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult47/outMem_i_5__31/O
                         net (fo=1, routed)           1.908    11.580    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult47/outMem_i_5__31_n_0
    DSP48_X1Y19          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult47/outMem/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[17]_i_8/O
                         net (fo=1, routed)           0.511    13.825    CNN_top_module_i/axi_cnn_0/inst_n_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.916 r  CNN_top_module_i/axi_cnn_0/outq_reg[17]_i_3/O
                         net (fo=1576, routed)        1.594    15.510    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult47/processedClock
    DSP48_X1Y19          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult47/outMem/CLK
                         clock pessimism              0.116    15.626    
                         clock uncertainty           -0.154    15.472    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.536    11.936    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult47/outMem
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 1.014ns (11.833%)  route 7.555ns (88.167%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 15.509 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.665     2.973    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X32Y32         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__2/Q
                         net (fo=122, routed)         2.470     5.961    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult6/outMem_i_89__22
    SLICE_X24Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.085 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult6/outMem_i_86__20/O
                         net (fo=6, routed)           1.163     7.248    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem_i_33__24
    SLICE_X18Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem_i_98__7/O
                         net (fo=2, routed)           0.956     8.328    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/counter_reg[3]_rep__9_4
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124     8.452 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem_i_34__26/O
                         net (fo=2, routed)           0.459     8.911    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem_23
    SLICE_X14Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.035 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem_i_2__49/O
                         net (fo=1, routed)           2.507    11.542    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem_i_2__49_n_0
    DSP48_X0Y13          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[17]_i_8/O
                         net (fo=1, routed)           0.511    13.825    CNN_top_module_i/axi_cnn_0/inst_n_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.916 r  CNN_top_module_i/axi_cnn_0/outq_reg[17]_i_3/O
                         net (fo=1576, routed)        1.593    15.509    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/processedClock
    DSP48_X0Y13          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem/CLK
                         clock pessimism              0.116    15.625    
                         clock uncertainty           -0.154    15.471    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.536    11.935    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[6]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 0.642ns (7.506%)  route 7.911ns (92.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 15.506 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.668     2.976    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X12Y59         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[6]_rep__3/Q
                         net (fo=112, routed)         5.581     9.075    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem_6
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.199 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem_i_15__59/O
                         net (fo=1, routed)           2.330    11.529    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem_i_15__59_n_0
    DSP48_X0Y12          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[17]_i_8/O
                         net (fo=1, routed)           0.511    13.825    CNN_top_module_i/axi_cnn_0/inst_n_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.916 r  CNN_top_module_i/axi_cnn_0/outq_reg[17]_i_3/O
                         net (fo=1576, routed)        1.590    15.506    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/processedClock
    DSP48_X0Y12          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem/CLK
                         clock pessimism              0.116    15.622    
                         clock uncertainty           -0.154    15.468    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536    11.932    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 0.952ns (11.167%)  route 7.573ns (88.833%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 15.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.673     2.981    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X15Y11         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  CNN_top_module_i/axi_cnn_0/inst/reg64_reg[7]/Q
                         net (fo=6, routed)           1.992     5.429    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/p_113_in[7]
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_103__4/O
                         net (fo=6, routed)           1.263     6.816    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_49__20_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.940 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_89__5/O
                         net (fo=2, routed)           1.200     8.140    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/counter_reg[3]_rep__9_31
    SLICE_X24Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.264 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_58__21/O
                         net (fo=2, routed)           0.534     8.799    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem_36
    SLICE_X24Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.923 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem_i_10__47/O
                         net (fo=1, routed)           2.584    11.506    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem_i_10__47_n_0
    DSP48_X1Y12          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[17]_i_8/O
                         net (fo=1, routed)           0.511    13.825    CNN_top_module_i/axi_cnn_0/inst_n_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.916 r  CNN_top_module_i/axi_cnn_0/outq_reg[17]_i_3/O
                         net (fo=1576, routed)        1.583    15.499    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/processedClock
    DSP48_X1Y12          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem/CLK
                         clock pessimism              0.116    15.615    
                         clock uncertainty           -0.154    15.461    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536    11.925    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/outMem/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 0.952ns (11.287%)  route 7.483ns (88.713%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 15.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.753     3.061    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X37Y48         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__2/Q
                         net (fo=123, routed)         1.641     5.158    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult7/outMem_i_34__43_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.282 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult7/outMem_i_108__10/O
                         net (fo=4, routed)           0.983     6.265    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult7/reg63_reg[9]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.389 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult7/outMem_i_112__11/O
                         net (fo=4, routed)           1.030     7.418    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/outMem_68
    SLICE_X38Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.542 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/outMem_i_33__46/O
                         net (fo=2, routed)           1.459     9.001    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/counter_reg[4]_rep__6_14
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124     9.125 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/outMem_i_8__19/O
                         net (fo=1, routed)           2.370    11.496    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/outMem_i_8__19_n_0
    DSP48_X1Y24          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/outMem/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[17]_i_8/O
                         net (fo=1, routed)           0.511    13.825    CNN_top_module_i/axi_cnn_0/inst_n_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.916 r  CNN_top_module_i/axi_cnn_0/outq_reg[17]_i_3/O
                         net (fo=1576, routed)        1.573    15.489    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/processedClock
    DSP48_X1Y24          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/outMem/CLK
                         clock pessimism              0.116    15.605    
                         clock uncertainty           -0.154    15.451    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -3.536    11.915    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/outMem
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 0.952ns (11.246%)  route 7.513ns (88.754%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.513ns = ( 15.513 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.742     3.050    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X36Y50         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__0/Q
                         net (fo=122, routed)         1.919     5.425    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem_i_45__40
    SLICE_X37Y72         LUT6 (Prop_lut6_I2_O)        0.124     5.549 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem_i_46__42/O
                         net (fo=4, routed)           1.562     7.111    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/reg27_reg[12]
    SLICE_X35Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.235 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem_i_24__9/O
                         net (fo=3, routed)           0.639     7.874    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_20
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.998 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_43__39/O
                         net (fo=2, routed)           1.005     9.003    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_24
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.127 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_i_5__61/O
                         net (fo=1, routed)           2.388    11.515    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_i_5__61_n_0
    DSP48_X0Y4           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[17]_i_8/O
                         net (fo=1, routed)           0.511    13.825    CNN_top_module_i/axi_cnn_0/inst_n_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.916 r  CNN_top_module_i/axi_cnn_0/outq_reg[17]_i_3/O
                         net (fo=1576, routed)        1.597    15.513    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/processedClock
    DSP48_X0Y4           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem/CLK
                         clock pessimism              0.116    15.629    
                         clock uncertainty           -0.154    15.475    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.536    11.939    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  0.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.208%)  route 0.191ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.191     1.280    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                      0.000     1.234    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.660%)  route 0.244ns (63.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.244     1.309    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_1[25]
    SLICE_X1Y53          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.850     1.220    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y53          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.191    
    SLICE_X1Y53          FDRE (Hold_fdre_C_D)         0.070     1.261    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.318%)  route 0.254ns (57.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.254     1.319    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][6]
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.045     1.364 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[6]_i_1/O
                         net (fo=1, routed)           0.000     1.364    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[6]
    SLICE_X5Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.854     1.224    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.239%)  route 0.254ns (57.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/Q
                         net (fo=1, routed)           0.254     1.320    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[57]
    SLICE_X1Y48          LUT3 (Prop_lut3_I2_O)        0.045     1.365 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[57]_i_1/O
                         net (fo=1, routed)           0.000     1.365    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[57]
    SLICE_X1Y48          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.852     1.222    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.092     1.285    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.116%)  route 0.256ns (57.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/Q
                         net (fo=1, routed)           0.256     1.321    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[58]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.366 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[58]_i_1/O
                         net (fo=1, routed)           0.000     1.366    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[58]
    SLICE_X1Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.852     1.222    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w2_11_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.252ns (55.372%)  route 0.203ns (44.628%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.784     1.125    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.170 r  CNN_top_module_i/axi_cnn_0/inst/outq[17]_i_8/O
                         net (fo=1, routed)           0.213     1.384    CNN_top_module_i/axi_cnn_0/inst_n_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.410 r  CNN_top_module_i/axi_cnn_0/outq_reg[17]_i_3/O
                         net (fo=1576, routed)        0.562     1.971    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X23Y45         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w2_11_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w2_11_reg[6]/Q
                         net (fo=3, routed)           0.203     2.315    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w2_11[6]
    SLICE_X18Y45         LUT6 (Prop_lut6_I2_O)        0.045     2.360 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2[7]_i_7/O
                         net (fo=1, routed)           0.000     2.360    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2[7]_i_7_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.426 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.426    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2d[6]
    SLICE_X18Y45         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.105     1.475    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.531 r  CNN_top_module_i/axi_cnn_0/inst/outq[17]_i_8/O
                         net (fo=1, routed)           0.237     1.768    CNN_top_module_i/axi_cnn_0/inst_n_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.797 r  CNN_top_module_i/axi_cnn_0/outq_reg[17]_i_3/O
                         net (fo=1576, routed)        0.833     2.630    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X18Y45         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[6]/C
                         clock pessimism             -0.392     2.238    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.105     2.343    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.320%)  route 0.233ns (58.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.233     1.322    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                      0.000     1.234    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.303%)  route 0.233ns (58.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.233     1.322    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000     1.234    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg65_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.418ns (17.197%)  route 2.013ns (82.803%))
  Logic Levels:           0  
  Clock Path Skew:        3.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.193ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        1.502     2.694    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X12Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg65_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.418     3.112 r  CNN_top_module_i/axi_cnn_0/inst/reg65_reg[13]/Q
                         net (fo=3, routed)           2.013     5.125    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem_1[13]
    DSP48_X0Y10          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        2.327     3.635    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.759 r  CNN_top_module_i/axi_cnn_0/inst/outq[17]_i_8/O
                         net (fo=1, routed)           0.577     4.336    CNN_top_module_i/axi_cnn_0/inst_n_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.437 r  CNN_top_module_i/axi_cnn_0/outq_reg[17]_i_3/O
                         net (fo=1576, routed)        1.756     6.193    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/processedClock
    DSP48_X0Y10          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/CLK
                         clock pessimism             -0.116     6.077    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                     -1.040     5.037    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem
  -------------------------------------------------------------------
                         required time                         -5.037    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.708%)  route 0.407ns (74.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.563     0.904    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X13Y57         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  CNN_top_module_i/axi_cnn_0/inst/rdata_reg[29]/Q
                         net (fo=1, routed)           0.407     1.452    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X8Y45          SRLC32E                                      r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3979, routed)        0.834     1.204    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.358    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CNN_top_module_i/axi_cnn_0/outq_reg[17]_i_3/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y7      CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult40/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y22     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y20     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y8      CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult5/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y26     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult54/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y29     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y31     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult22/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y23     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



