Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 19 12:49:13 2016
| Host         : mittlefrueh.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command      : report_control_sets -verbose -file z80_control_sets_placed.rpt
| Design       : z80
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    30 |
| Minimum Number of register sites lost to control set restrictions |     7 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |           12 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             233 |          127 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+---------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG | CTRL/DECODE/E[0]               | DP/RFILE/STRL/SR[0] |                3 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/op1[7]_i_1_n_0     |                     |                1 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/op0[7]_i_1_n_0     |                     |                2 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_22    | DP/RFILE/STRL/SR[0] |                8 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_21    | DP/RFILE/STRL/SR[0] |                8 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_20    | DP/RFILE/STRL/SR[0] |                7 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_19    | DP/RFILE/STRL/SR[0] |                5 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_18    | DP/RFILE/STRL/SR[0] |                4 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_14    | DP/RFILE/STRL/SR[0] |                5 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_12    | DP/RFILE/STRL/SR[0] |                5 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[7]_9[0]  | DP/RFILE/STRL/SR[0] |                4 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[7]_8[0]  | DP/RFILE/STRL/SR[0] |                4 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[7]_7[0]  | DP/RFILE/STRL/SR[0] |                5 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_38[0] | DP/RFILE/STRL/SR[0] |                4 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_30[0] | DP/RFILE/STRL/SR[0] |                3 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_31[0] | DP/RFILE/STRL/SR[0] |                4 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_32[0] | DP/RFILE/STRL/SR[0] |                4 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_33[0] | DP/RFILE/STRL/SR[0] |                3 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_35[0] | DP/RFILE/STRL/SR[0] |                5 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_36[0] | DP/RFILE/STRL/SR[0] |                2 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_37[0] | DP/RFILE/STRL/SR[0] |                4 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_43[0] | DP/RFILE/STRL/SR[0] |                4 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_39[0] | DP/RFILE/STRL/SR[0] |                2 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_40[0] | DP/RFILE/STRL/SR[0] |                3 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_41[0] | DP/RFILE/STRL/SR[0] |                3 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_42[0] | DP/RFILE/STRL/SR[0] |                4 |              8 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[5]_3     | DP/RFILE/STRL/SR[0] |                6 |              9 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[7]_5[0]  | DP/RFILE/STRL/SR[0] |                8 |             16 |
|  clk_IBUF_BUFG | CTRL/DECODE/value_reg[0]_56[0] | DP/RFILE/STRL/SR[0] |               10 |             16 |
|  clk_IBUF_BUFG |                                | DP/RFILE/STRL/SR[0] |               12 |             16 |
+----------------+--------------------------------+---------------------+------------------+----------------+


