
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  comparador.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-25pc -b comparador.vhd -u P26.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Thu Oct 27 12:21:13 2016

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Thu Oct 27 12:21:14 2016

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Thu Oct 27 12:21:14 2016

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	ND15_0
	ND16_0
	ND17_0
	ND18_0
	ND19_0


Deleted 5 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 17 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 37 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (12:21:15)

Input File(s): comparador.pla
Device       : C22V10
Package      : palc22v10d-25pc
ReportFile   : comparador.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (12:21:15)

Messages:
  Information: Optimizing logic using best output polarity for signals:
         a(2) a(5)

  Information: Selected logic optimization OFF for signals:
         a(0) a(1) a(3) a(4) a(6)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (12:21:15)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (12:21:15)
</CYPRESSTAG>

    a(0) =
          GND

    a(1) =
          a(2) 

    a(2) =
          /x(0) * y(0) * y(1) * y(2) * y(3) 
        + /x(0) * /x(1) * y(0) * y(2) * y(3) 
        + /x(0) * /x(2) * y(0) * y(1) * y(3) 
        + /x(0) * /x(1) * /x(2) * y(0) * y(3) 
        + /x(0) * /x(3) * y(0) * y(1) * y(2) 
        + /x(0) * /x(1) * /x(3) * y(0) * y(2) 
        + /x(0) * /x(2) * /x(3) * y(0) * y(1) 
        + /x(0) * /x(1) * /x(2) * /x(3) * y(0) 
        + /x(1) * y(1) * y(2) * y(3) 
        + /x(1) * /x(2) * y(1) * y(3) 
        + /x(1) * /x(3) * y(1) * y(2) 
        + /x(1) * /x(2) * /x(3) * y(1) 
        + /x(2) * y(2) * y(3) 
        + /x(2) * /x(3) * y(2) 
        + /x(3) * y(3) 

    a(3) =
          VCC

    a(4) =
          a(5) 

    a(5) =
          x(0) * x(1) * x(2) * x(3) * /y(0) 
        + x(0) * x(2) * x(3) * /y(0) * /y(1) 
        + x(0) * x(1) * x(3) * /y(0) * /y(2) 
        + x(0) * x(3) * /y(0) * /y(1) * /y(2) 
        + x(0) * x(1) * x(2) * /y(0) * /y(3) 
        + x(0) * x(2) * /y(0) * /y(1) * /y(3) 
        + x(0) * x(1) * /y(0) * /y(2) * /y(3) 
        + x(0) * /y(0) * /y(1) * /y(2) * /y(3) 
        + x(1) * x(2) * x(3) * /y(1) 
        + x(1) * x(3) * /y(1) * /y(2) 
        + x(1) * x(2) * /y(1) * /y(3) 
        + x(1) * /y(1) * /y(2) * /y(3) 
        + x(2) * x(3) * /y(2) 
        + x(2) * /y(2) * /y(3) 
        + x(3) * /y(3) 

    a(6) =
          VCC


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (12:21:15)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (12:21:15)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
           y(3) =| 1|                                  |24|* not used       
           y(2) =| 2|                                  |23|= a(4)           
           y(1) =| 3|                                  |22|= a(1)           
           y(0) =| 4|                                  |21|* not used       
           x(3) =| 5|                                  |20|* not used       
           x(2) =| 6|                                  |19|= a(2)           
           x(1) =| 7|                                  |18|= a(5)           
           x(0) =| 8|                                  |17|* not used       
       not used *| 9|                                  |16|= a(0)           
       not used *|10|                                  |15|= a(3)           
       not used *|11|                                  |14|= a(6)           
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (12:21:15)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    7  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    7  |   10  |
                 ______________________________________
                                          15  /   22   = 68  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  a(6)            |   1  |   8  |
                 | 15  |  a(3)            |   1  |  10  |
                 | 16  |  a(0)            |   1  |  12  |
                 | 17  |  Unused          |   0  |  14  |
                 | 18  |  a(5)            |  15  |  16  |
                 | 19  |  a(2)            |  15  |  16  |
                 | 20  |  Unused          |   0  |  14  |
                 | 21  |  Unused          |   0  |  12  |
                 | 22  |  a(1)            |   1  |  10  |
                 | 23  |  a(4)            |   1  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             35  / 121   = 28  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (12:21:15)

Messages:
  Information: Output file 'comparador.pin' created.
  Information: Output file 'comparador.jed' created.

  Usercode:    
  Checksum:    DA3B



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 12:21:15
