Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  8 14:32:50 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_top_timing_summary_routed.rpt -pb HDMI_top_timing_summary_routed.pb -rpx HDMI_top_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.827        0.000                      0                   91        0.117        0.000                      0                   91        1.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_250MHz_ClockGen_clk_wiz_0_0       {0.000 2.000}        4.000           250.000         
  clk_25MHz_ClockGen_clk_wiz_0_0        {0.000 20.000}       40.000          25.000          
  clkfbout_ClockGen_clk_wiz_0_0         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_250MHz_ClockGen_clk_wiz_0_0             2.565        0.000                      0                   35        0.209        0.000                      0                   35        1.500        0.000                       0                    37  
  clk_25MHz_ClockGen_clk_wiz_0_0             37.235        0.000                      0                   56        0.157        0.000                      0                   56       19.500        0.000                       0                    48  
  clkfbout_ClockGen_clk_wiz_0_0                                                                                                                                                           8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25MHz_ClockGen_clk_wiz_0_0   clk_250MHz_ClockGen_clk_wiz_0_0        1.827        0.000                      0                   30        0.117        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
  To Clock:  UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_ClockGen_clk_wiz_0_0
  To Clock:  clk_250MHz_ClockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 UUT4/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.563ns (42.001%)  route 0.777ns (57.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 2.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    -1.497    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.361    -1.136 r  UUT4/shiftEnable_reg/Q
                         net (fo=30, routed)          0.777    -0.359    UUT4/shiftEnable
    SLICE_X109Y131       LUT3 (Prop_lut3_I1_O)        0.202    -0.157 r  UUT4/SR_TMDS_Red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    UUT4/SR_TMDS_Red[3]_i_1_n_0
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.407     2.144    UUT4/CLK
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[3]/C
                         clock pessimism              0.298     2.442    
                         clock uncertainty           -0.065     2.377    
    SLICE_X109Y131       FDCE (Setup_fdce_C_D)        0.032     2.409    UUT4/SR_TMDS_Red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.409    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 UUT4/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.569ns (42.259%)  route 0.777ns (57.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 2.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    -1.497    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.361    -1.136 r  UUT4/shiftEnable_reg/Q
                         net (fo=30, routed)          0.777    -0.359    UUT4/shiftEnable
    SLICE_X109Y131       LUT3 (Prop_lut3_I1_O)        0.208    -0.151 r  UUT4/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    UUT4/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.407     2.144    UUT4/CLK
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[5]/C
                         clock pessimism              0.298     2.442    
                         clock uncertainty           -0.065     2.377    
    SLICE_X109Y131       FDCE (Setup_fdce_C_D)        0.064     2.441    UUT4/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.441    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  2.591    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 UUT4/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Blue_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.563ns (43.430%)  route 0.733ns (56.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 2.146 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    -1.497    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.361    -1.136 r  UUT4/shiftEnable_reg/Q
                         net (fo=30, routed)          0.733    -0.403    UUT4/shiftEnable
    SLICE_X111Y132       LUT3 (Prop_lut3_I1_O)        0.202    -0.201 r  UUT4/SR_TMDS_Blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    UUT4/SR_TMDS_Blue[6]_i_1_n_0
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.409     2.146    UUT4/CLK
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[6]/C
                         clock pessimism              0.335     2.481    
                         clock uncertainty           -0.065     2.416    
    SLICE_X111Y132       FDCE (Setup_fdce_C_D)        0.030     2.446    UUT4/SR_TMDS_Blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.446    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 UUT4/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Blue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.563ns (43.463%)  route 0.732ns (56.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 2.146 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    -1.497    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.361    -1.136 r  UUT4/shiftEnable_reg/Q
                         net (fo=30, routed)          0.732    -0.404    UUT4/shiftEnable
    SLICE_X111Y132       LUT3 (Prop_lut3_I1_O)        0.202    -0.202 r  UUT4/SR_TMDS_Blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    UUT4/SR_TMDS_Blue[7]_i_1_n_0
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.409     2.146    UUT4/CLK
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[7]/C
                         clock pessimism              0.335     2.481    
                         clock uncertainty           -0.065     2.416    
    SLICE_X111Y132       FDCE (Setup_fdce_C_D)        0.032     2.448    UUT4/SR_TMDS_Blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.448    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 UUT4/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.567ns (43.604%)  route 0.733ns (56.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 2.146 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    -1.497    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.361    -1.136 r  UUT4/shiftEnable_reg/Q
                         net (fo=30, routed)          0.733    -0.403    UUT4/shiftEnable
    SLICE_X111Y132       LUT2 (Prop_lut2_I0_O)        0.206    -0.197 r  UUT4/SR_TMDS_Green[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    UUT4/SR_TMDS_Green[9]_i_1_n_0
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.409     2.146    UUT4/CLK
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Green_reg[9]/C
                         clock pessimism              0.335     2.481    
                         clock uncertainty           -0.065     2.416    
    SLICE_X111Y132       FDCE (Setup_fdce_C_D)        0.064     2.480    UUT4/SR_TMDS_Green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.480    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 UUT4/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Blue_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.567ns (43.637%)  route 0.732ns (56.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 2.146 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    -1.497    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.361    -1.136 r  UUT4/shiftEnable_reg/Q
                         net (fo=30, routed)          0.732    -0.404    UUT4/shiftEnable
    SLICE_X111Y132       LUT2 (Prop_lut2_I0_O)        0.206    -0.198 r  UUT4/SR_TMDS_Blue[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    UUT4/SR_TMDS_Blue[9]_i_1_n_0
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.409     2.146    UUT4/CLK
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[9]/C
                         clock pessimism              0.335     2.481    
                         clock uncertainty           -0.065     2.416    
    SLICE_X111Y132       FDCE (Setup_fdce_C_D)        0.064     2.480    UUT4/SR_TMDS_Blue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.480    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 UUT4/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.563ns (45.750%)  route 0.668ns (54.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 2.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    -1.497    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.361    -1.136 r  UUT4/shiftEnable_reg/Q
                         net (fo=30, routed)          0.668    -0.468    UUT4/shiftEnable
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.202    -0.266 r  UUT4/SR_TMDS_Green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    UUT4/SR_TMDS_Green[0]_i_1_n_0
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.407     2.144    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[0]/C
                         clock pessimism              0.298     2.442    
                         clock uncertainty           -0.065     2.377    
    SLICE_X108Y131       FDCE (Setup_fdce_C_D)        0.069     2.446    UUT4/SR_TMDS_Green_reg[0]
  -------------------------------------------------------------------
                         required time                          2.446    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 UUT4/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.563ns (46.087%)  route 0.659ns (53.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 2.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    -1.497    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.361    -1.136 r  UUT4/shiftEnable_reg/Q
                         net (fo=30, routed)          0.659    -0.477    UUT4/shiftEnable
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.202    -0.275 r  UUT4/SR_TMDS_Green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    UUT4/SR_TMDS_Green[2]_i_1_n_0
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.407     2.144    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[2]/C
                         clock pessimism              0.298     2.442    
                         clock uncertainty           -0.065     2.377    
    SLICE_X108Y131       FDCE (Setup_fdce_C_D)        0.072     2.449    UUT4/SR_TMDS_Green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.449    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 UUT4/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.566ns (45.882%)  route 0.668ns (54.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 2.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    -1.497    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.361    -1.136 r  UUT4/shiftEnable_reg/Q
                         net (fo=30, routed)          0.668    -0.468    UUT4/shiftEnable
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.205    -0.263 r  UUT4/SR_TMDS_Green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    UUT4/SR_TMDS_Green[1]_i_1_n_0
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.407     2.144    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[1]/C
                         clock pessimism              0.298     2.442    
                         clock uncertainty           -0.065     2.377    
    SLICE_X108Y131       FDCE (Setup_fdce_C_D)        0.098     2.475    UUT4/SR_TMDS_Green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.475    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 UUT4/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.566ns (46.219%)  route 0.659ns (53.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 2.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    -1.497    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.361    -1.136 r  UUT4/shiftEnable_reg/Q
                         net (fo=30, routed)          0.659    -0.477    UUT4/shiftEnable
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.205    -0.272 r  UUT4/SR_TMDS_Green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    UUT4/SR_TMDS_Green[4]_i_1_n_0
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.407     2.144    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[4]/C
                         clock pessimism              0.298     2.442    
                         clock uncertainty           -0.065     2.377    
    SLICE_X108Y131       FDCE (Setup_fdce_C_D)        0.098     2.475    UUT4/SR_TMDS_Green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.475    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  2.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UUT4/SR_TMDS_Green_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.249ns (73.342%)  route 0.091ns (26.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.164ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.710    -0.740    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y131       FDCE (Prop_fdce_C_Q)         0.148    -0.592 r  UUT4/SR_TMDS_Green_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.501    UUT4/SR_TMDS_Green_reg_n_0_[5]
    SLICE_X108Y131       LUT3 (Prop_lut3_I2_O)        0.101    -0.400 r  UUT4/SR_TMDS_Green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.400    UUT4/SR_TMDS_Green[4]_i_1_n_0
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.982    -1.164    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[4]/C
                         clock pessimism              0.424    -0.740    
    SLICE_X108Y131       FDCE (Hold_fdce_C_D)         0.131    -0.609    UUT4/SR_TMDS_Green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UUT4/SR_TMDS_Blue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Blue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.712    -0.738    UUT4/CLK
    SLICE_X112Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y132       FDCE (Prop_fdce_C_Q)         0.148    -0.590 r  UUT4/SR_TMDS_Blue_reg[4]/Q
                         net (fo=1, routed)           0.089    -0.501    UUT4/SR_TMDS_Blue_reg_n_0_[4]
    SLICE_X112Y132       LUT3 (Prop_lut3_I2_O)        0.099    -0.402 r  UUT4/SR_TMDS_Blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.402    UUT4/SR_TMDS_Blue[3]_i_1_n_0
    SLICE_X112Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.986    -1.160    UUT4/CLK
    SLICE_X112Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[3]/C
                         clock pessimism              0.422    -0.738    
    SLICE_X112Y132       FDCE (Hold_fdce_C_D)         0.121    -0.617    UUT4/SR_TMDS_Blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UUT4/SR_TMDS_Red_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.164ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.710    -0.740    UUT4/CLK
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDCE (Prop_fdce_C_Q)         0.128    -0.612 r  UUT4/SR_TMDS_Red_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.530    UUT4/SR_TMDS_Red_reg_n_0_[4]
    SLICE_X109Y131       LUT3 (Prop_lut3_I2_O)        0.098    -0.432 r  UUT4/SR_TMDS_Red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.432    UUT4/SR_TMDS_Red[3]_i_1_n_0
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.982    -1.164    UUT4/CLK
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[3]/C
                         clock pessimism              0.424    -0.740    
    SLICE_X109Y131       FDCE (Hold_fdce_C_D)         0.092    -0.648    UUT4/SR_TMDS_Red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 UUT4/SR_TMDS_Red_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.665%)  route 0.158ns (46.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.164ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.710    -0.740    UUT4/CLK
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDCE (Prop_fdce_C_Q)         0.141    -0.599 r  UUT4/SR_TMDS_Red_reg[6]/Q
                         net (fo=1, routed)           0.158    -0.441    UUT4/SR_TMDS_Red_reg_n_0_[6]
    SLICE_X109Y131       LUT3 (Prop_lut3_I2_O)        0.042    -0.399 r  UUT4/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.399    UUT4/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.982    -1.164    UUT4/CLK
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[5]/C
                         clock pessimism              0.424    -0.740    
    SLICE_X109Y131       FDCE (Hold_fdce_C_D)         0.107    -0.633    UUT4/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 UUT4/SR_TMDS_Green_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.207ns (56.249%)  route 0.161ns (43.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.164ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.710    -0.740    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y131       FDCE (Prop_fdce_C_Q)         0.164    -0.576 r  UUT4/SR_TMDS_Green_reg[6]/Q
                         net (fo=1, routed)           0.161    -0.415    UUT4/SR_TMDS_Green_reg_n_0_[6]
    SLICE_X108Y131       LUT3 (Prop_lut3_I2_O)        0.043    -0.372 r  UUT4/SR_TMDS_Green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.372    UUT4/SR_TMDS_Green[5]_i_1_n_0
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.982    -1.164    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[5]/C
                         clock pessimism              0.424    -0.740    
    SLICE_X108Y131       FDCE (Hold_fdce_C_D)         0.131    -0.609    UUT4/SR_TMDS_Green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 UUT4/TMDS_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/TMDS_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.207ns (54.615%)  route 0.172ns (45.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.711    -0.739    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/TMDS_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.164    -0.575 r  UUT4/TMDS_counter_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.403    UUT4/TMDS_counter[1]
    SLICE_X112Y131       LUT4 (Prop_lut4_I1_O)        0.043    -0.360 r  UUT4/TMDS_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    UUT4/TMDS_counter[3]_i_1_n_0
    SLICE_X112Y131       FDCE                                         r  UUT4/TMDS_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.985    -1.161    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/TMDS_counter_reg[3]/C
                         clock pessimism              0.422    -0.739    
    SLICE_X112Y131       FDCE (Hold_fdce_C_D)         0.131    -0.608    UUT4/TMDS_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 UUT4/TMDS_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/shiftEnable_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.207ns (54.615%)  route 0.172ns (45.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.711    -0.739    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/TMDS_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.164    -0.575 f  UUT4/TMDS_counter_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.403    UUT4/TMDS_counter[1]
    SLICE_X112Y131       LUT4 (Prop_lut4_I1_O)        0.043    -0.360 r  UUT4/shiftEnable0/O
                         net (fo=1, routed)           0.000    -0.360    UUT4/shiftEnable0_n_0
    SLICE_X112Y131       FDCE                                         r  UUT4/shiftEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.985    -1.161    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/shiftEnable_reg/C
                         clock pessimism              0.422    -0.739    
    SLICE_X112Y131       FDCE (Hold_fdce_C_D)         0.131    -0.608    UUT4/shiftEnable_reg
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UUT4/SR_TMDS_Green_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.227ns (62.535%)  route 0.136ns (37.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.712    -0.738    UUT4/CLK
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  UUT4/SR_TMDS_Green_reg[9]/Q
                         net (fo=1, routed)           0.136    -0.474    UUT4/SR_TMDS_Green_reg_n_0_[9]
    SLICE_X111Y132       LUT3 (Prop_lut3_I2_O)        0.099    -0.375 r  UUT4/SR_TMDS_Green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    UUT4/SR_TMDS_Green[8]_i_1_n_0
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.986    -1.160    UUT4/CLK
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Green_reg[8]/C
                         clock pessimism              0.422    -0.738    
    SLICE_X111Y132       FDCE (Hold_fdce_C_D)         0.107    -0.631    UUT4/SR_TMDS_Green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 UUT4/TMDS_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/TMDS_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.854%)  route 0.172ns (45.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.711    -0.739    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/TMDS_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.164    -0.575 r  UUT4/TMDS_counter_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.403    UUT4/TMDS_counter[1]
    SLICE_X112Y131       LUT3 (Prop_lut3_I1_O)        0.045    -0.358 r  UUT4/TMDS_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    UUT4/TMDS_counter[2]_i_1_n_0
    SLICE_X112Y131       FDCE                                         r  UUT4/TMDS_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.985    -1.161    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/TMDS_counter_reg[2]/C
                         clock pessimism              0.422    -0.739    
    SLICE_X112Y131       FDCE (Hold_fdce_C_D)         0.121    -0.618    UUT4/TMDS_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 UUT4/TMDS_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/TMDS_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.854%)  route 0.172ns (45.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.711    -0.739    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/TMDS_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.164    -0.575 r  UUT4/TMDS_counter_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.403    UUT4/TMDS_counter[1]
    SLICE_X112Y131       LUT4 (Prop_lut4_I1_O)        0.045    -0.358 r  UUT4/TMDS_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    UUT4/TMDS_counter[1]_i_1_n_0
    SLICE_X112Y131       FDCE                                         r  UUT4/TMDS_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.985    -1.161    UUT4/CLK
    SLICE_X112Y131       FDCE                                         r  UUT4/TMDS_counter_reg[1]/C
                         clock pessimism              0.422    -0.739    
    SLICE_X112Y131       FDCE (Hold_fdce_C_D)         0.120    -0.619    UUT4/TMDS_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_ClockGen_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y17   UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X111Y132   UUT4/SR_TMDS_Blue_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X111Y132   UUT4/SR_TMDS_Blue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X112Y132   UUT4/SR_TMDS_Blue_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X111Y132   UUT4/SR_TMDS_Blue_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X111Y132   UUT4/SR_TMDS_Blue_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X111Y132   UUT4/SR_TMDS_Blue_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X111Y132   UUT4/SR_TMDS_Blue_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_ClockGen_clk_wiz_0_0
  To Clock:  clk_25MHz_ClockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.235ns  (required time - arrival time)
  Source:                 UUT1/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterY_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@40.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.834ns (30.449%)  route 1.905ns (69.551%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.560    -1.505    UUT1/clk_25MHz_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDCE (Prop_fdce_C_Q)         0.393    -1.112 r  UUT1/CounterY_reg[1]/Q
                         net (fo=11, routed)          0.874    -0.238    UUT1/CounterY[1]
    SLICE_X110Y127       LUT6 (Prop_lut6_I2_O)        0.097    -0.141 r  UUT1/FSM_sequential_FSM_State[0]_i_3/O
                         net (fo=2, routed)           0.403     0.262    UUT1/FSM_sequential_FSM_State[0]_i_3_n_0
    SLICE_X109Y126       LUT5 (Prop_lut5_I4_O)        0.105     0.367 r  UUT1/CounterY[9]_i_3/O
                         net (fo=9, routed)           0.628     0.995    UUT1/CounterY[9]_i_3_n_0
    SLICE_X108Y127       LUT4 (Prop_lut4_I0_O)        0.239     1.234 r  UUT1/CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000     1.234    UUT1/CounterY[2]_i_1_n_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916    40.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    35.123 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    36.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    36.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.403    38.140    UUT1/clk_25MHz_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[2]/C
                         clock pessimism              0.355    38.495    
                         clock uncertainty           -0.095    38.400    
    SLICE_X108Y127       FDCE (Setup_fdce_C_D)        0.069    38.469    UUT1/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 37.235    

Slack (MET) :             37.252ns  (required time - arrival time)
  Source:                 UUT1/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterY_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@40.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.834ns (30.628%)  route 1.889ns (69.372%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.560    -1.505    UUT1/clk_25MHz_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDCE (Prop_fdce_C_Q)         0.393    -1.112 r  UUT1/CounterY_reg[1]/Q
                         net (fo=11, routed)          0.874    -0.238    UUT1/CounterY[1]
    SLICE_X110Y127       LUT6 (Prop_lut6_I2_O)        0.097    -0.141 r  UUT1/FSM_sequential_FSM_State[0]_i_3/O
                         net (fo=2, routed)           0.403     0.262    UUT1/FSM_sequential_FSM_State[0]_i_3_n_0
    SLICE_X109Y126       LUT5 (Prop_lut5_I4_O)        0.105     0.367 r  UUT1/CounterY[9]_i_3/O
                         net (fo=9, routed)           0.612     0.979    UUT1/CounterY[9]_i_3_n_0
    SLICE_X108Y127       LUT3 (Prop_lut3_I0_O)        0.239     1.218 r  UUT1/CounterY[1]_i_1/O
                         net (fo=1, routed)           0.000     1.218    UUT1/CounterY[1]_i_1_n_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916    40.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    35.123 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    36.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    36.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.403    38.140    UUT1/clk_25MHz_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[1]/C
                         clock pessimism              0.355    38.495    
                         clock uncertainty           -0.095    38.400    
    SLICE_X108Y127       FDCE (Setup_fdce_C_D)        0.070    38.470    UUT1/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                 37.252    

Slack (MET) :             37.261ns  (required time - arrival time)
  Source:                 UUT1/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterY_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@40.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.837ns (30.525%)  route 1.905ns (69.475%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.560    -1.505    UUT1/clk_25MHz_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDCE (Prop_fdce_C_Q)         0.393    -1.112 r  UUT1/CounterY_reg[1]/Q
                         net (fo=11, routed)          0.874    -0.238    UUT1/CounterY[1]
    SLICE_X110Y127       LUT6 (Prop_lut6_I2_O)        0.097    -0.141 r  UUT1/FSM_sequential_FSM_State[0]_i_3/O
                         net (fo=2, routed)           0.403     0.262    UUT1/FSM_sequential_FSM_State[0]_i_3_n_0
    SLICE_X109Y126       LUT5 (Prop_lut5_I4_O)        0.105     0.367 r  UUT1/CounterY[9]_i_3/O
                         net (fo=9, routed)           0.628     0.995    UUT1/CounterY[9]_i_3_n_0
    SLICE_X108Y127       LUT5 (Prop_lut5_I0_O)        0.242     1.237 r  UUT1/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000     1.237    UUT1/CounterY[3]_i_1_n_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916    40.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    35.123 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    36.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    36.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.403    38.140    UUT1/clk_25MHz_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[3]/C
                         clock pessimism              0.355    38.495    
                         clock uncertainty           -0.095    38.400    
    SLICE_X108Y127       FDCE (Setup_fdce_C_D)        0.098    38.498    UUT1/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                          -1.237    
  -------------------------------------------------------------------
                         slack                                 37.261    

Slack (MET) :             37.268ns  (required time - arrival time)
  Source:                 UUT1/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@40.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.729ns (29.170%)  route 1.770ns (70.830%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.557    -1.508    UUT1/clk_25MHz_0
    SLICE_X108Y125       FDCE                                         r  UUT1/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDCE (Prop_fdce_C_Q)         0.393    -1.115 r  UUT1/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.794    -0.321    UUT1/CounterX[4]
    SLICE_X110Y125       LUT5 (Prop_lut5_I4_O)        0.097    -0.224 f  UUT1/CounterX[9]_i_2/O
                         net (fo=7, routed)           0.491     0.267    UUT1/CounterX[9]_i_2_n_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I5_O)        0.239     0.506 r  UUT1/CounterX[4]_i_2/O
                         net (fo=14, routed)          0.485     0.991    UUT1/CounterY_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916    40.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    35.123 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    36.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    36.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.403    38.140    UUT1/clk_25MHz_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[1]/C
                         clock pessimism              0.333    38.473    
                         clock uncertainty           -0.095    38.378    
    SLICE_X108Y127       FDCE (Setup_fdce_C_CE)      -0.119    38.259    UUT1/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.259    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 37.268    

Slack (MET) :             37.268ns  (required time - arrival time)
  Source:                 UUT1/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@40.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.729ns (29.170%)  route 1.770ns (70.830%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.557    -1.508    UUT1/clk_25MHz_0
    SLICE_X108Y125       FDCE                                         r  UUT1/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDCE (Prop_fdce_C_Q)         0.393    -1.115 r  UUT1/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.794    -0.321    UUT1/CounterX[4]
    SLICE_X110Y125       LUT5 (Prop_lut5_I4_O)        0.097    -0.224 f  UUT1/CounterX[9]_i_2/O
                         net (fo=7, routed)           0.491     0.267    UUT1/CounterX[9]_i_2_n_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I5_O)        0.239     0.506 r  UUT1/CounterX[4]_i_2/O
                         net (fo=14, routed)          0.485     0.991    UUT1/CounterY_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916    40.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    35.123 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    36.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    36.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.403    38.140    UUT1/clk_25MHz_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[2]/C
                         clock pessimism              0.333    38.473    
                         clock uncertainty           -0.095    38.378    
    SLICE_X108Y127       FDCE (Setup_fdce_C_CE)      -0.119    38.259    UUT1/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.259    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 37.268    

Slack (MET) :             37.268ns  (required time - arrival time)
  Source:                 UUT1/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@40.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.729ns (29.170%)  route 1.770ns (70.830%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.557    -1.508    UUT1/clk_25MHz_0
    SLICE_X108Y125       FDCE                                         r  UUT1/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDCE (Prop_fdce_C_Q)         0.393    -1.115 r  UUT1/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.794    -0.321    UUT1/CounterX[4]
    SLICE_X110Y125       LUT5 (Prop_lut5_I4_O)        0.097    -0.224 f  UUT1/CounterX[9]_i_2/O
                         net (fo=7, routed)           0.491     0.267    UUT1/CounterX[9]_i_2_n_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I5_O)        0.239     0.506 r  UUT1/CounterX[4]_i_2/O
                         net (fo=14, routed)          0.485     0.991    UUT1/CounterY_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916    40.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    35.123 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    36.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    36.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.403    38.140    UUT1/clk_25MHz_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[3]/C
                         clock pessimism              0.333    38.473    
                         clock uncertainty           -0.095    38.378    
    SLICE_X108Y127       FDCE (Setup_fdce_C_CE)      -0.119    38.259    UUT1/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.259    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 37.268    

Slack (MET) :             37.268ns  (required time - arrival time)
  Source:                 UUT1/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@40.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.729ns (29.170%)  route 1.770ns (70.830%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.557    -1.508    UUT1/clk_25MHz_0
    SLICE_X108Y125       FDCE                                         r  UUT1/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDCE (Prop_fdce_C_Q)         0.393    -1.115 r  UUT1/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.794    -0.321    UUT1/CounterX[4]
    SLICE_X110Y125       LUT5 (Prop_lut5_I4_O)        0.097    -0.224 f  UUT1/CounterX[9]_i_2/O
                         net (fo=7, routed)           0.491     0.267    UUT1/CounterX[9]_i_2_n_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I5_O)        0.239     0.506 r  UUT1/CounterX[4]_i_2/O
                         net (fo=14, routed)          0.485     0.991    UUT1/CounterY_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916    40.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    35.123 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    36.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    36.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.403    38.140    UUT1/clk_25MHz_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[4]/C
                         clock pessimism              0.333    38.473    
                         clock uncertainty           -0.095    38.378    
    SLICE_X108Y127       FDCE (Setup_fdce_C_CE)      -0.119    38.259    UUT1/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.259    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 37.268    

Slack (MET) :             37.296ns  (required time - arrival time)
  Source:                 UUT1/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterX_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@40.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.826ns (30.808%)  route 1.855ns (69.192%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.557    -1.508    UUT1/clk_25MHz_0
    SLICE_X108Y125       FDCE                                         r  UUT1/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDCE (Prop_fdce_C_Q)         0.393    -1.115 f  UUT1/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.794    -0.321    UUT1/CounterX[4]
    SLICE_X110Y125       LUT5 (Prop_lut5_I4_O)        0.097    -0.224 r  UUT1/CounterX[9]_i_2/O
                         net (fo=7, routed)           0.491     0.267    UUT1/CounterX[9]_i_2_n_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I5_O)        0.239     0.506 f  UUT1/CounterX[4]_i_2/O
                         net (fo=14, routed)          0.570     1.076    UUT1/CounterY_0
    SLICE_X108Y125       LUT4 (Prop_lut4_I0_O)        0.097     1.173 r  UUT1/CounterX[2]_i_1/O
                         net (fo=1, routed)           0.000     1.173    UUT1/CounterX[2]_i_1_n_0
    SLICE_X108Y125       FDCE                                         r  UUT1/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916    40.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    35.123 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    36.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    36.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.400    38.137    UUT1/clk_25MHz_0
    SLICE_X108Y125       FDCE                                         r  UUT1/CounterX_reg[2]/C
                         clock pessimism              0.355    38.492    
                         clock uncertainty           -0.095    38.397    
    SLICE_X108Y125       FDCE (Setup_fdce_C_D)        0.072    38.469    UUT1/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 37.296    

Slack (MET) :             37.306ns  (required time - arrival time)
  Source:                 UUT1/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterX_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@40.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.842ns (31.218%)  route 1.855ns (68.782%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.557    -1.508    UUT1/clk_25MHz_0
    SLICE_X108Y125       FDCE                                         r  UUT1/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDCE (Prop_fdce_C_Q)         0.393    -1.115 f  UUT1/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.794    -0.321    UUT1/CounterX[4]
    SLICE_X110Y125       LUT5 (Prop_lut5_I4_O)        0.097    -0.224 r  UUT1/CounterX[9]_i_2/O
                         net (fo=7, routed)           0.491     0.267    UUT1/CounterX[9]_i_2_n_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I5_O)        0.239     0.506 f  UUT1/CounterX[4]_i_2/O
                         net (fo=14, routed)          0.570     1.076    UUT1/CounterY_0
    SLICE_X108Y125       LUT5 (Prop_lut5_I0_O)        0.113     1.189 r  UUT1/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000     1.189    UUT1/CounterX[3]_i_1_n_0
    SLICE_X108Y125       FDCE                                         r  UUT1/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916    40.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    35.123 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    36.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    36.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.400    38.137    UUT1/clk_25MHz_0
    SLICE_X108Y125       FDCE                                         r  UUT1/CounterX_reg[3]/C
                         clock pessimism              0.355    38.492    
                         clock uncertainty           -0.095    38.397    
    SLICE_X108Y125       FDCE (Setup_fdce_C_D)        0.098    38.495    UUT1/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                 37.306    

Slack (MET) :             37.325ns  (required time - arrival time)
  Source:                 UUT1/CounterY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/activeArea_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@40.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.681ns (27.367%)  route 1.807ns (72.633%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 38.144 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.560    -1.505    UUT1/clk_25MHz_0
    SLICE_X109Y127       FDCE                                         r  UUT1/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDCE (Prop_fdce_C_Q)         0.341    -1.164 f  UUT1/CounterY_reg[8]/Q
                         net (fo=9, routed)           0.727    -0.437    UUT1/CounterY[8]
    SLICE_X110Y127       LUT4 (Prop_lut4_I3_O)        0.101    -0.336 r  UUT1/CounterY[9]_i_5/O
                         net (fo=3, routed)           0.636     0.300    UUT1/CounterY[9]_i_5_n_0
    SLICE_X109Y126       LUT5 (Prop_lut5_I4_O)        0.239     0.539 r  UUT1/activeArea_i_1/O
                         net (fo=1, routed)           0.444     0.983    UUT1/activeArea0
    SLICE_X111Y130       FDCE                                         r  UUT1/activeArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916    40.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    35.123 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    36.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    36.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.407    38.144    UUT1/clk_25MHz_0
    SLICE_X111Y130       FDCE                                         r  UUT1/activeArea_reg/C
                         clock pessimism              0.298    38.442    
                         clock uncertainty           -0.095    38.347    
    SLICE_X111Y130       FDCE (Setup_fdce_C_D)       -0.039    38.308    UUT1/activeArea_reg
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                 37.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 UUT3/TMDS_CH1/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/TMDS_CH1/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.043%)  route 0.076ns (28.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.711    -0.739    UUT3/TMDS_CH1/CLK
    SLICE_X111Y131       FDCE                                         r  UUT3/TMDS_CH1/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.141    -0.598 r  UUT3/TMDS_CH1/balance_acc_reg[1]/Q
                         net (fo=3, routed)           0.076    -0.522    UUT3/TMDS_CH1/balance_acc[1]
    SLICE_X110Y131       LUT6 (Prop_lut6_I3_O)        0.045    -0.477 r  UUT3/TMDS_CH1/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.477    UUT3/TMDS_CH1/balance_acc[2]_i_1__0_n_0
    SLICE_X110Y131       FDCE                                         r  UUT3/TMDS_CH1/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.985    -1.161    UUT3/TMDS_CH1/CLK
    SLICE_X110Y131       FDCE                                         r  UUT3/TMDS_CH1/balance_acc_reg[2]/C
                         clock pessimism              0.435    -0.726    
    SLICE_X110Y131       FDCE (Hold_fdce_C_D)         0.092    -0.634    UUT3/TMDS_CH1/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 UUT1/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterY_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.797%)  route 0.130ns (41.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.707    -0.743    UUT1/clk_25MHz_0
    SLICE_X109Y127       FDCE                                         r  UUT1/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDCE (Prop_fdce_C_Q)         0.141    -0.602 r  UUT1/CounterY_reg[0]/Q
                         net (fo=10, routed)          0.130    -0.471    UUT1/CounterY[0]
    SLICE_X108Y127       LUT3 (Prop_lut3_I2_O)        0.045    -0.426 r  UUT1/CounterY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.426    UUT1/CounterY[1]_i_1_n_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.978    -1.168    UUT1/clk_25MHz_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[1]/C
                         clock pessimism              0.438    -0.730    
    SLICE_X108Y127       FDCE (Hold_fdce_C_D)         0.121    -0.609    UUT1/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 UUT1/activeArea_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/TMDS_CH0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.111%)  route 0.142ns (42.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.710    -0.740    UUT1/clk_25MHz_0
    SLICE_X111Y130       FDCE                                         r  UUT1/activeArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDCE (Prop_fdce_C_Q)         0.141    -0.599 r  UUT1/activeArea_reg/Q
                         net (fo=23, routed)          0.142    -0.457    UUT1/activeArea
    SLICE_X110Y130       LUT5 (Prop_lut5_I2_O)        0.048    -0.409 r  UUT1/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.409    UUT3/TMDS_CH0/D[3]
    SLICE_X110Y130       FDCE                                         r  UUT3/TMDS_CH0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.984    -1.162    UUT3/TMDS_CH0/CLK
    SLICE_X110Y130       FDCE                                         r  UUT3/TMDS_CH0/dout_reg[9]/C
                         clock pessimism              0.435    -0.727    
    SLICE_X110Y130       FDCE (Hold_fdce_C_D)         0.107    -0.620    UUT3/TMDS_CH0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UUT1/activeArea_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/TMDS_CH0/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.190ns (56.208%)  route 0.148ns (43.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.710    -0.740    UUT1/clk_25MHz_0
    SLICE_X111Y130       FDCE                                         r  UUT1/activeArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDCE (Prop_fdce_C_Q)         0.141    -0.599 r  UUT1/activeArea_reg/Q
                         net (fo=23, routed)          0.148    -0.451    UUT3/TMDS_CH0/activeArea
    SLICE_X110Y130       LUT5 (Prop_lut5_I4_O)        0.049    -0.402 r  UUT3/TMDS_CH0/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.402    UUT3/TMDS_CH0/balance_acc[1]_i_1_n_0
    SLICE_X110Y130       FDCE                                         r  UUT3/TMDS_CH0/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.984    -1.162    UUT3/TMDS_CH0/CLK
    SLICE_X110Y130       FDCE                                         r  UUT3/TMDS_CH0/balance_acc_reg[1]/C
                         clock pessimism              0.435    -0.727    
    SLICE_X110Y130       FDCE (Hold_fdce_C_D)         0.107    -0.620    UUT3/TMDS_CH0/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 UUT1/CounterY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterY_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.246ns (71.448%)  route 0.098ns (28.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.707    -0.743    UUT1/clk_25MHz_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDCE (Prop_fdce_C_Q)         0.148    -0.595 r  UUT1/CounterY_reg[3]/Q
                         net (fo=10, routed)          0.098    -0.496    UUT1/CounterY[3]
    SLICE_X108Y127       LUT6 (Prop_lut6_I4_O)        0.098    -0.398 r  UUT1/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.398    UUT1/CounterY[4]_i_1_n_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.978    -1.168    UUT1/clk_25MHz_0
    SLICE_X108Y127       FDCE                                         r  UUT1/CounterY_reg[4]/C
                         clock pessimism              0.425    -0.743    
    SLICE_X108Y127       FDCE (Hold_fdce_C_D)         0.121    -0.622    UUT1/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 UUT1/activeArea_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/TMDS_CH0/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.718%)  route 0.142ns (43.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.710    -0.740    UUT1/clk_25MHz_0
    SLICE_X111Y130       FDCE                                         r  UUT1/activeArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDCE (Prop_fdce_C_Q)         0.141    -0.599 r  UUT1/activeArea_reg/Q
                         net (fo=23, routed)          0.142    -0.457    UUT1/activeArea
    SLICE_X110Y130       LUT3 (Prop_lut3_I1_O)        0.045    -0.412 r  UUT1/dout[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.412    UUT3/TMDS_CH0/D[2]
    SLICE_X110Y130       FDCE                                         r  UUT3/TMDS_CH0/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.984    -1.162    UUT3/TMDS_CH0/CLK
    SLICE_X110Y130       FDCE                                         r  UUT3/TMDS_CH0/dout_reg[8]/C
                         clock pessimism              0.435    -0.727    
    SLICE_X110Y130       FDCE (Hold_fdce_C_D)         0.091    -0.636    UUT3/TMDS_CH0/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 UUT1/activeArea_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/TMDS_CH0/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.684%)  route 0.148ns (44.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.710    -0.740    UUT1/clk_25MHz_0
    SLICE_X111Y130       FDCE                                         r  UUT1/activeArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDCE (Prop_fdce_C_Q)         0.141    -0.599 r  UUT1/activeArea_reg/Q
                         net (fo=23, routed)          0.148    -0.451    UUT3/TMDS_CH0/activeArea
    SLICE_X110Y130       LUT3 (Prop_lut3_I2_O)        0.045    -0.406 r  UUT3/TMDS_CH0/balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.406    UUT3/TMDS_CH0/balance_acc[0]_i_1_n_0
    SLICE_X110Y130       FDCE                                         r  UUT3/TMDS_CH0/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.984    -1.162    UUT3/TMDS_CH0/CLK
    SLICE_X110Y130       FDCE                                         r  UUT3/TMDS_CH0/balance_acc_reg[0]/C
                         clock pessimism              0.435    -0.727    
    SLICE_X110Y130       FDCE (Hold_fdce_C_D)         0.092    -0.635    UUT3/TMDS_CH0/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 UUT3/TMDS_CH1/balance_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/TMDS_CH1/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.609%)  route 0.168ns (47.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.711    -0.739    UUT3/TMDS_CH1/CLK
    SLICE_X110Y131       FDCE                                         r  UUT3/TMDS_CH1/balance_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDCE (Prop_fdce_C_Q)         0.141    -0.598 r  UUT3/TMDS_CH1/balance_acc_reg[3]/Q
                         net (fo=7, routed)           0.168    -0.430    UUT3/TMDS_CH1/balance_acc[3]
    SLICE_X111Y131       LUT3 (Prop_lut3_I0_O)        0.045    -0.385 r  UUT3/TMDS_CH1/dout[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.385    UUT3/TMDS_CH1/dout[9]_i_1__1_n_0
    SLICE_X111Y131       FDCE                                         r  UUT3/TMDS_CH1/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.985    -1.161    UUT3/TMDS_CH1/CLK
    SLICE_X111Y131       FDCE                                         r  UUT3/TMDS_CH1/dout_reg[9]/C
                         clock pessimism              0.435    -0.726    
    SLICE_X111Y131       FDCE (Hold_fdce_C_D)         0.107    -0.619    UUT3/TMDS_CH1/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 UUT1/CounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.246ns (69.334%)  route 0.109ns (30.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.170ns
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.705    -0.745    UUT1/clk_25MHz_0
    SLICE_X108Y126       FDCE                                         r  UUT1/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y126       FDCE (Prop_fdce_C_Q)         0.148    -0.597 r  UUT1/CounterX_reg[7]/Q
                         net (fo=12, routed)          0.109    -0.488    UUT1/CounterX[7]
    SLICE_X108Y126       LUT6 (Prop_lut6_I4_O)        0.098    -0.390 r  UUT1/CounterX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.390    UUT1/CounterX[8]_i_1_n_0
    SLICE_X108Y126       FDCE                                         r  UUT1/CounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.976    -1.170    UUT1/clk_25MHz_0
    SLICE_X108Y126       FDCE                                         r  UUT1/CounterX_reg[8]/C
                         clock pessimism              0.425    -0.745    
    SLICE_X108Y126       FDCE (Hold_fdce_C_D)         0.121    -0.624    UUT1/CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 UUT1/CounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterX_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.247ns (68.115%)  route 0.116ns (31.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.171ns
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.704    -0.746    UUT1/clk_25MHz_0
    SLICE_X108Y125       FDCE                                         r  UUT1/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDCE (Prop_fdce_C_Q)         0.148    -0.598 r  UUT1/CounterX_reg[3]/Q
                         net (fo=7, routed)           0.116    -0.482    UUT1/CounterX[3]
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.099    -0.383 r  UUT1/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.383    UUT1/CounterX[4]_i_1_n_0
    SLICE_X108Y125       FDCE                                         r  UUT1/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.975    -1.171    UUT1/clk_25MHz_0
    SLICE_X108Y125       FDCE                                         r  UUT1/CounterX_reg[4]/C
                         clock pessimism              0.425    -0.746    
    SLICE_X108Y125       FDCE (Hold_fdce_C_D)         0.121    -0.625    UUT1/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_ClockGen_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y125   UUT1/CounterX_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y125   UUT1/CounterX_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y125   UUT1/CounterX_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y125   UUT1/CounterX_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y125   UUT1/CounterX_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y125   UUT1/CounterX_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y126   UUT1/CounterX_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y126   UUT1/CounterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y131   UUT3/TMDS_CH0/dout_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y131   UUT3/TMDS_CH0/dout_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y131   UUT3/TMDS_CH1/balance_acc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y131   UUT3/TMDS_CH1/balance_acc_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y131   UUT3/TMDS_CH1/balance_acc_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y131   UUT3/TMDS_CH1/balance_acc_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y131   UUT3/TMDS_CH1/dout_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y131   UUT3/TMDS_CH1/dout_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y131   UUT3/TMDS_CH1/dout_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y130   UUT3/TMDS_CH2/balance_acc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y125   UUT1/CounterX_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y125   UUT1/CounterX_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y125   UUT1/CounterX_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y125   UUT1/CounterX_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y125   UUT1/CounterX_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y125   UUT1/CounterX_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y125   UUT1/CounterX_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y125   UUT1/CounterX_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y125   UUT1/CounterX_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y125   UUT1/CounterX_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockGen_clk_wiz_0_0
  To Clock:  clkfbout_ClockGen_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockGen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   UUT0/ClockGen_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_ClockGen_clk_wiz_0_0
  To Clock:  clk_250MHz_ClockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 UUT3/TMDS_CH1/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.524ns (30.629%)  route 1.187ns (69.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 2.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.568    -1.497    UUT3/TMDS_CH1/CLK
    SLICE_X111Y131       FDCE                                         r  UUT3/TMDS_CH1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.313    -1.184 r  UUT3/TMDS_CH1/dout_reg[2]/Q
                         net (fo=3, routed)           1.187     0.003    UUT4/SR_TMDS_Green_reg[9]_0[1]
    SLICE_X108Y131       LUT3 (Prop_lut3_I0_O)        0.211     0.214 r  UUT4/SR_TMDS_Green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.214    UUT4/SR_TMDS_Green[2]_i_1_n_0
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.407     2.144    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[2]/C
                         clock pessimism              0.039     2.184    
                         clock uncertainty           -0.215     1.969    
    SLICE_X108Y131       FDCE (Setup_fdce_C_D)        0.072     2.041    UUT4/SR_TMDS_Green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.041    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 UUT3/TMDS_CH1/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.540ns (31.271%)  route 1.187ns (68.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 2.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.568    -1.497    UUT3/TMDS_CH1/CLK
    SLICE_X111Y131       FDCE                                         r  UUT3/TMDS_CH1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.313    -1.184 r  UUT3/TMDS_CH1/dout_reg[2]/Q
                         net (fo=3, routed)           1.187     0.003    UUT4/SR_TMDS_Green_reg[9]_0[1]
    SLICE_X108Y131       LUT3 (Prop_lut3_I0_O)        0.227     0.230 r  UUT4/SR_TMDS_Green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.230    UUT4/SR_TMDS_Green[4]_i_1_n_0
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.407     2.144    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[4]/C
                         clock pessimism              0.039     2.184    
                         clock uncertainty           -0.215     1.969    
    SLICE_X108Y131       FDCE (Setup_fdce_C_D)        0.098     2.067    UUT4/SR_TMDS_Green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.067    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 UUT3/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.438ns (26.418%)  route 1.220ns (73.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 2.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.568    -1.497    UUT3/TMDS_CH1/CLK
    SLICE_X110Y131       FDCE                                         r  UUT3/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDCE (Prop_fdce_C_Q)         0.341    -1.156 r  UUT3/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           1.220     0.064    UUT4/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X108Y131       LUT3 (Prop_lut3_I0_O)        0.097     0.161 r  UUT4/SR_TMDS_Green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.161    UUT4/SR_TMDS_Green[3]_i_1_n_0
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.407     2.144    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[3]/C
                         clock pessimism              0.039     2.184    
                         clock uncertainty           -0.215     1.969    
    SLICE_X108Y131       FDCE (Setup_fdce_C_D)        0.070     2.039    UUT4/SR_TMDS_Green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 UUT3/TMDS_CH2/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Blue_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.438ns (27.037%)  route 1.182ns (72.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 2.146 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.568    -1.497    UUT3/TMDS_CH2/CLK
    SLICE_X111Y131       FDCE                                         r  UUT3/TMDS_CH2/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.341    -1.156 r  UUT3/TMDS_CH2/dout_reg[8]/Q
                         net (fo=2, routed)           1.182     0.026    UUT4/SR_TMDS_Green_reg[8]_0
    SLICE_X111Y132       LUT3 (Prop_lut3_I0_O)        0.097     0.123 r  UUT4/SR_TMDS_Blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.123    UUT4/SR_TMDS_Blue[8]_i_1_n_0
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.409     2.146    UUT4/CLK
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[8]/C
                         clock pessimism              0.039     2.186    
                         clock uncertainty           -0.215     1.971    
    SLICE_X111Y132       FDCE (Setup_fdce_C_D)        0.032     2.003    UUT4/SR_TMDS_Blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.003    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 UUT3/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.455ns (27.165%)  route 1.220ns (72.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 2.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.568    -1.497    UUT3/TMDS_CH1/CLK
    SLICE_X110Y131       FDCE                                         r  UUT3/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDCE (Prop_fdce_C_Q)         0.341    -1.156 r  UUT3/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           1.220     0.064    UUT4/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X108Y131       LUT3 (Prop_lut3_I0_O)        0.114     0.178 r  UUT4/SR_TMDS_Green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.178    UUT4/SR_TMDS_Green[5]_i_1_n_0
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.407     2.144    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[5]/C
                         clock pessimism              0.039     2.184    
                         clock uncertainty           -0.215     1.969    
    SLICE_X108Y131       FDCE (Setup_fdce_C_D)        0.098     2.067    UUT4/SR_TMDS_Green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.067    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 UUT3/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.438ns (27.271%)  route 1.168ns (72.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 2.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.568    -1.497    UUT3/TMDS_CH0/CLK
    SLICE_X110Y131       FDCE                                         r  UUT3/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDCE (Prop_fdce_C_Q)         0.341    -1.156 r  UUT3/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.168     0.012    UUT4/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X109Y131       LUT3 (Prop_lut3_I0_O)        0.097     0.109 r  UUT4/SR_TMDS_Red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.109    UUT4/SR_TMDS_Red[3]_i_1_n_0
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.407     2.144    UUT4/CLK
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[3]/C
                         clock pessimism              0.039     2.184    
                         clock uncertainty           -0.215     1.969    
    SLICE_X109Y131       FDCE (Setup_fdce_C_D)        0.032     2.001    UUT4/SR_TMDS_Red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.001    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 UUT3/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Blue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.438ns (26.741%)  route 1.200ns (73.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 2.146 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.568    -1.497    UUT3/TMDS_CH2/CLK
    SLICE_X111Y131       FDCE                                         r  UUT3/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.341    -1.156 r  UUT3/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           1.200     0.044    UUT4/SR_TMDS_Blue_reg[9]_0[0]
    SLICE_X112Y132       LUT3 (Prop_lut3_I0_O)        0.097     0.141 r  UUT4/SR_TMDS_Blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.141    UUT4/SR_TMDS_Blue[3]_i_1_n_0
    SLICE_X112Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.409     2.146    UUT4/CLK
    SLICE_X112Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[3]/C
                         clock pessimism              0.039     2.186    
                         clock uncertainty           -0.215     1.971    
    SLICE_X112Y132       FDCE (Setup_fdce_C_D)        0.070     2.041    UUT4/SR_TMDS_Blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.041    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 UUT3/TMDS_CH2/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.448ns (27.485%)  route 1.182ns (72.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 2.146 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.568    -1.497    UUT3/TMDS_CH2/CLK
    SLICE_X111Y131       FDCE                                         r  UUT3/TMDS_CH2/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.341    -1.156 r  UUT3/TMDS_CH2/dout_reg[8]/Q
                         net (fo=2, routed)           1.182     0.026    UUT4/SR_TMDS_Green_reg[8]_0
    SLICE_X111Y132       LUT3 (Prop_lut3_I0_O)        0.107     0.133 r  UUT4/SR_TMDS_Green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.133    UUT4/SR_TMDS_Green[8]_i_1_n_0
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.409     2.146    UUT4/CLK
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Green_reg[8]/C
                         clock pessimism              0.039     2.186    
                         clock uncertainty           -0.215     1.971    
    SLICE_X111Y132       FDCE (Setup_fdce_C_D)        0.064     2.035    UUT4/SR_TMDS_Green_reg[8]
  -------------------------------------------------------------------
                         required time                          2.035    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 UUT3/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.438ns (26.832%)  route 1.194ns (73.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 2.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.568    -1.497    UUT3/TMDS_CH1/CLK
    SLICE_X110Y131       FDCE                                         r  UUT3/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDCE (Prop_fdce_C_Q)         0.341    -1.156 r  UUT3/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           1.194     0.038    UUT4/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X108Y131       LUT3 (Prop_lut3_I0_O)        0.097     0.135 r  UUT4/SR_TMDS_Green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.135    UUT4/SR_TMDS_Green[0]_i_1_n_0
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.407     2.144    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[0]/C
                         clock pessimism              0.039     2.184    
                         clock uncertainty           -0.215     1.969    
    SLICE_X108Y131       FDCE (Setup_fdce_C_D)        0.069     2.038    UUT4/SR_TMDS_Green_reg[0]
  -------------------------------------------------------------------
                         required time                          2.038    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 UUT3/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@4.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.456ns (28.077%)  route 1.168ns (71.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 2.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           1.013     1.013    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -4.838 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -3.144    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -3.065 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.568    -1.497    UUT3/TMDS_CH0/CLK
    SLICE_X110Y131       FDCE                                         r  UUT3/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDCE (Prop_fdce_C_Q)         0.341    -1.156 r  UUT3/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.168     0.012    UUT4/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X109Y131       LUT3 (Prop_lut3_I0_O)        0.115     0.127 r  UUT4/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.127    UUT4/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                  IBUF                         0.000     4.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.916     4.916    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794    -0.877 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     0.665    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     0.737 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.407     2.144    UUT4/CLK
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[5]/C
                         clock pessimism              0.039     2.184    
                         clock uncertainty           -0.215     1.969    
    SLICE_X109Y131       FDCE (Setup_fdce_C_D)        0.064     2.033    UUT4/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.033    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  1.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UUT3/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Red_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.190ns (24.728%)  route 0.578ns (75.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.164ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.711    -0.739    UUT3/TMDS_CH0/CLK
    SLICE_X110Y131       FDCE                                         r  UUT3/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDCE (Prop_fdce_C_Q)         0.141    -0.598 r  UUT3/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           0.578    -0.019    UUT4/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X109Y131       LUT3 (Prop_lut3_I0_O)        0.049     0.030 r  UUT4/SR_TMDS_Red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.030    UUT4/SR_TMDS_Red[7]_i_1_n_0
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.982    -1.164    UUT4/CLK
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[7]/C
                         clock pessimism              0.755    -0.409    
                         clock uncertainty            0.215    -0.195    
    SLICE_X109Y131       FDCE (Hold_fdce_C_D)         0.107    -0.088    UUT4/SR_TMDS_Red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 UUT3/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.184ns (23.089%)  route 0.613ns (76.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.711    -0.739    UUT3/TMDS_CH2/CLK
    SLICE_X111Y131       FDCE                                         r  UUT3/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.141    -0.598 r  UUT3/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           0.613     0.015    UUT4/SR_TMDS_Blue_reg[9]_0[0]
    SLICE_X112Y132       LUT3 (Prop_lut3_I0_O)        0.043     0.058 r  UUT4/SR_TMDS_Blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.058    UUT4/SR_TMDS_Blue[1]_i_1_n_0
    SLICE_X112Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.986    -1.160    UUT4/CLK
    SLICE_X112Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[1]/C
                         clock pessimism              0.755    -0.405    
                         clock uncertainty            0.215    -0.191    
    SLICE_X112Y132       FDCE (Hold_fdce_C_D)         0.131    -0.060    UUT4/SR_TMDS_Blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 UUT3/TMDS_CH0/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Red_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.228ns (29.569%)  route 0.543ns (70.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.710    -0.740    UUT3/TMDS_CH0/CLK
    SLICE_X110Y130       FDCE                                         r  UUT3/TMDS_CH0/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDCE (Prop_fdce_C_Q)         0.128    -0.612 r  UUT3/TMDS_CH0/dout_reg[9]/Q
                         net (fo=1, routed)           0.543    -0.069    UUT4/SR_TMDS_Red_reg[9]_0[3]
    SLICE_X109Y130       LUT2 (Prop_lut2_I1_O)        0.100     0.031 r  UUT4/SR_TMDS_Red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.031    UUT4/SR_TMDS_Red[9]_i_1_n_0
    SLICE_X109Y130       FDCE                                         r  UUT4/SR_TMDS_Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.981    -1.165    UUT4/CLK
    SLICE_X109Y130       FDCE                                         r  UUT4/SR_TMDS_Red_reg[9]/C
                         clock pessimism              0.755    -0.410    
                         clock uncertainty            0.215    -0.196    
    SLICE_X109Y130       FDCE (Hold_fdce_C_D)         0.107    -0.089    UUT4/SR_TMDS_Red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 UUT3/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Blue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.249ns (31.073%)  route 0.552ns (68.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.709    -0.741    UUT3/TMDS_CH2/CLK
    SLICE_X108Y130       FDCE                                         r  UUT3/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y130       FDCE (Prop_fdce_C_Q)         0.148    -0.593 r  UUT3/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           0.552    -0.040    UUT4/SR_TMDS_Blue_reg[9]_0[1]
    SLICE_X112Y132       LUT3 (Prop_lut3_I0_O)        0.101     0.061 r  UUT4/SR_TMDS_Blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.061    UUT4/SR_TMDS_Blue[4]_i_1_n_0
    SLICE_X112Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.986    -1.160    UUT4/CLK
    SLICE_X112Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[4]/C
                         clock pessimism              0.755    -0.405    
                         clock uncertainty            0.215    -0.191    
    SLICE_X112Y132       FDCE (Hold_fdce_C_D)         0.131    -0.060    UUT4/SR_TMDS_Blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 UUT3/TMDS_CH2/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Blue_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.251ns (32.069%)  route 0.532ns (67.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.709    -0.741    UUT3/TMDS_CH2/CLK
    SLICE_X108Y130       FDCE                                         r  UUT3/TMDS_CH2/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y130       FDCE (Prop_fdce_C_Q)         0.148    -0.593 r  UUT3/TMDS_CH2/dout_reg[9]/Q
                         net (fo=1, routed)           0.532    -0.061    UUT4/SR_TMDS_Blue_reg[9]_0[2]
    SLICE_X111Y132       LUT2 (Prop_lut2_I1_O)        0.103     0.042 r  UUT4/SR_TMDS_Blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.042    UUT4/SR_TMDS_Blue[9]_i_1_n_0
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.986    -1.160    UUT4/CLK
    SLICE_X111Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[9]/C
                         clock pessimism              0.755    -0.405    
                         clock uncertainty            0.215    -0.191    
    SLICE_X111Y132       FDCE (Hold_fdce_C_D)         0.107    -0.084    UUT4/SR_TMDS_Blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 UUT3/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Blue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.246ns (30.814%)  route 0.552ns (69.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.709    -0.741    UUT3/TMDS_CH2/CLK
    SLICE_X108Y130       FDCE                                         r  UUT3/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y130       FDCE (Prop_fdce_C_Q)         0.148    -0.593 r  UUT3/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           0.552    -0.040    UUT4/SR_TMDS_Blue_reg[9]_0[1]
    SLICE_X112Y132       LUT3 (Prop_lut3_I0_O)        0.098     0.058 r  UUT4/SR_TMDS_Blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.058    UUT4/SR_TMDS_Blue[2]_i_1_n_0
    SLICE_X112Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.986    -1.160    UUT4/CLK
    SLICE_X112Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[2]/C
                         clock pessimism              0.755    -0.405    
                         clock uncertainty            0.215    -0.191    
    SLICE_X112Y132       FDCE (Hold_fdce_C_D)         0.121    -0.070    UUT4/SR_TMDS_Blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 UUT3/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Blue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.281%)  route 0.613ns (76.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.711    -0.739    UUT3/TMDS_CH2/CLK
    SLICE_X111Y131       FDCE                                         r  UUT3/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.141    -0.598 r  UUT3/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           0.613     0.015    UUT4/SR_TMDS_Blue_reg[9]_0[0]
    SLICE_X112Y132       LUT3 (Prop_lut3_I0_O)        0.045     0.060 r  UUT4/SR_TMDS_Blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.060    UUT4/SR_TMDS_Blue[0]_i_1_n_0
    SLICE_X112Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.986    -1.160    UUT4/CLK
    SLICE_X112Y132       FDCE                                         r  UUT4/SR_TMDS_Blue_reg[0]/C
                         clock pessimism              0.755    -0.405    
                         clock uncertainty            0.215    -0.191    
    SLICE_X112Y132       FDCE (Hold_fdce_C_D)         0.120    -0.071    UUT4/SR_TMDS_Blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UUT3/TMDS_CH0/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.231ns (29.436%)  route 0.554ns (70.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.164ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.711    -0.739    UUT3/TMDS_CH0/CLK
    SLICE_X110Y131       FDCE                                         r  UUT3/TMDS_CH0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDCE (Prop_fdce_C_Q)         0.128    -0.611 r  UUT3/TMDS_CH0/dout_reg[2]/Q
                         net (fo=3, routed)           0.554    -0.057    UUT4/SR_TMDS_Red_reg[9]_0[1]
    SLICE_X109Y131       LUT3 (Prop_lut3_I0_O)        0.103     0.046 r  UUT4/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.046    UUT4/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.982    -1.164    UUT4/CLK
    SLICE_X109Y131       FDCE                                         r  UUT4/SR_TMDS_Red_reg[4]/C
                         clock pessimism              0.755    -0.409    
                         clock uncertainty            0.215    -0.195    
    SLICE_X109Y131       FDCE (Hold_fdce_C_D)         0.107    -0.088    UUT4/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UUT3/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Green_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.185ns (22.807%)  route 0.626ns (77.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.164ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.711    -0.739    UUT3/TMDS_CH1/CLK
    SLICE_X110Y131       FDCE                                         r  UUT3/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDCE (Prop_fdce_C_Q)         0.141    -0.598 r  UUT3/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           0.626     0.028    UUT4/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X108Y131       LUT3 (Prop_lut3_I0_O)        0.044     0.072 r  UUT4/SR_TMDS_Green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.072    UUT4/SR_TMDS_Green[7]_i_1_n_0
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.982    -1.164    UUT4/CLK
    SLICE_X108Y131       FDCE                                         r  UUT4/SR_TMDS_Green_reg[7]/C
                         clock pessimism              0.755    -0.409    
                         clock uncertainty            0.215    -0.195    
    SLICE_X108Y131       FDCE (Hold_fdce_C_D)         0.131    -0.064    UUT4/SR_TMDS_Green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UUT3/TMDS_CH0/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/SR_TMDS_Red_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_ClockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_ClockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_ClockGen_clk_wiz_0_0 rise@0.000ns - clk_25MHz_ClockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.044%)  route 0.588ns (75.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    UUT0/ClockGen_i/clk_wiz_0/inst/clk_25MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.710    -0.740    UUT3/TMDS_CH0/CLK
    SLICE_X110Y130       FDCE                                         r  UUT3/TMDS_CH0/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDCE (Prop_fdce_C_Q)         0.141    -0.599 r  UUT3/TMDS_CH0/dout_reg[8]/Q
                         net (fo=1, routed)           0.588    -0.011    UUT4/SR_TMDS_Red_reg[9]_0[2]
    SLICE_X109Y130       LUT3 (Prop_lut3_I0_O)        0.045     0.034 r  UUT4/SR_TMDS_Red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.034    UUT4/SR_TMDS_Red[8]_i_1_n_0
    SLICE_X109Y130       FDCE                                         r  UUT4/SR_TMDS_Red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_ClockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    UUT0/ClockGen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.927 r  UUT0/ClockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -2.175    UUT0/ClockGen_i/clk_wiz_0/inst/clk_250MHz_ClockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  UUT0/ClockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.981    -1.165    UUT4/CLK
    SLICE_X109Y130       FDCE                                         r  UUT4/SR_TMDS_Red_reg[8]/C
                         clock pessimism              0.755    -0.410    
                         clock uncertainty            0.215    -0.196    
    SLICE_X109Y130       FDCE (Hold_fdce_C_D)         0.091    -0.105    UUT4/SR_TMDS_Red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    





