library ieee;
use ieee.std_logic_1164.all;
use IEEE.NUMERIC_STD.ALL;

entity g00_MAC is
port (
		x		: in std_logic_vector(7 downto 0); -- first input
		y		: in std_logic_vector(8 downto 0); -- second input
		N		: in std_logic_vector(9 downto 0); -- total number of inputs
		clk		: in std_logic; --clock
		rst 	: in std_logic; --asynchronous active - high reset
		mac		: out std_logic_vector(16 downto 0); -- output of MAC unit
		ready 	: out std_logic); -- denotes the validity of the mac signal
end g00_MAC;

architecture mac of gNN_MAC is
	signal temp:  std_logic_vector(20 downto 0);
	begin
		process(clk,rst)
		begin
	      ready <= '1';
			if (rst = '1') then
				temp <= (others => '0');
			elsif(rising_edge(clk)) then
			   temp <= std_logic_vector(unsigned(temp) + unsigned(unsigned(x)*unsigned(y)));
			end if;
	   end process;
	   mac <= temp;
	end mac;
