# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_3.srcs/sources_1/new/address_counter.vhd"
vhdl xil_defaultlib  "../../../project_3.srcs/sim_1/imports/bert_092917_original - Mario Copy/tb_rom_address_counter.vhd"

# Do not sort compile order
nosort
