// This is a simple calculator module in Verilog

module calculator (

	input A, // Input operand A
	input B, // Input operand B
	input [1:0] OP, // Input operation selection (0: addition, 1: subtraction, 2: multiplication, 3: division)
	output [7:0] result // Output result (8 bit for simplicity)

	);

	reg [7:0] temp; // Temporary register to store intermediate results
	wire out; // Wire for output of basic operations

	// Addition operation
	always @(A or B) begin
		if (OP == 0) // Check if OP is set to addition
			temp <= A + B; // Performing addition and storing in temporary register
	end
	
	// Subtraction operation
	always @(A or B) begin
		if (OP == 1) // Check if OP is set to subtraction
			temp <= A - B; // Performing subtraction and storing in temporary register
	end
	
	// Multiplication operation
	always @(A or B) begin
		if (OP == 2) // Check if OP is set to multiplication
			temp <= A * B; // Performing multiplication and storing in temporary register
	end

	// Division operation
	always @(A or B) begin
		if (OP == 3) // Check if OP is set to division
			temp <= A / B; // Performing division and storing in temporary register
	end
	
	// Output result selection based on operation
	assign out = (OP == 0) ? temp[7:0] : // If OP is set to addition, output register is the addition result
				(OP == 1) ? temp[7:0] : // If OP is set to subtraction, output register is the subtraction result
				(OP == 2) ? temp[7:0] : // If OP is set to multiplication, output register is the multiplication result
				(OP == 3) ? temp[7:0] : // If OP is set to division, output register is the division result
				0; // If none of the operations are selected, output default value of 0
	
	// Assigning output result to output port
	assign result = out;

endmodule