<!doctype html>
<html>
<head>
<title>CSUDMA_SRC_CTRL (CSUDMA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___csudma.html")>CSUDMA Module</a> &gt; CSUDMA_SRC_CTRL (CSUDMA) Register</p><h1>CSUDMA_SRC_CTRL (CSUDMA) Register</h1>
<h2>CSUDMA_SRC_CTRL (CSUDMA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>CSUDMA_SRC_CTRL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000000C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFC8000C (CSUDMA)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x003FFA00</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>General SRC DMA Control Register 1</td></tr>
</table>
<p></p>
<h2>CSUDMA_SRC_CTRL (CSUDMA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:25</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>RESERVED. Return 0 when read. Writes ignored.</td></tr>
<tr valign=top><td>APB_ERR_RESP</td><td class="center">24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>When an APB (register) access occurs to an unimplemented space (there is no register at that location), the resulting pslverr will be:<br/>0: pslverr = 1'b0<br/>1: pslverr = 1'b1<br/>There is also a maskable interrupt , "INVALID_APB" that could be asserted, independent of what option is selected here.</td></tr>
<tr valign=top><td>ENDIANNESS</td><td class="center">23</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>When cleared (0), the SRC_DMA will not change the incoming AXI byte ordering<br/>When set (1), the SRC_DMA will flip the incoming AXI byte locations before sending to the stream interface as follows:<br/>- Byte[3] -> Byte[0]<br/>- Byte[2] -> Byte[1]<br/>- Byte[1] -> Byte[2]<br/>- Byte[0] -> Byte[3]</td></tr>
<tr valign=top><td>AXI_BRST_TYPE</td><td class="center">22</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>When cleared (0), the DST_DMA will issue INCR type bursts to memory<br/>When set (1), the DST_DMA will issue AXI FIXED type bursts to memory</td></tr>
<tr valign=top><td>TIMEOUT_VAL</td><td class="center">21:10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xFFE</td><td>Set the timeout value for SRC DMA. There are 2 physical timers, qualified with TIMEOUT_EN, that will compare against this value:<br/>1. Timeout counter starts to run when data is provided to the stream interface and backpressure is observed.<br/>As soon as backpressure is removed, the timer is reset. When timer expires, it stops running.<br/>2. Timeout counter runs whenever the DMA has outstanding read commands to process.<br/>Whenever RLAST is sampled, the timer is reset. When timer expires, it stops running.<br/>TIMEOUT_VAL field is interpreted as follows:<br/>Final timeout value = TIMEOUT_VAL * timeout_prescale_period<br/>where "timeout_prescale_period" is the period of the enable that is generated by the TIMEOUT_PRESCALER.<br/>Examples (prescaler set to maximum of 4096 clk (~2.5ns) cycles)<br/>12'h000: Final Timeout after 1*(4096 * 2.5ns) => 10.24us<br/>12'h001: Final Timeout after 2*(4096 * 2.5ns) => 20.48us<br/>etc<br/>12'hFFE: Final Timeout after 4095*(4096 * 2.5ns) => 41.93.ms<br/>12'hFFF: Special function - Clears both Timers<br/>Note that if PAUSE_STRM is asserted, timeout counter #1 will be paused, and if PAUSE_MEM is asserted, timeout counter #2 will be paused.<br/>Note that writing the value of 12'hFFF will cause<br/>both timers to be cleared.</td></tr>
<tr valign=top><td>FIFO_THRESH</td><td class="center"> 9:2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x80</td><td>SRC_FIFO programmed watermark value. This is the FIFO theshold used to trigger the FIFO_THRESHOLD_HIT interrupt.<br/>8'h00: Threshold is 0 entries<br/>8'h01: Threshold is 1 entry<br/>etc<br/>8'h80: Threshold is 128 entries<br/>Note that the interrupt will be triggered when the FIFO hits this threshold, irrespective of whether it is on the way up or down.</td></tr>
<tr valign=top><td>PAUSE_STRM</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>1: Temporarily stop the transfer of data from the internal SRC data FIFO to the stream interface. This in effect will lead to the filling of the SRC FIFO.<br/>0: DMA operates as usual. If previously PAUSED, it will continue on where it left off.</td></tr>
<tr valign=top><td>PAUSE_MEM</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>1: Temporarily stop the issuing of new read commands to memory. This in effect will lead to the emptying of the SRC FIFO. Read memory commands that are already outstanding will continue to be processed, but no new read commands will be issued to memory while PAUSE_MEM is asserted.<br/>0: DMA operates as usual. If previously PAUSED, it will continue on where it left off.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>