module RAM();
reg [7:0];
data_RAM [0:255];

always @(posedge clk)
  if (en)
    if (wr) begin
      data_RAM[a] <= d_in;  
      d_out <= d_in;
    end
  else
    d_out <= data_RAM[a];
