#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan  4 22:05:17 2023
# Process ID: 7639
# Current directory: /home/titan/jo/WORK/RISC-V
# Command line: vivado
# Log file: /home/titan/jo/WORK/RISC-V/vivado.log
# Journal file: /home/titan/jo/WORK/RISC-V/vivado.jou
# Running On: saturn, OS: Linux, CPU Frequency: 1203.957 MHz, CPU Physical cores: 16, Host memory: 135114 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /usr/local/packages/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /usr/local/packages/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /usr/local/packages/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /usr/local/packages/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /usr/local/packages/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /usr/local/packages/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /usr/local/packages/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /usr/local/packages/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /usr/local/packages/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/titan/jo/WORK/RISC-V/simple_RISC-V.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 7002.172 ; gain = 120.266 ; free physical = 7324 ; free virtual = 116884
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/PC_ROM/PC_ROM.xci] -no_script -reset -force -quiet
remove_files  -fileset PC_ROM /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/PC_ROM/PC_ROM.xci
reset_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7052.172 ; gain = 0.000 ; free physical = 7366 ; free virtual = 116926
INFO: [Project 1-386] Moving file '/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/PC_ROM/PC_ROM.xci' from fileset 'PC_ROM' to fileset 'sources_1'.
delete_ip_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 7052.172 ; gain = 0.000 ; free physical = 7363 ; free virtual = 116923
remove_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 7062.180 ; gain = 10.008 ; free physical = 7350 ; free virtual = 116910
file delete -force /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/PC_ROM
file delete -force /home/titan/jo/WORK/RISC-V/simple_RISC-V.gen/sources_1/ip/PC_ROM
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/titan/jo/WORK/RISC-V/simple_RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/packages/xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/titan/jo/WORK/RISC-V/simple_RISC-V.sim/sim_1/behav/xsim/ROM.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/titan/jo/WORK/RISC-V/simple_RISC-V.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/Pc_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc_Rom
INFO: [VRFC 10-311] analyzing module PC_ROM_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module PC_ROM_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module PC_ROM_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module PC_ROM_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module PC_ROM_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module PC_ROM_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/titan/jo/WORK/RISC-V/simple_RISC-V.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out_data' [/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sim_1/new/tb.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/simple_RISC.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.Pc_Rom
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x6f6f48]
[1] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x706383]
[2] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x6c0b1c]
[3] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x81a65e]
[4] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x81e6fb]
[5] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x586dba]
[6] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ad9d]
[7] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ab0d]
[8] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0b93f]
[9] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ad9d]
[10] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ab0d]
[11] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0b93f]
[12] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ad9d]
[13] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[14] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[15] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[16] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[17] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0xf0) [0x7f69be53b840]
[18] /usr/local/packages/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'/home/titan/jo/WORK/RISC-V/simple_RISC-V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/titan/jo/WORK/RISC-V/simple_RISC-V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 7107.203 ; gain = 0.000 ; free physical = 7333 ; free virtual = 116886
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/titan/jo/WORK/RISC-V/simple_RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/packages/xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/titan/jo/WORK/RISC-V/simple_RISC-V.sim/sim_1/behav/xsim/ROM.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/titan/jo/WORK/RISC-V/simple_RISC-V.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/Pc_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc_Rom
ERROR: [VRFC 10-3700] second argument of '$readmemb' must be a memory [/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/Pc_Rom.v:53]
ERROR: [VRFC 10-8530] module 'Pc_Rom' is ignored due to previous errors [/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/Pc_Rom.v:17]
INFO: [VRFC 10-311] analyzing module PC_ROM_blk_mem_gen_generic_cstr
ERROR: [VRFC 10-8530] module 'PC_ROM_blk_mem_gen_generic_cstr' is ignored due to previous errors [/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/Pc_Rom.v:199]
INFO: [VRFC 10-311] analyzing module PC_ROM_blk_mem_gen_prim_width
ERROR: [VRFC 10-8530] module 'PC_ROM_blk_mem_gen_prim_width' is ignored due to previous errors [/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/Pc_Rom.v:222]
INFO: [VRFC 10-311] analyzing module PC_ROM_blk_mem_gen_prim_wrapper
ERROR: [VRFC 10-8530] module 'PC_ROM_blk_mem_gen_prim_wrapper' is ignored due to previous errors [/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/Pc_Rom.v:245]
INFO: [VRFC 10-311] analyzing module PC_ROM_blk_mem_gen_top
ERROR: [VRFC 10-8530] module 'PC_ROM_blk_mem_gen_top' is ignored due to previous errors [/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/Pc_Rom.v:392]
INFO: [VRFC 10-311] analyzing module PC_ROM_blk_mem_gen_v8_4_5
ERROR: [VRFC 10-8530] module 'PC_ROM_blk_mem_gen_v8_4_5' is ignored due to previous errors [/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/Pc_Rom.v:441]
INFO: [VRFC 10-311] analyzing module PC_ROM_blk_mem_gen_v8_4_5_synth
ERROR: [VRFC 10-8530] module 'PC_ROM_blk_mem_gen_v8_4_5_synth' is ignored due to previous errors [/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/Pc_Rom.v:683]
INFO: [VRFC 10-311] analyzing module glbl
ERROR: [VRFC 10-8530] module 'glbl' is ignored due to previous errors [/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/Pc_Rom.v:708]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'/home/titan/jo/WORK/RISC-V/simple_RISC-V.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/titan/jo/WORK/RISC-V/simple_RISC-V.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  4 22:44:04 2023...
