

================================================================
== Vivado HLS Report for 'memAccess'
================================================================
* Date:           Wed Oct 14 13:04:51 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        dramModel_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.40|     3.183|        0.80|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%memState_load = load i1* @memState, align 1" [src/otherModules/dramModel/dramModel.cpp:43]   --->   Operation 4 'load' 'memState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t_V_1 = load i12* @inputWord_address_V, align 2" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 5 'load' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V = load i8* @inputWord_count_V, align 1" [src/otherModules/dramModel/dramModel.cpp:55]   --->   Operation 6 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%inputWord_rdOrWr_V_l = load i1* @inputWord_rdOrWr_V, align 1" [src/otherModules/dramModel/dramModel.cpp:53]   --->   Operation 7 'load' 'inputWord_rdOrWr_V_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %memState_load, label %2, label %0" [src/otherModules/dramModel/dramModel.cpp:43]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i21P(i21* @aggregateMemCmd_V, i32 1)"   --->   Operation 9 'nbreadreq' 'tmp' <Predicate = (!memState_load)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 0> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge3.i" [src/otherModules/dramModel/dramModel.cpp:46]   --->   Operation 10 'br' <Predicate = (!memState_load)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.26ns)   --->   "%tmp_2 = call i21 @_ssdm_op_Read.ap_fifo.volatile.i21P(i21* @aggregateMemCmd_V)"   --->   Operation 11 'read' 'tmp_2' <Predicate = (!memState_load & tmp)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 0> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i21 %tmp_2 to i12" [src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48]   --->   Operation 12 'trunc' 'tmp_3' <Predicate = (!memState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.91ns)   --->   "store i12 %tmp_3, i12* @inputWord_address_V, align 2" [src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48]   --->   Operation 13 'store' <Predicate = (!memState_load & tmp)> <Delay = 0.91>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_count_V_load_new = call i8 @_ssdm_op_PartSelect.i8.i21.i32.i32(i21 %tmp_2, i32 12, i32 19)" [src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48]   --->   Operation 14 'partselect' 'tmp_count_V_load_new' <Predicate = (!memState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.91ns)   --->   "store i8 %tmp_count_V_load_new, i8* @inputWord_count_V, align 2" [src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48]   --->   Operation 15 'store' <Predicate = (!memState_load & tmp)> <Delay = 0.91>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %tmp_2, i32 20)" [src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48]   --->   Operation 16 'bitselect' 'tmp_4' <Predicate = (!memState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "store i1 %tmp_4, i1* @inputWord_rdOrWr_V, align 1" [src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48]   --->   Operation 17 'store' <Predicate = (!memState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.83ns)   --->   "store i1 true, i1* @memState, align 1" [src/otherModules/dramModel/dramModel.cpp:49]   --->   Operation 18 'store' <Predicate = (!memState_load & tmp)> <Delay = 0.83>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %inputWord_rdOrWr_V_l, label %7, label %3" [src/otherModules/dramModel/dramModel.cpp:53]   --->   Operation 19 'br' <Predicate = (memState_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_6_i = zext i12 %t_V_1 to i64" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 20 'zext' 'tmp_6_i' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%memArray_V_addr = getelementptr [4096 x i512]* @memArray_V, i64 0, i64 %tmp_6_i" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 21 'getelementptr' 'memArray_V_addr' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.77ns)   --->   "%tmp_V = load i512* %memArray_V_addr, align 64" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 22 'load' 'tmp_V' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%tmp_8_i = icmp eq i8 %t_V, 1" [src/otherModules/dramModel/dramModel.cpp:55]   --->   Operation 23 'icmp' 'tmp_8_i' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_8_i, label %4, label %5" [src/otherModules/dramModel/dramModel.cpp:55]   --->   Operation 24 'br' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.28ns)   --->   "%tmp_5_i = add i8 %t_V, -1" [src/otherModules/dramModel/dramModel.cpp:59]   --->   Operation 25 'add' 'tmp_5_i' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & !tmp_8_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.91ns)   --->   "store i8 %tmp_5_i, i8* @inputWord_count_V, align 2" [src/otherModules/dramModel/dramModel.cpp:59]   --->   Operation 26 'store' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & !tmp_8_i)> <Delay = 0.91>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "%tmp_7_i = add i12 %t_V_1, 1" [src/otherModules/dramModel/dramModel.cpp:60]   --->   Operation 27 'add' 'tmp_7_i' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & !tmp_8_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.91ns)   --->   "store i12 %tmp_7_i, i12* @inputWord_address_V, align 2" [src/otherModules/dramModel/dramModel.cpp:60]   --->   Operation 28 'store' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & !tmp_8_i)> <Delay = 0.91>
ST_1 : Operation 29 [1/1] (0.83ns)   --->   "store i1 false, i1* @memState, align 1" [src/otherModules/dramModel/dramModel.cpp:56]   --->   Operation 29 'store' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & tmp_8_i)> <Delay = 0.83>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i512P(i512* %wrDataIn_V_V, i32 1)" [src/otherModules/dramModel/dramModel.cpp:63]   --->   Operation 30 'nbreadreq' 'tmp_1' <Predicate = (memState_load & inputWord_rdOrWr_V_l)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %8, label %._crit_edge5.i" [src/otherModules/dramModel/dramModel.cpp:63]   --->   Operation 31 'br' <Predicate = (memState_load & inputWord_rdOrWr_V_l)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_9_i = zext i12 %t_V_1 to i64" [src/otherModules/dramModel/dramModel.cpp:64]   --->   Operation 32 'zext' 'tmp_9_i' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %wrDataIn_V_V)" [src/otherModules/dramModel/dramModel.cpp:64]   --->   Operation 33 'read' 'tmp_V_1' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%memArray_V_addr_1 = getelementptr [4096 x i512]* @memArray_V, i64 0, i64 %tmp_9_i" [src/otherModules/dramModel/dramModel.cpp:64]   --->   Operation 34 'getelementptr' 'memArray_V_addr_1' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.77ns)   --->   "store i512 %tmp_V_1, i512* %memArray_V_addr_1, align 64" [src/otherModules/dramModel/dramModel.cpp:64]   --->   Operation 35 'store' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_1 : Operation 36 [1/1] (0.78ns)   --->   "%tmp_i = icmp eq i8 %t_V, 1" [src/otherModules/dramModel/dramModel.cpp:65]   --->   Operation 36 'icmp' 'tmp_i' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %9, label %10" [src/otherModules/dramModel/dramModel.cpp:65]   --->   Operation 37 'br' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.28ns)   --->   "%tmp_3_i = add i8 %t_V, -1" [src/otherModules/dramModel/dramModel.cpp:68]   --->   Operation 38 'add' 'tmp_3_i' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & !tmp_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.91ns)   --->   "store i8 %tmp_3_i, i8* @inputWord_count_V, align 2" [src/otherModules/dramModel/dramModel.cpp:68]   --->   Operation 39 'store' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & !tmp_i)> <Delay = 0.91>
ST_1 : Operation 40 [1/1] (1.35ns)   --->   "%tmp_4_i = add i12 %t_V_1, 1" [src/otherModules/dramModel/dramModel.cpp:69]   --->   Operation 40 'add' 'tmp_4_i' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & !tmp_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.91ns)   --->   "store i12 %tmp_4_i, i12* @inputWord_address_V, align 2" [src/otherModules/dramModel/dramModel.cpp:69]   --->   Operation 41 'store' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & !tmp_i)> <Delay = 0.91>
ST_1 : Operation 42 [1/1] (0.83ns)   --->   "store i1 false, i1* @memState, align 1" [src/otherModules/dramModel/dramModel.cpp:66]   --->   Operation 42 'store' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & tmp_i)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 43 [1/2] (1.77ns)   --->   "%tmp_V = load i512* %memArray_V_addr, align 64" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 43 'load' 'tmp_V' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %rdDataOut_V_V, i512 %tmp_V)" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 44 'write' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 45 [1/2] (1.77ns)   --->   "store i512 %tmp_V_1, i512* %memArray_V_addr_1, align 64" [src/otherModules/dramModel/dramModel.cpp:64]   --->   Operation 45 'store' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i21* @aggregateMemCmd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %wrDataIn_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %rdDataOut_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/otherModules/dramModel/dramModel.cpp:33]   --->   Operation 49 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 2, [1 x i8]* @p_str) nounwind" [src/otherModules/dramModel/dramModel.cpp:36]   --->   Operation 50 'speclatency' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [src/otherModules/dramModel/dramModel.cpp:50]   --->   Operation 51 'br' <Predicate = (!memState_load & tmp)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %memAccess.exit" [src/otherModules/dramModel/dramModel.cpp:51]   --->   Operation 52 'br' <Predicate = (!memState_load)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %rdDataOut_V_V, i512 %tmp_V)" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 53 'write' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 54 'br' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & !tmp_8_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %6" [src/otherModules/dramModel/dramModel.cpp:56]   --->   Operation 55 'br' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & tmp_8_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %12" [src/otherModules/dramModel/dramModel.cpp:62]   --->   Operation 56 'br' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 57 'br' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %11" [src/otherModules/dramModel/dramModel.cpp:66]   --->   Operation 58 'br' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & tmp_i)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i" [src/otherModules/dramModel/dramModel.cpp:71]   --->   Operation 59 'br' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 60 'br' <Predicate = (memState_load & inputWord_rdOrWr_V_l)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %memAccess.exit" [src/otherModules/dramModel/dramModel.cpp:72]   --->   Operation 61 'br' <Predicate = (memState_load)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 0.8ns.

 <State 1>: 3.18ns
The critical path consists of the following:
	fifo read on port 'aggregateMemCmd_V' [23]  (2.27 ns)
	'store' operation (src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48) of variable 'tmp_3', src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48 on static variable 'inputWord_address_V' [25]  (0.918 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'load' operation ('tmp.V', src/otherModules/dramModel/dramModel.cpp:54) on array 'memArray_V' [39]  (1.77 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
