<!-- Header Banner GIF -->
<p align="center">
  <img src="https://media.giphy.com/media/xT0xeJpnrWC4XWblEk/giphy.gif" width="100%" alt="VLSI Banner GIF"/>
</p>

<h1 align="center">Hi there, I'm Bhavana ğŸ‘‹</h1>

<p align="center">
  <b>B.Tech Final Year | Aspiring Physical Design Engineer | VLSI & Embedded Systems Enthusiast</b>
</p>

---

## ğŸ§  About Me

I'm deeply passionate about **VLSI**, with a strong interest in **Physical Design**, **Digital IC Design**, and **Embedded Systems**. I focus on building a solid foundation in chip design fundamentals while working on academic and personal projects in RTL design and backend flow.

---

## ğŸ› ï¸ Technical Skills

### ğŸ§© VLSI & ASIC Design
<p>
  <img src="https://img.shields.io/badge/Verilog-RTL-blue?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Physical_Design-Floorplan|CTS|Routing-critical?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Static_Timing_Analysis-STA-green?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Synopsys-Design_Compiler-purple?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Cadence-Innovus-red?style=for-the-badge" />
  <img src="https://img.shields.io/badge/CMOS-Digital_Logic-black?style=for-the-badge" />
</p>

### ğŸ”Œ Embedded Systems
<p>
  <img src="https://img.shields.io/badge/C-Programming-blue?logo=c&style=for-the-badge" />
  <img src="https://img.shields.io/badge/8051-Microcontroller-lightgrey?style=for-the-badge" />
  <img src="https://img.shields.io/badge/8085-Assembly-green?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Embedded_Protocols-UART|ADC|SPI|I2C-blue?style=for-the-badge" />
  <img src="https://img.shields.io/badge/RTOS-Basics-informational?style=for-the-badge" />
</p>

---

## ğŸ“ Projects

- ğŸ”§ **RTL to GDSII Flow Practice** using academic EDA tools
- ğŸ”„ **FSM & ALU Design in Verilog**
- ğŸ§ª **Sensor Interfacing** with 8051 (ADC, UART, LCD)
- â±ï¸ **Timing Reports Analysis** using STA concepts

â¡ï¸ *Explore pinned repositories for detailed code and documentation.*

---

## ğŸ“š Currently Learning

- Clock Tree Synthesis, Routing & DRC/LVS Checks  
- Advanced Static Timing Analysis  
- Scripting Automation for PD Flow  
- Basics of UVM/SystemVerilog for Verification

---

## ğŸ“« Connect with Me

<p>
  <a href="mailto:karanambhavana275@gmail.com"><img src="https://img.shields.io/badge/Email-Contact-red?style=for-the-badge&logo=gmail"></a>
  <a href="https://www.linkedin.com/in/bhavanakaranam-ece"><img src="https://img.shields.io/badge/LinkedIn-Bhavana-blue?style=for-the-badge&logo=linkedin"></a>
</p>

---

## ğŸŒŸ Quote I Follow

> â€œThe microchip is the canvas; the transistor is the brush.â€ â€“ *Anonymous*

---

<!-- VLSI or Chip Design Visual -->
<p align="center">
  <img src="https://media.giphy.com/media/iicDrNGWxHmDrIni6j/giphy.gif" width="300" alt="Chip Design GIF" />
</p>
