;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @300, 90
	SLT <300, 90
	SPL 0, <405
	SUB @27, 0
	SUB @121, 159
	SPL -0, <-102
	DJN 0, <2
	ADD 30, 7
	SUB @120, <106
	SPL <-1, @-20
	SUB @127, 106
	SUB @127, 106
	SPL 0, <402
	SUB -0, 0
	DAT #0, <402
	ADD 270, 1
	SPL 0, <402
	SLT 0, @82
	JMP -1, @-20
	ADD -130, 909
	MOV -1, <-20
	MOV -1, <-20
	ADD 30, 9
	SUB #0, -19
	SUB @121, 130
	SUB @121, 106
	SUB @120, <106
	SPL <-1, @-20
	ADD 270, 1
	ADD 210, 60
	SLT 0, @2
	SUB 72, 200
	SPL -0, <-192
	MOV -1, <-20
	MOV -1, <-20
	ADD -110, 909
	ADD -110, 909
	DJN -1, @-0
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
