{"vcs1":{"timestamp_begin":1684309813.290248184, "rt":1.66, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684309815.035698855, "rt":1.29, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684309816.394373877, "rt":0.48, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684309812.647458931}
{"VCS_COMP_START_TIME": 1684309812.647458931}
{"VCS_COMP_END_TIME": 1684309818.469095717}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330772}}
{"stitch_vcselab": {"peak_mem": 211948}}
