Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 30 23:28:41 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : ejemplo
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-48
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-48
----------------------------------

+----------+-------------+------------+-------------+------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------+---------------+
|   Paths  | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew |  Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                 Logical Path                                 | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive | Start Point Pin | End Point Pin |
+----------+-------------+------------+-------------+------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------+---------------+
| Path #1  | 4.410       | 4.465      | 1.929(44%)  | 2.536(56%) | -0.022     | -0.003 | 0.035             | Safely Timed       | Same Clock        | 6            | 4      | FDRE/C-(14)-LUT6-(2)-LUT6-(1)-CARRY4-(4)-LUT4-(1)-LUT6-(1)-CARRY4-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_X_reg[0]/C   | rE_reg[7]/D   |
| Path #2  | 4.410       | 4.385      | 1.924(44%)  | 2.461(56%) | -0.040     | 0.012  | 0.035             | Safely Timed       | Same Clock        | 6            | 4      | FDRE/C-(16)-LUT6-(2)-LUT6-(1)-CARRY4-(4)-LUT4-(1)-LUT6-(1)-CARRY4-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[1]__0/C  | rC_reg[7]/D   |
| Path #3  | 4.410       | 4.089      | 1.835(45%)  | 2.254(55%) | -0.040     | 0.020  | 0.035             | Safely Timed       | Same Clock        | 5            | 5      | FDRE/C-(14)-LUT2-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]__0/C  | rD_reg[4]/D   |
| Path #4  | 4.410       | 4.048      | 1.751(44%)  | 2.297(56%) | -0.041     | 0.037  | 0.035             | Safely Timed       | Same Clock        | 4            | 4      | FDRE/C-(16)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-(1)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/D                  | rD_reg[1]/C     | rE_reg[4]/D   |
| Path #5  | 4.410       | 4.315      | 1.920(45%)  | 2.395(55%) | -0.040     | 0.082  | 0.035             | Safely Timed       | Same Clock        | 6            | 4      | FDRE/C-(14)-LUT6-(2)-LUT6-(1)-CARRY4-(4)-LUT4-(1)-LUT6-(1)-CARRY4-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rE_reg[0]/C     | Y_reg[7]/D    |
| Path #6  | 4.410       | 4.307      | 2.381(56%)  | 1.926(44%) | -0.040     | 0.090  | 0.035             | Safely Timed       | Same Clock        | 6            | 5      | FDRE/C-(14)-LUT2-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-CARRY4-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]__0/C  | rD_reg[7]/D   |
| Path #7  | 4.410       | 4.174      | 2.248(54%)  | 1.926(46%) | -0.040     | 0.223  | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | FDRE/C-(14)-LUT2-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]__0/C  | rD_reg[6]/D   |
| Path #8  | 4.410       | 4.114      | 2.188(54%)  | 1.926(46%) | -0.040     | 0.283  | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | FDRE/C-(14)-LUT2-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]__0/C  | rD_reg[5]/D   |
| Path #9  | 4.410       | 4.048      | 2.126(53%)  | 1.922(47%) | -0.025     | 0.364  | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | FDRE/C-(12)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[3]__0/C  | rC_reg[6]/D   |
| Path #10 | 4.410       | 3.988      | 2.066(52%)  | 1.922(48%) | -0.025     | 0.424  | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | FDRE/C-(12)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[3]__0/C  | rC_reg[5]/D   |
| Path #11 | 4.410       | 3.966      | 1.938(49%)  | 2.028(51%) | -0.040     | 0.477  | 0.035             | Safely Timed       | Same Clock        | 4            | 4      | FDRE/C-(16)-LUT4-(1)-CARRY4-(1)-CARRY4-CARRY4-(1)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/D                  | rD_reg[1]/C     | rE_reg[6]/D   |
| Path #12 | 4.410       | 3.789      | 2.138(57%)  | 1.651(43%) | -0.040     | 0.607  | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | FDRE/C-(16)-LUT4-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_X_reg[1]/C   | Y_reg[6]/D    |
| Path #13 | 4.410       | 3.784      | 2.077(55%)  | 1.707(45%) | -0.040     | 0.660  | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | FDRE/C-(16)-LUT4-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/D                  | rD_reg[1]/C     | rE_reg[5]/D   |
| Path #14 | 4.410       | 3.729      | 2.078(56%)  | 1.651(44%) | -0.040     | 0.667  | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | FDRE/C-(16)-LUT4-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_X_reg[1]/C   | Y_reg[5]/D    |
| Path #15 | 4.410       | 3.635      | 1.713(48%)  | 1.922(52%) | -0.025     | 0.777  | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | FDRE/C-(12)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[3]__0/C  | rC_reg[4]/D   |
| Path #16 | 4.410       | 3.499      | 1.758(51%)  | 1.741(49%) | -0.040     | 0.898  | 0.035             | Safely Timed       | Same Clock        | 4            | 3      | FDRE/C-(16)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-(1)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_X_reg[1]/C   | Y_reg[4]/D    |
| Path #17 | 4.410       | 3.438      | 1.729(51%)  | 1.709(49%) | -0.040     | 0.959  | 0.035             | Safely Timed       | Same Clock        | 4            | 3      | FDRE/C-(14)-LUT2-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-(1)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]__0/C  | rD_reg[3]/D   |
| Path #18 | 4.410       | 3.322      | 1.581(48%)  | 1.741(52%) | -0.040     | 1.075  | 0.035             | Safely Timed       | Same Clock        | 4            | 3      | FDRE/C-(16)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-(1)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_X_reg[1]/C   | Y_reg[3]/D    |
| Path #19 | 4.410       | 2.982      | 1.117(38%)  | 1.865(62%) | -0.024     | 1.130  | 0.035             | Safely Timed       | Same Clock        | 2            | 3      | FDRE/C-(14)-LUT2-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]__0/C  | rD_reg[2]/D   |
| Path #20 | 4.410       | 3.258      | 1.773(55%)  | 1.485(45%) | -0.040     | 1.139  | 0.035             | Safely Timed       | Same Clock        | 4            | 2      | FDRE/C-(14)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-(1)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[1]/C     | rC_reg[3]/D   |
| Path #21 | 4.410       | 3.263      | 1.576(49%)  | 1.687(51%) | -0.040     | 1.181  | 0.035             | Safely Timed       | Same Clock        | 4            | 3      | FDRE/C-(16)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-(1)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/D                  | rD_reg[1]/C     | rE_reg[3]/D   |
| Path #22 | 4.410       | 2.912      | 1.160(40%)  | 1.752(60%) | -0.042     | 1.182  | 0.035             | Safely Timed       | Same Clock        | 2            | 2      | FDRE/C-(14)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_X_reg[1]/C   | rE_reg[2]/D   |
| Path #23 | 4.410       | 2.757      | 0.827(30%)  | 1.930(70%) | -0.039     | 1.331  | 0.035             | Safely Timed       | Same Clock        | 2            | 2      | FDRE/C-(12)-LUT2-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]__1/C  | rD_reg[0]/D   |
| Path #24 | 4.410       | 2.714      | 1.160(43%)  | 1.554(57%) | -0.040     | 1.403  | 0.035             | Safely Timed       | Same Clock        | 2            | 2      | FDRE/C-(14)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[1]/C     | rC_reg[2]/D   |
| Path #25 | 4.410       | 2.582      | 0.807(32%)  | 1.775(68%) | -0.024     | 1.509  | 0.035             | Safely Timed       | Same Clock        | 2            | 2      | FDRE/C-(14)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]__0/C  | rD_reg[1]/D   |
| Path #26 | 4.410       | 2.501      | 0.807(33%)  | 1.694(67%) | -0.040     | 1.612  | 0.035             | Safely Timed       | Same Clock        | 2            | 2      | FDRE/C-(14)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[1]/C     | rC_reg[1]/D   |
| Path #27 | 4.410       | 2.263      | 0.810(36%)  | 1.453(64%) | -0.040     | 1.809  | 0.035             | Safely Timed       | Same Clock        | 2            | 2      | FDRE/C-(14)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rE_reg[0]/C     | Y_reg[1]/D    |
| Path #28 | 4.410       | 2.173      | 0.807(38%)  | 1.366(62%) | -0.042     | 1.923  | 0.035             | Safely Timed       | Same Clock        | 2            | 2      | FDRE/C-(14)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_X_reg[1]/C   | rE_reg[1]/D   |
| Path #29 | 4.410       | 1.946      | 0.827(43%)  | 1.119(57%) | -0.040     | 2.167  | 0.035             | Safely Timed       | Same Clock        | 2            | 2      | FDRE/C-(14)-LUT2-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[0]/C     | rC_reg[0]/D   |
| Path #30 | 4.410       | 2.133      | 1.158(55%)  | 0.975(45%) | -0.040     | 2.310  | 0.035             | Safely Timed       | Same Clock        | 2            | 1      | FDRE/C-(14)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rE_reg[0]/C     | Y_reg[2]/D    |
| Path #31 | 4.410       | 1.748      | 0.889(51%)  | 0.859(49%) | -0.043     | 2.348  | 0.035             | Safely Timed       | Same Clock        | 2            | 2      | FDRE/C-(12)-LUT2-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rD_reg[0]/C     | rE_reg[0]/D   |
| Path #32 | 4.410       | 1.899      | 0.456(25%)  | 1.443(75%) | -0.040     | 2.373  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[6]/C     | rB_X_reg[6]/D |
| Path #33 | 4.410       | 1.499      | 0.419(28%)  | 1.080(72%) | -0.137     | 2.461  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[0]/C     | rC_X_reg[0]/D |
| Path #34 | 4.410       | 1.640      | 0.518(32%)  | 1.122(68%) | -0.025     | 2.609  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[7]/C     | rB_X_reg[7]/D |
| Path #35 | 4.410       | 1.599      | 0.518(33%)  | 1.081(67%) | -0.022     | 2.648  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[5]/C     | rB_X_reg[5]/D |
| Path #36 | 4.410       | 1.253      | 0.419(34%)  | 0.834(66%) | -0.139     | 2.729  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[1]/C     | rC_X_reg[1]/D |
| Path #37 | 4.410       | 1.390      | 0.456(33%)  | 0.934(67%) | -0.139     | 2.779  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[5]/C     | rC_X_reg[5]/D |
| Path #38 | 4.410       | 1.400      | 0.456(33%)  | 0.944(67%) | -0.041     | 2.828  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]/C     | rB_X_reg[0]/D |
| Path #39 | 4.410       | 1.210      | 0.419(35%)  | 0.791(65%) | -0.041     | 2.887  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[1]/C     | rB_X_reg[1]/D |
| Path #40 | 4.410       | 1.065      | 0.419(40%)  | 0.646(60%) | -0.139     | 2.929  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[2]/C     | rC_X_reg[2]/D |
| Path #41 | 4.410       | 1.215      | 0.456(38%)  | 0.759(62%) | -0.139     | 2.940  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[6]/C     | rC_X_reg[6]/D |
| Path #42 | 4.410       | 1.280      | 0.456(36%)  | 0.824(64%) | -0.040     | 2.954  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[2]/C     | rB_X_reg[2]/D |
| Path #43 | 4.410       | 1.317      | 0.518(40%)  | 0.799(60%) | 0.000      | 3.027  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[4]/C     | rB_X_reg[4]/D |
| Path #44 | 4.410       | 1.084      | 0.456(43%)  | 0.628(57%) | -0.139     | 3.085  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[7]/C     | rC_X_reg[7]/D |
| Path #45 | 4.410       | 1.093      | 0.456(42%)  | 0.637(58%) | -0.139     | 3.085  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[3]/C     | rC_X_reg[3]/D |
| Path #46 | 4.410       | 1.079      | 0.456(43%)  | 0.623(57%) | -0.139     | 3.099  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[4]/C     | rC_X_reg[4]/D |
| Path #47 | 4.410       | 1.336      | 0.832(63%)  | 0.504(37%) | -0.025     | 3.123  | 0.035             | Safely Timed       | Same Clock        | 2            | 1      | FDRE/C-(12)-LUT2-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_X_reg[0]/C   | Y_reg[0]/D    |
| Path #48 | 4.410       | 1.026      | 0.456(45%)  | 0.570(55%) | -0.025     | 3.253  | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[3]/C     | rB_X_reg[3]/D |
+----------+-------------+------------+-------------+------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------+---------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+---+---+---+
| End Point Clock | Requirement |  0 |  2 | 4 | 5 | 6 |
+-----------------+-------------+----+----+---+---+---+
| sys_clk_pin     | 4.410ns     | 16 | 12 | 7 | 9 | 4 |
+-----------------+-------------+----+----+---+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 48 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No router congested regions found.
** No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


