#! C:/Users/15062/.conda/envs/eda_env\Library/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\15062\CONDA~1\envs\eda_env\Library\lib\ivl\system.vpi";
:vpi_module "C:\Users\15062\CONDA~1\envs\eda_env\Library\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\15062\CONDA~1\envs\eda_env\Library\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\15062\CONDA~1\envs\eda_env\Library\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\15062\CONDA~1\envs\eda_env\Library\lib\ivl\va_math.vpi";
S_0000000002d57df0 .scope module, "adc_model" "adc_model" 2 7;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk_28G";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "adc_ready";
    .port_info 3 /INPUT 1 "calib_start";
    .port_info 4 /OUTPUT 1 "adc_calib_done";
    .port_info 5 /INPUT 1 "adc_run";
    .port_info 6 /OUTPUT 256 "adc_data";
    .port_info 7 /OUTPUT 1 "clk_sram";
    .port_info 8 /OUTPUT 1 "en_sram";
P_0000000002d57f80 .param/l "CALIB_CYCLES" 0 2 10, +C4<00000000000000000000000000000001>;
P_0000000002d57fb8 .param/l "CALIB_TIME" 0 2 11, +C4<00000000000000000100000000000000>;
P_0000000002d57ff0 .param/l "CHANNELS" 0 2 8, +C4<00000000000000000000000000100000>;
P_0000000002d58028 .param/l "DATAWIDTH" 0 2 9, +C4<00000000000000000000000000001000>;
P_0000000002d58060 .param/l "DESKEW_CAL_WIDTH" 0 2 13, +C4<00000000000000000000000000001000>;
P_0000000002d58098 .param/l "GAIN_CAL_WIDTH" 0 2 12, +C4<00000000000000000000000000001000>;
v0000000002d5dd80_0 .var "adc_calib_done", 0 0;
v0000000002d5d6a0_0 .var "adc_data", 255 0;
v0000000002d5d880_0 .var "adc_ready", 0 0;
o0000000002d5e658 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002d5d7e0_0 .net "adc_run", 0 0, o0000000002d5e658;  0 drivers
v0000000002d5e0a0_0 .var "base_sample", 7 0;
v0000000002d5e460_0 .var "calib_counter", 31 0;
o0000000002d5e6e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002d5d740_0 .net "calib_start", 0 0, o0000000002d5e6e8;  0 drivers
o0000000002d5e718 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002d5d920_0 .net "clk_28G", 0 0, o0000000002d5e718;  0 drivers
v0000000002d5e500_0 .var "clk_div_cnt", 4 0;
v0000000002d5d600_0 .var "clk_sram", 0 0;
v0000000002d5d9c0_0 .var "cycle_counter", 9 0;
v0000000002d5da60_0 .var "en_sram", 0 0;
v0000000002d5db00_0 .var/i "i", 31 0;
v0000000002d5dce0_0 .var "internal_en_run", 0 0;
v0000000002d5dba0_0 .var "next_base_sample", 7 0;
o0000000002d5e898 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002d5dc40_0 .net "rst_n", 0 0, o0000000002d5e898;  0 drivers
E_0000000002d585c0/0 .event negedge, v0000000002d5dc40_0;
E_0000000002d585c0/1 .event posedge, v0000000002d5d920_0;
E_0000000002d585c0 .event/or E_0000000002d585c0/0, E_0000000002d585c0/1;
E_0000000002d59440 .event edge, v0000000002d5d7e0_0;
E_0000000002d58780 .event posedge, v0000000002d5d920_0;
E_0000000002d58800 .event edge, v0000000002d5d740_0;
E_0000000002d588c0 .event edge, v0000000002d5dc40_0;
    .scope S_0000000002d57df0;
T_0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000002d5d880_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000002d5dd80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000002d5dce0_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000002d5e460_0, 0, 32;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0000000002d5d9c0_0, 0, 10;
T_0.0 ;
    %load/vec4 v0000000002d5dc40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0000000002d588c0;
    %jmp T_0.0;
T_0.1 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002d5d880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002d5dd80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002d5e460_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000002d5d9c0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002d5dce0_0, 0, 1;
T_0.2 ;
    %load/vec4 v0000000002d5dc40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0000000002d588c0;
    %jmp T_0.2;
T_0.3 ;
    %wait E_0000000002d58780;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002d5d880_0, 0, 1;
T_0.4 ;
    %load/vec4 v0000000002d5d740_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.5, 6;
    %wait E_0000000002d58800;
    %jmp T_0.4;
T_0.5 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002d5d880_0, 0, 1;
    %pushi/vec4 16384, 0, 32;
T_0.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.7, 5;
    %jmp/1 T_0.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000002d58780;
    %jmp T_0.6;
T_0.7 ;
    %pop/vec4 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002d5d880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002d5dd80_0, 0, 1;
T_0.8 ;
    %load/vec4 v0000000002d5d7e0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.9, 6;
    %wait E_0000000002d59440;
    %jmp T_0.8;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002d5dce0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000002d57df0;
T_1 ;
    %wait E_0000000002d585c0;
    %load/vec4 v0000000002d5dc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000000002d5d6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002d5d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002d5da60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002d5e500_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002d5e0a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002d5dce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000002d5e500_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000002d5e500_0, 0;
    %load/vec4 v0000000002d5e500_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002d5d600_0, 10;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000000002d5e500_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002d5d600_0, 10;
T_1.6 ;
T_1.5 ;
    %load/vec4 v0000000002d5e500_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0000000002d5e0a0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 8;
    %store/vec4 v0000000002d5dba0_0, 0, 8;
    %load/vec4 v0000000002d5dba0_0;
    %assign/vec4 v0000000002d5e0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002d5da60_0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002d5db00_0, 0, 32;
T_1.10 ;
    %load/vec4 v0000000002d5db00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.11, 5;
    %load/vec4 v0000000002d5dba0_0;
    %pad/u 32;
    %load/vec4 v0000000002d5db00_0;
    %add;
    %pad/u 8;
    %ix/load 5, 15, 0;
    %load/vec4 v0000000002d5db00_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000000002d5d6a0_0, 4, 5;
    %load/vec4 v0000000002d5db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002d5db00_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002d5da60_0, 5;
T_1.9 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "c:\Users\15062\Desktop\adc_verilog\rtl\adc_model.v";
