
# RISC-V simulator

single cycle í”„ë¡œê·¸ë¨ì„ ë¦¬ëˆ…ìŠ¤ ê°œë°œí™˜ê²½ì—ì„œ ì§ì ‘ êµ¬í˜„í•´ë³´ê³ ì í•˜ì˜€ë‹¤. 
* Instruction Fetch(IF): instruction ë©”ëª¨ë¦¬ ìƒì˜ ëª…ë ¹ì–´ë¥¼ ì½ëŠ” ë‹¨ê³„
* Instruction Decode(ID): ê°€ì ¸ì˜¨ instructionì„ í•´ì„í•˜ëŠ” ë‹¨ê³„
* Execute(EX): í•´ì„ëœ instructionì„ ë°”íƒ•ìœ¼ë¡œ ê³„ì‚°ì„ í•˜ëŠ” ë‹¨ê³„
* Memory(MEM): ë°ì´í„° ë©”ëª¨ë¦¬ì— ì ‘ê·¼í•˜ëŠ” ë‹¨ê³„
* Write back(WB): ë©”ëª¨ë¦¬ì— ì €ì¥ëœ ê°’ì„ ì½ì–´ì˜¤ëŠ” ë‹¨ê³„

<br><br>

ğŸŒŸ**IF(Instruction Fetch)**<br><br>
![image1](https://user-images.githubusercontent.com/110325367/229280302-f8d73cae-7aef-446f-b1eb-3413d8612915.png)


ğŸŒŸ**add**<br><br>
![image2](https://user-images.githubusercontent.com/110325367/229280412-e2d35f90-a320-4cae-ac84-3815b82e0d38.png)


ğŸŒŸ**EX(Execute)**<br><br>

ğŸŒŸ**MEM(Memory)**<br><br>

ğŸŒŸ**WB(Write Back)**<br><br>
