{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575533236614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575533236614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 16:07:16 2019 " "Processing started: Thu Dec 05 16:07:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575533236614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575533236614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_IR -c LCD_IR " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_IR -c LCD_IR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575533236614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575533237346 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD.v(199) " "Verilog HDL information at LCD.v(199): always construct contains both blocking and non-blocking assignments" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 199 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575533237411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/school/sophomore/verilog2/20191205/lcd.v 3 3 " "Found 3 design units, including 3 entities, in source file /code/school/sophomore/verilog2/20191205/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_IR " "Found entity 1: LCD_IR" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533237421 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533237421 ""} { "Info" "ISGN_ENTITY_NAME" "3 Custom_font_ROM " "Found entity 3: Custom_font_ROM" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533237421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533237421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/school/sophomore/verilog2/20191205/ir_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/school/sophomore/verilog2/20191205/ir_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVE " "Found entity 1: IR_RECEIVE" {  } { { "../IR_RECEIVE.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/IR_RECEIVE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533237426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533237426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_IR " "Elaborating entity \"LCD_IR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575533237491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.v(158) " "Verilog HDL assignment warning at LCD.v(158): truncated value with size 32 to match size of target (6)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237496 "|LCD_IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Custom_font_ROM Custom_font_ROM:ROM_U " "Elaborating entity \"Custom_font_ROM\" for hierarchy \"Custom_font_ROM:ROM_U\"" {  } { { "../LCD.v" "ROM_U" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533237526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"LCD_display_string:u1\"" {  } { { "../LCD.v" "u1" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533237547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MUL_DIV LCD.v(198) " "Verilog HDL or VHDL warning at LCD.v(198): object \"MUL_DIV\" assigned a value but never read" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575533237551 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD.v(212) " "Verilog HDL assignment warning at LCD.v(212): truncated value with size 32 to match size of target (18)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237551 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LCD.v(242) " "Verilog HDL assignment warning at LCD.v(242): truncated value with size 32 to match size of target (9)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237551 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD.v(243) " "Verilog HDL assignment warning at LCD.v(243): truncated value with size 32 to match size of target (18)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237551 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(288) " "Verilog HDL assignment warning at LCD.v(288): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237566 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(289) " "Verilog HDL assignment warning at LCD.v(289): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237571 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(290) " "Verilog HDL assignment warning at LCD.v(290): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237571 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(291) " "Verilog HDL assignment warning at LCD.v(291): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237571 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(292) " "Verilog HDL assignment warning at LCD.v(292): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237571 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(293) " "Verilog HDL assignment warning at LCD.v(293): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237576 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(305) " "Verilog HDL assignment warning at LCD.v(305): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237576 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(306) " "Verilog HDL assignment warning at LCD.v(306): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237576 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(307) " "Verilog HDL assignment warning at LCD.v(307): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237576 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(308) " "Verilog HDL assignment warning at LCD.v(308): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237581 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(309) " "Verilog HDL assignment warning at LCD.v(309): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237581 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(310) " "Verilog HDL assignment warning at LCD.v(310): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533237581 "|LCD_IR|LCD_display_string:u1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "LCD_OUT " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"LCD_OUT\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1575533237642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVE LCD_display_string:u1\|IR_RECEIVE:U1 " "Elaborating entity \"IR_RECEIVE\" for hierarchy \"LCD_display_string:u1\|IR_RECEIVE:U1\"" {  } { { "../LCD.v" "U1" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533237681 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Div0\"" {  } { { "../LCD.v" "Div0" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533257888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Div1\"" {  } { { "../LCD.v" "Div1" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533257888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Div2\"" {  } { { "../LCD.v" "Div2" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533257888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Div3\"" {  } { { "../LCD.v" "Div3" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533257888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Mod4\"" {  } { { "../LCD.v" "Mod4" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533257888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Mod3\"" {  } { { "../LCD.v" "Mod3" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533257888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Mod2\"" {  } { { "../LCD.v" "Mod2" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533257888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Mod1\"" {  } { { "../LCD.v" "Mod1" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533257888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Mod0\"" {  } { { "../LCD.v" "Mod0" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533257888 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1575533257888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_display_string:u1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LCD_display_string:u1\|lpm_divide:Div0\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533257951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_display_string:u1\|lpm_divide:Div0 " "Instantiated megafunction \"LCD_display_string:u1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533257951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533257951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533257951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533257951 ""}  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575533257951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533258029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533258029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533258045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533258045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533258091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533258091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533258154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533258154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533258232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533258232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_display_string:u1\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"LCD_display_string:u1\|lpm_divide:Mod4\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533258279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_display_string:u1\|lpm_divide:Mod4 " "Instantiated megafunction \"LCD_display_string:u1\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533258279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533258279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533258279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533258279 ""}  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575533258279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/lpm_divide_7bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533258341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533258341 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533259263 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533259263 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533259263 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533259263 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533259263 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533259263 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533259263 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533259263 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1575533259263 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575533259263 "|LCD_IR|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575533259263 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1575533259419 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575533260028 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_17_result_int\[0\]~0 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_17_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_17_result_int\[0\]~0" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 106 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Div2\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Div2\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Div2\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Div2\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Div2\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Div2\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_17_result_int\[0\]~0 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_17_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_17_result_int\[0\]~0" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_17_result_int\[0\]~0 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_17_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_17_result_int\[0\]~0" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~0 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_16_result_int\[0\]~0" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260028 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1575533260028 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/output_files/LCD_IR.map.smsg " "Generated suppressed messages file D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/output_files/LCD_IR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575533260138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575533260325 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260325 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[0\] " "No output dependent on input pin \"DATA_IN\[0\]\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260544 "|LCD_IR|DATA_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[1\] " "No output dependent on input pin \"DATA_IN\[1\]\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260544 "|LCD_IR|DATA_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[2\] " "No output dependent on input pin \"DATA_IN\[2\]\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260544 "|LCD_IR|DATA_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[3\] " "No output dependent on input pin \"DATA_IN\[3\]\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533260544 "|LCD_IR|DATA_IN[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575533260544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1697 " "Implemented 1697 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575533260544 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575533260544 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1575533260544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1679 " "Implemented 1679 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575533260544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575533260544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575533260606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 16:07:40 2019 " "Processing ended: Thu Dec 05 16:07:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575533260606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575533260606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575533260606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575533260606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575533262606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575533262606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 16:07:41 2019 " "Processing started: Thu Dec 05 16:07:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575533262606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575533262606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD_IR -c LCD_IR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD_IR -c LCD_IR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575533262606 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575533262778 ""}
{ "Info" "0" "" "Project  = LCD_IR" {  } {  } 0 0 "Project  = LCD_IR" 0 0 "Fitter" 0 0 1575533262778 ""}
{ "Info" "0" "" "Revision = LCD_IR" {  } {  } 0 0 "Revision = LCD_IR" 0 0 "Fitter" 0 0 1575533262778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1575533262918 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD_IR EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"LCD_IR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575533262934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575533262997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575533262997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575533262997 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575533263184 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575533263200 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575533263826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575533263826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575533263826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575533263826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575533263826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575533263826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575533263826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575533263826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575533263826 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575533263826 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 3642 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575533263826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 3644 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575533263826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 3646 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575533263826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 3648 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575533263826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 3650 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575533263826 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575533263826 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575533263826 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_IR.sdc " "Synopsys Design Constraints File file not found: 'LCD_IR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575533265500 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575533265500 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575533265515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575533265515 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575533265515 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575533265593 ""}  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 3638 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575533265593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready  " "Automatically promoted node LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575533265593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[23\] " "Destination node LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[23\]" {  } { { "../IR_RECEIVE.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/IR_RECEIVE.v" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_display_string:u1|IR_RECEIVE:U1|oDATA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575533265593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[22\] " "Destination node LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[22\]" {  } { { "../IR_RECEIVE.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/IR_RECEIVE.v" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_display_string:u1|IR_RECEIVE:U1|oDATA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575533265593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[21\] " "Destination node LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[21\]" {  } { { "../IR_RECEIVE.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/IR_RECEIVE.v" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_display_string:u1|IR_RECEIVE:U1|oDATA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575533265593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[20\] " "Destination node LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[20\]" {  } { { "../IR_RECEIVE.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/IR_RECEIVE.v" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_display_string:u1|IR_RECEIVE:U1|oDATA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575533265593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[19\] " "Destination node LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[19\]" {  } { { "../IR_RECEIVE.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/IR_RECEIVE.v" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_display_string:u1|IR_RECEIVE:U1|oDATA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575533265593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[18\] " "Destination node LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[18\]" {  } { { "../IR_RECEIVE.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/IR_RECEIVE.v" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_display_string:u1|IR_RECEIVE:U1|oDATA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575533265593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[17\] " "Destination node LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[17\]" {  } { { "../IR_RECEIVE.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/IR_RECEIVE.v" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_display_string:u1|IR_RECEIVE:U1|oDATA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575533265593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[16\] " "Destination node LCD_display_string:u1\|IR_RECEIVE:U1\|oDATA\[16\]" {  } { { "../IR_RECEIVE.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/IR_RECEIVE.v" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_display_string:u1|IR_RECEIVE:U1|oDATA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575533265593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575533265593 ""}  } { { "../IR_RECEIVE.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/IR_RECEIVE.v" 147 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_display_string:u1|IR_RECEIVE:U1|data_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575533265593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_400HZ  " "Automatically promoted node CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575533265593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_400HZ~0 " "Destination node CLK_400HZ~0" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_400HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 1394 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575533265593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575533265593 ""}  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 461 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575533265593 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575533266047 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575533266047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575533266047 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575533266047 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575533266047 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575533266047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575533266047 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575533266047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575533266047 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1575533266047 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575533266047 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575533266156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575533268624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575533269327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575533269343 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575533272639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575533272639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575533273107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575533276294 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575533276294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575533279543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575533279543 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575533279543 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.80 " "Total time spent on timing analysis during the Fitter is 1.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575533279575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575533279653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575533280043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575533280106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575533280465 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575533280980 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1575533282027 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1575533282027 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1575533282027 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1575533282027 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1575533282027 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1575533282027 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1575533282027 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1575533282027 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1575533282027 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/output_files/LCD_IR.fit.smsg " "Generated suppressed messages file D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/output_files/LCD_IR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575533282183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5611 " "Peak virtual memory: 5611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575533282793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 16:08:02 2019 " "Processing ended: Thu Dec 05 16:08:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575533282793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575533282793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575533282793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575533282793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575533284370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575533284370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 16:08:04 2019 " "Processing started: Thu Dec 05 16:08:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575533284370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575533284370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCD_IR -c LCD_IR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LCD_IR -c LCD_IR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575533284370 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575533287854 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575533287948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575533289353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 16:08:09 2019 " "Processing ended: Thu Dec 05 16:08:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575533289353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575533289353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575533289353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575533289353 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575533289994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575533291353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575533291353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 16:08:10 2019 " "Processing started: Thu Dec 05 16:08:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575533291353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575533291353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LCD_IR -c LCD_IR " "Command: quartus_sta LCD_IR -c LCD_IR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575533291353 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1575533291572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575533291931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575533291931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575533291994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575533291994 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_IR.sdc " "Synopsys Design Constraints File file not found: 'LCD_IR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1575533292337 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575533292337 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292337 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_400HZ CLK_400HZ " "create_clock -period 1.000 -name CLK_400HZ CLK_400HZ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292337 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready " "create_clock -period 1.000 -name LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292337 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1575533292728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292728 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1575533292728 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1575533292743 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1575533292837 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575533292837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -39.851 " "Worst-case setup slack is -39.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.851           -1078.942 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready  " "  -39.851           -1078.942 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.878             -67.469 CLK_400HZ  " "   -4.878             -67.469 CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.510            -242.270 Clk  " "   -3.510            -242.270 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575533292837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.277 " "Worst-case hold slack is -0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277              -0.277 Clk  " "   -0.277              -0.277 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLK_400HZ  " "    0.386               0.000 CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready  " "    0.405               0.000 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575533292853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575533292868 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575533292868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -157.200 Clk  " "   -3.000            -157.200 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -104.085 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready  " "   -1.285            -104.085 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -48.830 CLK_400HZ  " "   -1.285             -48.830 CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533292884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575533292884 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1575533293392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1575533293408 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1575533293924 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294017 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1575533294049 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575533294049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.973 " "Worst-case setup slack is -35.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.973            -974.702 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready  " "  -35.973            -974.702 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.361             -58.225 CLK_400HZ  " "   -4.361             -58.225 CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.101            -208.934 Clk  " "   -3.101            -208.934 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575533294049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.244 " "Worst-case hold slack is -0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244              -0.244 Clk  " "   -0.244              -0.244 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 CLK_400HZ  " "    0.339               0.000 CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready  " "    0.356               0.000 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575533294064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575533294080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575533294095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -157.200 Clk  " "   -3.000            -157.200 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -104.085 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready  " "   -1.285            -104.085 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -48.830 CLK_400HZ  " "   -1.285             -48.830 CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575533294111 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1575533294627 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1575533294798 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575533294798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.846 " "Worst-case setup slack is -18.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.846            -494.246 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready  " "  -18.846            -494.246 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.371             -20.621 CLK_400HZ  " "   -2.371             -20.621 CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.192             -58.510 Clk  " "   -1.192             -58.510 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575533294814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.349 " "Worst-case hold slack is -0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.349              -1.117 Clk  " "   -0.349              -1.117 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 CLK_400HZ  " "    0.173               0.000 CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready  " "    0.179               0.000 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575533294830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575533294830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575533294845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -131.180 Clk  " "   -3.000            -131.180 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -81.000 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready  " "   -1.000             -81.000 LCD_display_string:u1\|IR_RECEIVE:U1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -38.000 CLK_400HZ  " "   -1.000             -38.000 CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575533294861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575533294861 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575533295783 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575533295783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575533295954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 16:08:15 2019 " "Processing ended: Thu Dec 05 16:08:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575533295954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575533295954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575533295954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575533295954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575533297673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575533297673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 16:08:17 2019 " "Processing started: Thu Dec 05 16:08:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575533297673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575533297673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LCD_IR -c LCD_IR " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LCD_IR -c LCD_IR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575533297673 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_IR_7_1200mv_85c_slow.vo D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/ simulation " "Generated file LCD_IR_7_1200mv_85c_slow.vo in folder \"D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575533298563 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_IR_7_1200mv_0c_slow.vo D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/ simulation " "Generated file LCD_IR_7_1200mv_0c_slow.vo in folder \"D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575533298751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_IR_min_1200mv_0c_fast.vo D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/ simulation " "Generated file LCD_IR_min_1200mv_0c_fast.vo in folder \"D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575533298954 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_IR.vo D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/ simulation " "Generated file LCD_IR.vo in folder \"D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575533299141 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_IR_7_1200mv_85c_v_slow.sdo D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/ simulation " "Generated file LCD_IR_7_1200mv_85c_v_slow.sdo in folder \"D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575533299282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_IR_7_1200mv_0c_v_slow.sdo D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/ simulation " "Generated file LCD_IR_7_1200mv_0c_v_slow.sdo in folder \"D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575533299438 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_IR_min_1200mv_0c_v_fast.sdo D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/ simulation " "Generated file LCD_IR_min_1200mv_0c_v_fast.sdo in folder \"D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575533299579 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_IR_v.sdo D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/ simulation " "Generated file LCD_IR_v.sdo in folder \"D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575533299719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575533299828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 16:08:19 2019 " "Processing ended: Thu Dec 05 16:08:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575533299828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575533299828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575533299828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575533299828 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575533300438 ""}
