// Seed: 302012734
module module_3 (
    input wor id_0,
    input uwire id_1,
    input wor id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6
    , id_13,
    input supply1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input supply0 module_0,
    output wor id_11
);
  tri1 id_14 = id_7;
  generate
    assign id_14 = id_10 == 1;
  endgenerate
endmodule
module module_1 #(
    parameter id_8 = 32'd63,
    parameter id_9 = 32'd77
) (
    input  tri0 id_0
    , id_6,
    input  tri1 id_1,
    input  tri  id_2,
    output wire id_3
    , id_7,
    output wire id_4
);
  assign id_4 = 1;
  assign id_3 = 1;
  module_0(
      id_0, id_1, id_0, id_2, id_2, id_0, id_1, id_1, id_2, id_2, id_0, id_4
  ); defparam id_8.id_9 = 1'b0;
endmodule
