EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# 24FC512
#
DEF 24FC512 U 0 20 Y Y 1 F N
F0 "U" -250 250 50 H V C CNN
F1 "24FC512" 50 250 50 H V L CNN
F2 "Package_SO:TSSOP-8_4.4x3mm_P0.65mm" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "Microchip Technology" 0 0 50 H I C CNN "MF"
F5 "24FC512T-I/ST" 0 0 50 H I C CNN "PN"
$FPLIST
 DIP*W7.62mm*
 SOIC*3.9x4.9mm*
 TSSOP*4.4x3mm*P0.65mm*
 DFN*3x2mm*P0.5mm*
$ENDFPLIST
DRAW
S -300 200 300 -200 1 1 10 f
X A0 1 -400 100 100 R 50 50 1 1 I
X A1 2 -400 0 100 R 50 50 1 1 I
X A2 3 -400 -100 100 R 50 50 1 1 I
X GND 4 0 -300 100 U 50 50 1 1 W
X SDA 5 400 100 100 L 50 50 1 1 B
X SCL 6 400 0 100 L 50 50 1 1 I
X WP 7 400 -100 100 L 50 50 1 1 I
X VCC 8 0 300 100 D 50 50 1 1 W
ENDDRAW
ENDDEF
#
# IS42S16160J-7BLI
#
DEF IS42S16160J-7BLI U 0 40 Y Y 1 F N
F0 "U" -200 3300 50 H V C CNN
F1 "IS42S16160J-7BLI" 0 -100 50 H V C CNN
F2 "SLJ_BGA:TFBGA-54" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "ISSI, Integrated Silicon Solution Inc" 0 0 50 H I C CNN "MF"
F5 "IS42S16160J-7BLI" 0 0 50 H I C CNN "PN"
DRAW
S -300 3200 300 0 0 1 0 N
X DQ15 A2 500 1600 200 L 50 50 0 0 B
X VSSQ A3 500 100 200 L 50 50 0 0 W
X VDDQ A7 -500 200 200 R 50 50 0 0 W
X DQ0 A8 500 3100 200 L 50 50 0 0 B
X VDD A9 -500 700 200 R 50 50 0 0 W
X DQ14 B1 500 1700 200 L 50 50 0 0 B
X DQ13 B2 500 1800 200 L 50 50 0 0 B
X VDDQ B3 -500 300 200 R 50 50 0 0 W
X VSSQ B7 500 200 200 L 50 50 0 0 W
X DQ2 B8 500 2900 200 L 50 50 0 0 B
X DQ1 B9 500 3000 200 L 50 50 0 0 B
X DQ12 C1 500 1900 200 L 50 50 0 0 B
X DQ11 C2 500 2000 200 L 50 50 0 0 B
X VSSQ C3 500 300 200 L 50 50 0 0 W
X VDDQ C7 -500 400 200 R 50 50 0 0 W
X DQ4 C8 500 2700 200 L 50 50 0 0 B
X DQ3 C9 500 2800 200 L 50 50 0 0 B
X DQ10 D1 500 2100 200 L 50 50 0 0 B
X DQ9 D2 500 2200 200 L 50 50 0 0 B
X VDDQ D3 -500 100 200 R 50 50 0 0 W
X VSSQ D7 500 400 200 L 50 50 0 0 W
X DQ6 D8 500 2500 200 L 50 50 0 0 B
X DQ5 D9 500 2600 200 L 50 50 0 0 B
X DQ8 E1 500 2300 200 L 50 50 0 0 B
X NC E2 -500 1800 200 R 50 50 0 0 N
X VSS E3 500 700 200 L 50 50 0 0 W
X VDD E7 -500 500 200 R 50 50 0 0 W
X DQML E8 500 1300 200 L 50 50 0 0 I
X DQ7 E9 500 2400 200 L 50 50 0 0 B
X DQMH F1 500 1400 200 L 50 50 0 0 I
X CLK F2 -500 1400 200 R 50 50 0 0 I C
X CKE F3 -500 1300 200 R 50 50 0 0 I
X CAS_L F7 -500 1200 200 R 50 50 0 0 I I
X RAS_L F8 -500 1100 200 R 50 50 0 0 I I
X WE_L F9 -500 1000 200 R 50 50 0 0 I I
X A12 G1 -500 1900 200 R 50 50 0 0 I
X A11 G2 -500 2000 200 R 50 50 0 0 I
X A9 G3 -500 2200 200 R 50 50 0 0 I
X BA0 G7 -500 1700 200 R 50 50 0 0 I
X BA1 G8 -500 1600 200 R 50 50 0 0 I
X CS_L G9 -500 900 200 R 50 50 0 0 I I
X A8 H1 -500 2300 200 R 50 50 0 0 I
X A7 H2 -500 2400 200 R 50 50 0 0 I
X A6 H3 -500 2500 200 R 50 50 0 0 I
X A0 H7 -500 3100 200 R 50 50 0 0 I
X A1 H8 -500 3000 200 R 50 50 0 0 I
X A10 H9 -500 2100 200 R 50 50 0 0 I
X VSS J1 500 600 200 L 50 50 0 0 W
X A5 J2 -500 2600 200 R 50 50 0 0 I
X A4 J3 -500 2700 200 R 50 50 0 0 I
X A3 J7 -500 2800 200 R 50 50 0 0 I
X A2 J8 -500 2900 200 R 50 50 0 0 I
X VDD J9 -500 600 200 R 50 50 0 0 W
X VSS A1 500 500 200 L 50 50 1 1 W
ENDDRAW
ENDDEF
#
# M93C46-WMN6TP
#
DEF M93C46-WMN6TP U 0 40 Y Y 1 F N
F0 "U" -215 599 50 H V L BNN
F1 "M93C46-WMN6TP" -156 -974 50 H V L BNN
F2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "STMICROELECTRONICS" 0 0 50 H I L BNN "MF"
F5 "M93C46-WMN6TP" 0 0 50 H I L BNN "PN"
DRAW
P 2 0 0 16 -500 -800 500 -800 N
P 2 0 0 16 -500 500 -500 -800 N
P 2 0 0 16 500 -800 500 500 N
P 2 0 0 16 500 500 -500 500 N
X CS 1 -700 100 200 R 40 40 0 0 I
X CLK 2 -700 0 200 R 40 40 0 0 I C
X DATA_IN 3 -700 -100 200 R 40 40 0 0 I
X DO 4 700 300 200 L 40 40 0 0 O
X VSS 5 -700 -600 200 R 40 40 0 0 P
X ORG 6 -700 -200 200 R 40 40 0 0 I
X DU 7 -700 -400 200 R 40 40 0 0 N
X VCC 8 -700 300 200 R 40 40 0 0 W
ENDDRAW
ENDDEF
#
# S25FL256LAG
#
DEF S25FL256LAG U 0 40 Y Y 1 F N
F0 "U" 0 800 50 H V C CNN
F1 "S25FL256LAG" 400 -100 50 H V C CNN
F2 "SLJ_BGA:BGA24C100P6X4_800X600X120N" -200 -200 50 H I C CNN
F3 "" -200 -200 50 H I C CNN
F4 "Cypress Semiconductor Corp" 400 -200 50 H I C CNN "MF"
F5 "S25FL256LAGBHV030" 400 -200 50 H I C CNN "PN"
DRAW
S 0 700 800 0 0 1 0 N
X NC A1 900 -400 200 L 50 50 0 0 N N
X NC A2 900 -300 200 L 50 50 0 0 N N
X NC A3 900 -200 200 L 50 50 0 0 N N
X RESET_L A4 1000 200 200 L 50 50 0 0 I I
X NC A5 900 -100 200 L 50 50 0 0 N N
X NC B1 900 0 200 L 50 50 0 0 N N
X SCK B2 1000 500 200 L 50 50 0 0 I C
X VSS B3 1000 100 200 L 50 50 0 0 W
X VCC B4 1000 600 200 L 50 50 0 0 W
X NC B5 900 100 200 L 50 50 0 0 N N
X NC C1 900 200 200 L 50 50 0 0 N N
X CS_L C2 1000 400 200 L 50 50 0 0 I I
X NC C3 900 300 200 L 50 50 0 0 N N
X IO2/WP_L C4 -200 400 200 R 50 50 0 0 I
X NC C5 900 400 200 L 50 50 0 0 N N
X NC D1 900 500 200 L 50 50 0 0 N N
X IO1/SO D2 -200 500 200 R 50 50 0 0 I
X IO0/SI D3 -200 600 200 R 50 50 0 0 I
X IO3/RESET_L D4 -200 300 200 R 50 50 0 0 I
X NC D5 900 600 200 L 50 50 0 0 N N
X NC E1 900 700 200 L 50 50 0 0 N N
X NC E2 900 800 200 L 50 50 0 0 N N
X NC E3 900 900 200 L 50 50 0 0 N N
X NC E4 900 1000 200 L 50 50 0 0 N N
X NC E5 900 1100 200 L 50 50 0 0 N N
X NC F1 900 1200 200 L 50 50 0 0 N N
X NC F2 900 1300 200 L 50 50 0 0 N N
X NC F3 900 1400 200 L 50 50 0 0 N N
X NC F4 900 1500 200 L 50 50 0 0 N N
X NC F5 900 1600 200 L 50 50 0 0 N N
ENDDRAW
ENDDEF
#
# W25Q512JVBIQ
#
DEF W25Q512JVBIQ U 0 40 Y Y 1 F N
F0 "U" 0 800 50 H V C CNN
F1 "W25Q512JVBIQ" 400 -100 50 H V C CNN
F2 "SLJ_BGA:BGA24C100P6X4_800X600X120N" -200 -200 50 H I C CNN
F3 "" -200 -200 50 H I C CNN
F4 "Winbond Electronics" 400 -200 50 H I C CNN "MF"
F5 "W25Q512JVBIQ" 400 -200 50 H I C CNN "PN"
F6 "Winbond Electronics" 0 0 50 H V C CNN "MF2"
F7 "W25Q512JVBIM" 0 0 50 H V C CNN "PN2"
DRAW
S 0 700 800 0 0 1 0 N
X NC A1 900 -400 200 L 50 50 0 0 N N
X NC A2 900 -300 200 L 50 50 0 0 N N
X NC A3 900 -200 200 L 50 50 0 0 N N
X RESET_L A4 1000 200 200 L 50 50 0 0 I I
X NC A5 900 -100 200 L 50 50 0 0 N N
X NC B1 900 0 200 L 50 50 0 0 N N
X SCK B2 1000 500 200 L 50 50 0 0 I C
X VSS B3 1000 100 200 L 50 50 0 0 W
X VCC B4 1000 600 200 L 50 50 0 0 W
X NC B5 900 100 200 L 50 50 0 0 N N
X NC C1 900 200 200 L 50 50 0 0 N N
X CS_L C2 1000 400 200 L 50 50 0 0 I I
X NC C3 900 300 200 L 50 50 0 0 N N
X IO2/WP_L C4 -200 400 200 R 50 50 0 0 I
X NC C5 900 400 200 L 50 50 0 0 N N
X NC D1 900 500 200 L 50 50 0 0 N N
X IO1/SO D2 -200 500 200 R 50 50 0 0 I
X IO0/SI D3 -200 600 200 R 50 50 0 0 I
X IO3/RESET_L D4 -200 300 200 R 50 50 0 0 I
X NC D5 900 600 200 L 50 50 0 0 N N
X NC E1 900 700 200 L 50 50 0 0 N N
X NC E2 900 800 200 L 50 50 0 0 N N
X NC E3 900 900 200 L 50 50 0 0 N N
X NC E4 900 1000 200 L 50 50 0 0 N N
X NC E5 900 1100 200 L 50 50 0 0 N N
X NC F1 900 1200 200 L 50 50 0 0 N N
X NC F2 900 1300 200 L 50 50 0 0 N N
X NC F3 900 1400 200 L 50 50 0 0 N N
X NC F4 900 1500 200 L 50 50 0 0 N N
X NC F5 900 1600 200 L 50 50 0 0 N N
ENDDRAW
ENDDEF
#
#End Library
