{
  "module_name": "other.json",
  "hash_id": "d5128c0a710815068fa147af8866807ca6b2a6e73cc099dec98501c5f5000d1b",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/skylakex/other.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"CORE_POWER.LVL0_TURBO_LICENSE\",\n        \"PublicDescription\": \"Core cycles where the core was running with power-delivery for baseline license level 0.  This includes non-AVX codes, SSE, AVX 128-bit, and low-current AVX 256-bit codes.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x7\"\n    },\n    {\n        \"BriefDescription\": \"Core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"CORE_POWER.LVL1_TURBO_LICENSE\",\n        \"PublicDescription\": \"Core cycles where the core was running with power-delivery for license level 1.  This includes high current AVX 256-bit instructions as well as low current AVX 512-bit instructions.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x18\"\n    },\n    {\n        \"BriefDescription\": \"Core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"CORE_POWER.LVL2_TURBO_LICENSE\",\n        \"PublicDescription\": \"Core cycles where the core was running with power-delivery for license level 2 (introduced in Skylake Server michroarchtecture).  This includes high current AVX 512-bit instructions.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Core cycles the core was throttled due to a pending power level request.\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"CORE_POWER.THROTTLE\",\n        \"PublicDescription\": \"Core cycles the out-of-order engine was throttled due to a pending power level request.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"CORE_SNOOP_RESPONSE.RSP_IFWDFE\",\n        \"EventCode\": \"0xEF\",\n        \"EventName\": \"CORE_SNOOP_RESPONSE.RSP_IFWDFE\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"CORE_SNOOP_RESPONSE.RSP_IFWDM\",\n        \"EventCode\": \"0xEF\",\n        \"EventName\": \"CORE_SNOOP_RESPONSE.RSP_IFWDM\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"CORE_SNOOP_RESPONSE.RSP_IHITFSE\",\n        \"EventCode\": \"0xEF\",\n        \"EventName\": \"CORE_SNOOP_RESPONSE.RSP_IHITFSE\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"CORE_SNOOP_RESPONSE.RSP_IHITI\",\n        \"EventCode\": \"0xEF\",\n        \"EventName\": \"CORE_SNOOP_RESPONSE.RSP_IHITI\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"CORE_SNOOP_RESPONSE.RSP_SFWDFE\",\n        \"EventCode\": \"0xEF\",\n        \"EventName\": \"CORE_SNOOP_RESPONSE.RSP_SFWDFE\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"CORE_SNOOP_RESPONSE.RSP_SFWDM\",\n        \"EventCode\": \"0xEF\",\n        \"EventName\": \"CORE_SNOOP_RESPONSE.RSP_SFWDM\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"CORE_SNOOP_RESPONSE.RSP_SHITFSE\",\n        \"EventCode\": \"0xEF\",\n        \"EventName\": \"CORE_SNOOP_RESPONSE.RSP_SHITFSE\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Number of hardware interrupts received by the processor.\",\n        \"EventCode\": \"0xCB\",\n        \"EventName\": \"HW_INTERRUPTS.RECEIVED\",\n        \"PublicDescription\": \"Counts the number of hardware interruptions received by the processor.\",\n        \"SampleAfterValue\": \"203\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly\",\n        \"EventCode\": \"0xFE\",\n        \"EventName\": \"IDI_MISC.WB_DOWNGRADE\",\n        \"PublicDescription\": \"Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly\",\n        \"EventCode\": \"0xFE\",\n        \"EventName\": \"IDI_MISC.WB_UPGRADE\",\n        \"PublicDescription\": \"Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"MEMORY_DISAMBIGUATION.HISTORY_RESET\",\n        \"EventCode\": \"0x09\",\n        \"EventName\": \"MEMORY_DISAMBIGUATION.HISTORY_RESET\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}