{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638003289691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638003289691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 16:54:49 2021 " "Processing started: Sat Nov 27 16:54:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638003289691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1638003289691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --clean -c * RISC-V-Processor " "Command: quartus_sh --clean -c * RISC-V-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1638003289691 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-c * RISC-V-Processor " "Quartus(args): -c * RISC-V-Processor" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1638003289691 ""}
{ "Info" "0" "" "c:/intelfpga_lite/21.1/quartus/common/tcl/internal/qsh_clean.tcl version #1" {  } {  } 0 0 "c:/intelfpga_lite/21.1/quartus/common/tcl/internal/qsh_clean.tcl version #1" 0 0 "Shell" 0 0 1638003289745 ""}
{ "Error" "EQEXE_TCL_ERROR_INFO" "ERROR: Couldn't delete file or folder named 'C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/output_files'.\n\n    while executing\n\"project_clean -revision \$revision\"\n    invoked from within\n\"if \{ !\[project_exists \$project_name\] \} \{\n    post_message -type error \"Cannot clean project \$project_name: this project doesn't exist\"\n\} else \{\n    pr...\"\n    (file \"c:/intelfpga_lite/21.1/quartus/common/tcl/internal/qsh_clean.tcl\" line 81) " "Tcl error: ERROR: Couldn't delete file or folder named 'C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/output_files'.\n\n    while executing\n\"project_clean -revision \$revision\"\n    invoked from within\n\"if \{ !\[project_exists \$project_name\] \} \{\n    post_message -type error \"Cannot clean project \$project_name: this project doesn't exist\"\n\} else \{\n    pr...\"\n    (file \"c:/intelfpga_lite/21.1/quartus/common/tcl/internal/qsh_clean.tcl\" line 81)" {  } {  } 0 23035 "Tcl error: %1!s!" 0 0 "Shell" 0 -1 1638003289814 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/21.1/quartus/common/tcl/internal/qsh_clean.tcl " "Evaluation of Tcl script c:/intelfpga_lite/21.1/quartus/common/tcl/internal/qsh_clean.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1638003289814 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 2 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638003289814 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 27 16:54:49 2021 " "Processing ended: Sat Nov 27 16:54:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638003289814 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638003289814 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638003289814 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1638003289814 ""}
