#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun  4 14:43:17 2021
# Process ID: 1140
# Current directory: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.runs/synth_1
# Command line: vivado.exe -log ALU4B.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU4B.tcl
# Log file: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.runs/synth_1/ALU4B.vds
# Journal file: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ALU4B.tcl -notrace
Command: synth_design -top ALU4B -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 362.656 ; gain = 89.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU4B' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/new/ALU4B.vhd:12]
INFO: [Synth 8-3491] module 'ALU1Bit' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/imports/sources_1/new/ALU1Bit.vhd:4' bound to instance 'iaux' of component 'ALU1Bit' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/new/ALU4B.vhd:30]
INFO: [Synth 8-638] synthesizing module 'ALU1Bit' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/imports/sources_1/new/ALU1Bit.vhd:10]
INFO: [Synth 8-3491] module 'Sumador1B' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/imports/sources_1/imports/new/Sumador1B.vhd:13' bound to instance 'sumador' of component 'Sumador1B' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/imports/sources_1/new/ALU1Bit.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Sumador1B' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/imports/sources_1/imports/new/Sumador1B.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Sumador1B' (1#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/imports/sources_1/imports/new/Sumador1B.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ALU1Bit' (2#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/imports/sources_1/new/ALU1Bit.vhd:10]
INFO: [Synth 8-3491] module 'ALU1Bit' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/imports/sources_1/new/ALU1Bit.vhd:4' bound to instance 'iaux' of component 'ALU1Bit' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/new/ALU4B.vhd:30]
INFO: [Synth 8-3491] module 'ALU1Bit' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/imports/sources_1/new/ALU1Bit.vhd:4' bound to instance 'iaux' of component 'ALU1Bit' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/new/ALU4B.vhd:30]
INFO: [Synth 8-3491] module 'ALU1Bit' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/imports/sources_1/new/ALU1Bit.vhd:4' bound to instance 'iaux' of component 'ALU1Bit' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/new/ALU4B.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ALU4B' (3#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/new/ALU4B.vhd:12]
WARNING: [Synth 8-3331] design ALU4B has unconnected port cin
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 418.637 ; gain = 145.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 418.637 ; gain = 145.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 418.637 ; gain = 145.867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/constrs_1/imports/P4/Nexys4DDR_LabRemoto.xdc]
Finished Parsing XDC File [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/constrs_1/imports/P4/Nexys4DDR_LabRemoto.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/constrs_1/imports/P4/Nexys4DDR_LabRemoto.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU4B_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU4B_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 752.688 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 752.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 752.688 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 752.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 752.688 ; gain = 479.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 752.688 ; gain = 479.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 752.688 ; gain = 479.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 752.688 ; gain = 479.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 13    
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU4B 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Sumador1B 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module ALU1Bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ALU4B has unconnected port cin
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 752.688 ; gain = 479.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 756.656 ; gain = 483.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 756.656 ; gain = 483.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 766.797 ; gain = 494.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 766.797 ; gain = 494.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 766.797 ; gain = 494.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 766.797 ; gain = 494.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 766.797 ; gain = 494.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 766.797 ; gain = 494.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 766.797 ; gain = 494.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT4 |     3|
|3     |LUT5 |     2|
|4     |LUT6 |     8|
|5     |IBUF |    12|
|6     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    38|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 766.797 ; gain = 494.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 766.797 ; gain = 159.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 766.797 ; gain = 494.027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 780.852 ; gain = 508.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.852 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.runs/synth_1/ALU4B.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU4B_utilization_synth.rpt -pb ALU4B_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 14:44:17 2021...
