<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta http-equiv="Content-type" content="text/html; charset=iso-8859-1">
<title>sun4u or sun4v Specific Parameters - Solaris Tunable Parameters Reference Manual</title>
<meta name="robots" content="index,follow">
<meta name="robots" content="index,follow">
<meta name="date" content="2008-01-01">
<meta name="collection" content="reference">
<link rel="stylesheet" type="text/css" href="css/elements.css">
<link rel="stylesheet" type="text/css" href="css/indiana.css">
</head>

<body>


<div class="Masthead">
   <div class="MastheadLogo"></div>
   <div class="Title">Solaris Tunable Parameters Reference Manual</div>
</div>

<table class="Layout" border="0" cellspacing="0" width="100%">
<tbody>

   <tr valign="top" class="PageControls">
      <td></td>
      <td>
         <table width="100%">
      	   <tr>
      	     <td>
                 <a href="chapter2-82.html">Previous</a>
             </td>
             <td align="right">
                 <a href="chapter2-156.html">Next</a>
             </td>
           </tr>
         </table>
      </td>
   </tr>
   
   <tr valign="top">
      <td class="Navigation" width="200px"><p class="toc level1"><a href="docinfo.html">Document Information</a></p>
<p class="toc level1 tocsp"><a href="preface-1.html">Preface</a></p>
<p class="toc level1 tocsp"><a href="chapter1-1.html">1.&nbsp;&nbsp;Overview of Solaris System Tuning</a></p>
<p class="toc level1 tocsp"><a href="chapter2-1.html">2.&nbsp;&nbsp;Solaris Kernel Tunable Parameters</a></p>
<p class="toc level2"><a href="chapter2-9.html">Where to Find Tunable Parameter Information</a></p>
<p class="toc level2"><a href="chapter2-2.html">General Kernel and Memory Parameters</a></p>
<p class="toc level2"><a href="chapter2-3.html"><tt>fsflush</tt> and Related Parameters</a></p>
<p class="toc level2"><a href="chapter2-4.html">Process-Sizing Parameters</a></p>
<p class="toc level2"><a href="chapter2-10.html">Paging-Related Parameters</a></p>
<p class="toc level2"><a href="chapter2-123.html">Swapping-Related Parameters</a></p>
<p class="toc level2"><a href="chapter2-126.html">Kernel Memory Allocator</a></p>
<p class="toc level2"><a href="chapter2-27.html">General Driver Parameter</a></p>
<p class="toc level2"><a href="chapter2-29.html">General I/O Parameters</a></p>
<p class="toc level2"><a href="chapter2-33.html">General File System Parameters</a></p>
<p class="toc level2"><a href="chapter2-37.html">UFS Parameters</a></p>
<p class="toc level2"><a href="chapter2-47.html">TMPFS Parameters</a></p>
<p class="toc level2"><a href="chapter2-50.html">Pseudo Terminals</a></p>
<p class="toc level2"><a href="chapter2-52.html">STREAMS Parameters</a></p>
<p class="toc level2"><a href="chapter2-56.html">System V Message Queues</a></p>
<p class="toc level2"><a href="chapter2-63.html">System V Semaphores</a></p>
<p class="toc level2"><a href="chapter2-73.html">System V Shared Memory</a></p>
<p class="toc level2"><a href="chapter2-98.html">Scheduling</a></p>
<p class="toc level2"><a href="chapter2-82.html">Timers</a></p>
<div class="onpage">
<p class="toc level2"><a href="">sun4u or sun4v Specific Parameters</a></p>
</div>
<p class="toc level2"><a href="chapter2-156.html">Solaris Volume Manager Parameters</a></p>
<p class="toc level2"><a href="chapter2-164.html">Network Driver Parameters</a></p>
<p class="toc level1 tocsp"><a href="chapter3-1.html">3.&nbsp;&nbsp;NFS Tunable Parameters</a></p>
<p class="toc level1 tocsp"><a href="chapter4-1.html">4.&nbsp;&nbsp;Internet Protocol Suite Tunable Parameters</a></p>
<p class="toc level1 tocsp"><a href="chapter5-1.html">5.&nbsp;&nbsp;Network Cache and Accelerator Tunable Parameters</a></p>
<p class="toc level1 tocsp"><a href="chapter6-1.html">6.&nbsp;&nbsp;System Facility Parameters</a></p>
<p class="toc level1 tocsp"><a href="appendixa-1.html">A.&nbsp;&nbsp;Tunable Parameters Change History</a></p>
<p class="toc level1 tocsp"><a href="appendixb-1.html">B.&nbsp;&nbsp;Revision History for This Manual</a></p>
<p class="toc level1 tocsp"><a href="idx-1.html">Index</a></p>
</td>
      <td class="ContentPane" width="705px">

	 <div class="MainContent">      	 
             

<a name="chapter2-94"></a><h3>sun4u or sun4v Specific Parameters</h3>


<a name="chapter2-95"></a><h4><tt>consistent_coloring</tt></h4>
<dl><dt>Description</dt>
<dd><p><a name="indexterm-65"></a>Starting with the Solaris 2.6 release, the ability to use different page placement policies on the UltraSPARC<sup>&reg;</sup>
				  (<tt>sun4u</tt>) platform was introduced. A page placement policy attempts to allocate physical page addresses to maximize the use of the L2 cache. Whatever algorithm is chosen as the default algorithm, that algorithm can potentially provide less optimal results than another algorithm for a particular application set. This parameter changes the placement algorithm selected for all processes on the system.</p><p>Based on the size of the L2 cache, memory is divided into bins. The page placement code allocates a page from a bin when a page fault first occurs on an unmapped page. The page chosen depends on which of the three possible algorithms are used:<a name="indexterm-66"></a><a name="indexterm-67"></a></p>
<ul><li><p>Page coloring &ndash; Various bits of the virtual address are used to determine the bin from which the page is selected. This is the default algorithm in the Solaris 8 release. <tt>consistent_coloring</tt> is set to zero to use this algorithm. No per-process history exists for this algorithm. </p></li>
<li><p>Virtual addr=physical address &ndash; Consecutive pages in the program selects pages from consecutive bins. <tt>consistent_coloring</tt> is set to 1 to use this algorithm. No per-process history exists for this algorithm. </p></li>
<li><p>Bin-hopping &ndash; Consecutive pages in the program generally allocate pages from every other bin, but the algorithm occasionally skips more bins. <tt>consistent_coloring</tt> is set to 2 to use this algorithm. Each process starts at a randomly selected bin, and a per-process memory of the last bin allocated is kept.</p></li></ul>
</dd>
<dt>Dynamic?</dt>
<dd><p>Yes</p></dd>
<dt>Validation</dt>
<dd><p>None. Values larger than 2 cause a number of <tt>WARNING: AS_2_BIN: bad consistent coloring value</tt> messages to appear on the console. The system hangs immediately thereafter. A power-cycle is required to recover.</p></dd>
<dt>When to Change</dt>
<dd><p>When the primary workload of the system is a set of long-running high-performance computing (HPC) applications. Changing this value might provide better performance. File servers, database servers, and systems with a number of active processes (for example, compile or time sharing servers) do not benefit from changes.</p></dd>
<dt>Commitment Level</dt>
<dd><p>Unstable</p></dd>
</dl>


<a name="chapter2-135"></a><h4><tt>tsb_alloc_hiwater_factor</tt></h4>
<dl><dt>Description</dt>
<dd><p><a name="indexterm-68"></a>Initializes <tt>tsb_alloc_hiwater</tt> to impose an upper limit on the amount of physical memory that can be allocated for translation storage buffers (TSBs) as follows:</p><p><tt>tsb_alloc_hiwater</tt> = physical memory (bytes) / <tt>tsb_alloc_hiwater_factor</tt></p><p>When the memory that is allocated to TSBs is equal to the value of <tt>tsb_alloc_hiwater</tt>, the TSB memory allocation algorithm attempts to reclaim TSB memory as pages are unmapped.</p><p>Exercise caution when using this factor to increase the value of <tt>tsb_alloc_hiwater</tt>. To prevent system hangs, the resulting high water value must be considerably lower than the value of <tt>swapfs_minfree</tt> and <tt>segspt_minfree</tt>.</p></dd>
<dt>Data Type</dt>
<dd><p>Integer</p></dd>
<dt>Default</dt>
<dd><p>32</p></dd>
<dt>Range</dt>
<dd><p>1 to MAXINIT</p><p>Note that a factor of 1 makes all physical memory available for allocation to TSBs, which could cause the system to hang. A factor that is too high will not leave memory available for allocation to TSBs, decreasing system performance.</p></dd>
<dt>Dynamic?</dt>
<dd><p>Yes</p></dd>
<dt>Validation</dt>
<dd><p>None</p></dd>
<dt>When to Change</dt>
<dd><p>Change the value of this parameter if the system has many processes that attach to very large shared memory segments. Under most circumstances, tuning of this variable is not necessary.</p></dd>
<dt>Commitment Level</dt>
<dd><p>Unstable</p></dd>
</dl>


<a name="chapter2-165"></a><h4><tt>default_tsb_size</tt></h4>
<dl><dt>Description</dt>
<dd><p><a name="indexterm-69"></a>Selects size of the initial translation storage buffers (TSBs) allocated to all processes.</p></dd>
<dt>Data Type</dt>
<dd><p>Integer</p></dd>
<dt>Default</dt>
<dd><p>Default is 0 (8 Kbytes)</p></dd>
<dt>Range</dt>
<dd><p>Possible values are:</p><table><col width="50*"><col width="50*"><tr><th align="left" valign="top" scope="column"><p>Value</p></th>
<th align="left" valign="top" scope="column"><p>Description</p></th>
</tr>
<tr><td align="left" valign="top" scope="row"><p>0</p></td>
<td align="left" valign="top" scope="row"><p>8 Kbytes</p></td>
</tr>
<tr><td align="left" valign="top" scope="row"><p>1</p></td>
<td align="left" valign="top" scope="row"><p>16 Kbytes</p></td>
</tr>
<tr><td align="left" valign="top" scope="row"><p>3</p></td>
<td align="left" valign="top" scope="row"><p>32 Kbytes</p></td>
</tr>
<tr><td align="left" valign="top" scope="row"><p>4</p></td>
<td align="left" valign="top" scope="row"><p>128 Kbytes</p></td>
</tr>
<tr><td align="left" valign="top" scope="row"><p>5</p></td>
<td align="left" valign="top" scope="row"><p>256 Kbytes</p></td>
</tr>
<tr><td align="left" valign="top" scope="row"><p>6</p></td>
<td align="left" valign="top" scope="row"><p>512 Kbytes</p></td>
</tr>
<tr><td align="left" valign="top" scope="row"><p>7</p></td>
<td align="left" valign="top" scope="row"><p>1 Mbyte</p></td>
</tr>
</table></dd>
<dt>Dynamic?</dt>
<dd><p>Yes</p></dd>
<dt>Validation</dt>
<dd><p>None</p></dd>
<dt>When to Change</dt>
<dd><p>Generally, you do not need to change this value. However, doing so might provide some advantages if the majority of processes on the system have a larger than average working set, or if resident set size (RSS) sizing is disabled.</p></dd>
<dt>Commitment Level</dt>
<dd><p>Unstable</p></dd>
</dl>


<a name="chapter2-162"></a><h4><tt>enable_tsb_rss_sizing</tt></h4>
<dl><dt>Description</dt>
<dd><p>Enables a resident set size (RSS) based TSB sizing heuristic. <a name="indexterm-70"></a></p></dd>
<dt>Data Type</dt>
<dd><p>Boolean</p></dd>
<dt>Default</dt>
<dd><p>1 (TSBs can be resized)</p></dd>
<dt>Range</dt>
<dd><p>0 (TSBs remain at <tt>tsb_default_size</tt>) or 1 (TSBs can be resized)</p><p>If set to 0, then <tt>tsb_rss_factor</tt> is ignored.</p></dd>
<dt>Dynamic?</dt>
<dd><p>Yes</p></dd>
<dt>Validation</dt>
<dd><p>Yes</p></dd>
<dt>When to Change</dt>
<dd><p>Can be set to 0 to prevent growth of the TSBs. Under most circumstances, this parameter should be left at the default setting.</p></dd>
<dt>Commitment Level</dt>
<dd><p>Unstable</p></dd>
</dl>


<a name="chapter2-128"></a><h4><tt>tsb_rss_factor</tt></h4>
<dl><dt>Description</dt>
<dd><p>Controls the RSS to TSB span ratio of the RSS sizing heuristic. This factor divided by 512 yields the percentage of the TSB span which must be resident in memory before the TSB is considered as a candidate for resizing.<a name="indexterm-71"></a></p></dd>
<dt>Data Type</dt>
<dd><p>Integer</p></dd>
<dt>Default</dt>
<dd><p>384, resulting in a value of 75%. Thus, when the TSB is 3/4 full, its size will be increased. Note that some virtual addresses typically map to the same slot in the TSB. Therefore, conflicts can occur before the TSB is at 100% full.</p></dd>
<dt>Range</dt>
<dd><p>0 to 512</p></dd>
<dt>Dynamic?</dt>
<dd><p>Yes</p></dd>
<dt>Validation</dt>
<dd><p>None</p></dd>
<dt>When to Change</dt>
<dd><p>If the system is experiencing an excessive number of traps due to TSB misses, for example, due to virtual address conflicts in the TSB, you might consider decreasing this value toward 0.</p><p>For example, changing <tt>tsb_rss_factor</tt> to 256 (effectively, 50%) instead of 384 (effectively, 75%) might help eliminate virtual address conflicts in the TSB in some cases, but will use more kernel memory, particularly on a heavily loaded system.</p><p>TSB activity can be monitored with the <tt>trapstat</tt> <tt>-T</tt> command.</p></dd>
<dt>Commitment Level</dt>
<dd><p>Unstable</p></dd>
</dl>

         </div>
      </td>
   </tr>

   <tr class="PageControls" valign="top">
      <td></td>
      <td>
         <table width="100%">
      	   <tr>
      	     <td>
                 <a href="chapter2-82.html">Previous</a>
             </td>
             <td align="right">
                 <a href="chapter2-156.html">Next</a>
             </td>
           </tr>
         </table>
      </td>
   </tr>
</tbody>
</table>


</body>
</html>

