module top_module (
    input a,
    input b,
    output q
);
    and gate_inst(q, a, b);
endmodule
