<dec f='llvm/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc' l='68' type='48'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc' l='7166' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='770' u='r' c='_ZL28DecodeGuestRegsRegisterClassRN4llvm6MCInstEjmPKv'/>
