#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021d10d8f130 .scope module, "forwarding_unit" "forwarding_unit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_ex_rs";
    .port_info 1 /INPUT 5 "id_ex_rt";
    .port_info 2 /INPUT 5 "ex_mem_rd";
    .port_info 3 /INPUT 5 "mem_wb_rd";
    .port_info 4 /INPUT 1 "ex_mem_regwrite";
    .port_info 5 /INPUT 1 "mem_wb_regwrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
o0000021d10d961e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000021d10e11088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000021d10d8e6b0 .functor XNOR 1, o0000021d10d961e8, L_0000021d10e11088, C4<0>, C4<0>;
L_0000021d10d8e560 .functor AND 1, L_0000021d10d8e6b0, L_0000021d10e0ea70, C4<1>, C4<1>;
o0000021d10d96308 .functor BUFZ 1, C4<z>; HiZ drive
L_0000021d10e110d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000021d10d8e720 .functor XNOR 1, o0000021d10d96308, L_0000021d10e110d0, C4<0>, C4<0>;
L_0000021d10d8ee90 .functor AND 1, L_0000021d10d8e720, L_0000021d10e0e750, C4<1>, C4<1>;
L_0000021d10d8e2c0 .functor BUFZ 1, L_0000021d10d8e560, C4<0>, C4<0>, C4<0>;
L_0000021d10d8e330 .functor NOT 1, L_0000021d10d8e560, C4<0>, C4<0>, C4<0>;
L_0000021d10d8e1e0 .functor AND 1, L_0000021d10d8e330, L_0000021d10d8ee90, C4<1>, C4<1>;
L_0000021d10d8eb80 .functor AND 1, L_0000021d10d8e6b0, L_0000021d10e0e6b0, C4<1>, C4<1>;
L_0000021d10d8e8e0 .functor AND 1, L_0000021d10d8e720, L_0000021d10e0e110, C4<1>, C4<1>;
L_0000021d10d8ea30 .functor BUFZ 1, L_0000021d10d8eb80, C4<0>, C4<0>, C4<0>;
L_0000021d10d8e790 .functor NOT 1, L_0000021d10d8eb80, C4<0>, C4<0>, C4<0>;
L_0000021d10d8efe0 .functor AND 1, L_0000021d10d8e790, L_0000021d10d8e8e0, C4<1>, C4<1>;
v0000021d10d90ee0_0 .net/2u *"_ivl_0", 0 0, L_0000021d10e11088;  1 drivers
v0000021d10d901c0_0 .net *"_ivl_19", 0 0, L_0000021d10d8e2c0;  1 drivers
v0000021d10d908a0_0 .net *"_ivl_23", 0 0, L_0000021d10d8e330;  1 drivers
v0000021d10d91520_0 .net *"_ivl_25", 0 0, L_0000021d10d8e1e0;  1 drivers
v0000021d10d913e0_0 .net *"_ivl_38", 0 0, L_0000021d10d8ea30;  1 drivers
v0000021d10d90bc0_0 .net *"_ivl_42", 0 0, L_0000021d10d8e790;  1 drivers
v0000021d10d91ac0_0 .net *"_ivl_44", 0 0, L_0000021d10d8efe0;  1 drivers
v0000021d10d90260_0 .net/2u *"_ivl_8", 0 0, L_0000021d10e110d0;  1 drivers
v0000021d10d90760_0 .net "a1", 0 0, L_0000021d10d8e6b0;  1 drivers
v0000021d10d904e0_0 .net "a2", 0 0, L_0000021d10d8e720;  1 drivers
v0000021d10d91200_0 .net "b1", 0 0, L_0000021d10e0ea70;  1 drivers
v0000021d10d91de0_0 .net "b2", 0 0, L_0000021d10e0e750;  1 drivers
v0000021d10d90c60_0 .net "b3", 0 0, L_0000021d10e0e6b0;  1 drivers
v0000021d10d90300_0 .net "b4", 0 0, L_0000021d10e0e110;  1 drivers
o0000021d10d961b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000021d10d8ffe0_0 .net "ex_mem_rd", 4 0, o0000021d10d961b8;  0 drivers
v0000021d10d90d00_0 .net "ex_mem_regwrite", 0 0, o0000021d10d961e8;  0 drivers
v0000021d10d90f80_0 .net "forwardA", 1 0, L_0000021d10e0eb10;  1 drivers
v0000021d10d91660_0 .net "forwardB", 1 0, L_0000021d10e0f0b0;  1 drivers
o0000021d10d96278 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000021d10d90940_0 .net "id_ex_rs", 4 0, o0000021d10d96278;  0 drivers
o0000021d10d962a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000021d10d90580_0 .net "id_ex_rt", 4 0, o0000021d10d962a8;  0 drivers
o0000021d10d962d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000021d10d91c00_0 .net "mem_wb_rd", 4 0, o0000021d10d962d8;  0 drivers
v0000021d10d917a0_0 .net "mem_wb_regwrite", 0 0, o0000021d10d96308;  0 drivers
v0000021d10d91020_0 .net "x", 0 0, L_0000021d10d8e560;  1 drivers
v0000021d10d90620_0 .net "x1", 0 0, L_0000021d10d8eb80;  1 drivers
v0000021d10d91340_0 .net "y", 0 0, L_0000021d10d8ee90;  1 drivers
v0000021d10d909e0_0 .net "y1", 0 0, L_0000021d10d8e8e0;  1 drivers
L_0000021d10e0ea70 .cmp/eq 5, o0000021d10d961b8, o0000021d10d96278;
L_0000021d10e0e750 .cmp/eq 5, o0000021d10d962d8, o0000021d10d96278;
L_0000021d10e0eb10 .concat8 [ 1 1 0 0], L_0000021d10d8e1e0, L_0000021d10d8e2c0;
L_0000021d10e0e6b0 .cmp/eq 5, o0000021d10d961b8, o0000021d10d962a8;
L_0000021d10e0e110 .cmp/eq 5, o0000021d10d962d8, o0000021d10d962a8;
L_0000021d10e0f0b0 .concat8 [ 1 1 0 0], L_0000021d10d8efe0, L_0000021d10d8ea30;
S_0000021d10cbf0e0 .scope module, "mips_tb" "mips_tb" 3 2;
 .timescale 0 0;
v0000021d10e08b70_0 .var "clk", 0 0;
v0000021d10e083f0_0 .var "clkbar", 0 0;
v0000021d10e078b0_0 .var "reset", 0 0;
S_0000021d10c92600 .scope module, "dut" "mips" 3 7, 4 19 0, S_0000021d10cbf0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clkbar";
    .port_info 2 /INPUT 1 "reset";
L_0000021d10d8e3a0 .functor AND 1, L_0000021d10e0d990, L_0000021d10e0fd30, C4<1>, C4<1>;
L_0000021d10d6c2e0 .functor BUFZ 1, L_0000021d10d8ef00, C4<0>, C4<0>, C4<0>;
L_0000021d10d6be80 .functor OR 1, L_0000021d10d6c2e0, L_0000021d10e10a50, C4<0>, C4<0>;
L_0000021d10d6c0b0 .functor BUFZ 32, v0000021d10de78c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021d10e062d0_0 .net "ReadData1out", 31 0, L_0000021d10e0f330;  1 drivers
v0000021d10e065f0_0 .net "ReadData2out", 31 0, L_0000021d10e0f790;  1 drivers
v0000021d10e060f0_0 .net *"_ivl_17", 29 0, L_0000021d10e0ecf0;  1 drivers
L_0000021d10e11478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021d10e05510_0 .net/2u *"_ivl_18", 1 0, L_0000021d10e11478;  1 drivers
v0000021d10e06370_0 .net *"_ivl_23", 0 0, L_0000021d10e0ed90;  1 drivers
v0000021d10e05e70_0 .net *"_ivl_24", 3 0, L_0000021d10e0f150;  1 drivers
v0000021d10e07590_0 .net *"_ivl_27", 25 0, L_0000021d10e0ee30;  1 drivers
L_0000021d10e114c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021d10e050b0_0 .net/2u *"_ivl_28", 1 0, L_0000021d10e114c0;  1 drivers
v0000021d10e07130_0 .net "alufunc", 3 0, L_0000021d10e0fbf0;  1 drivers
v0000021d10e05150_0 .net "aluin1", 31 0, L_0000021d10d6c0b0;  1 drivers
v0000021d10e07090_0 .net "aluin2", 31 0, L_0000021d10e6eb30;  1 drivers
v0000021d10e05790_0 .net "alusrc", 0 0, L_0000021d10e0d2b0;  1 drivers
v0000021d10e05f10_0 .net "branch_condition", 0 0, L_0000021d10d6bd30;  1 drivers
v0000021d10e07630_0 .net "clk", 0 0, v0000021d10e08b70_0;  1 drivers
v0000021d10e074f0_0 .net "clkbar", 0 0, v0000021d10e083f0_0;  1 drivers
v0000021d10e06870_0 .net "dest", 4 0, L_0000021d10e6ff30;  1 drivers
v0000021d10e076d0_0 .net "ex_mem_destadd", 4 0, v0000021d10d7b720_0;  1 drivers
v0000021d10e05970_0 .net "ex_mem_memtoreg", 0 0, v0000021d10d90120_0;  1 drivers
v0000021d10e06050_0 .net "ex_mem_readdmem", 0 0, v0000021d10d90080_0;  1 drivers
v0000021d10e05d30_0 .net "ex_mem_regwrite", 0 0, v0000021d10d918e0_0;  1 drivers
v0000021d10e05b50_0 .net "ex_mem_result", 31 0, v0000021d10d7c300_0;  1 drivers
v0000021d10e06190_0 .net "ex_mem_writeData", 31 0, v0000021d10d7b2c0_0;  1 drivers
v0000021d10e05830_0 .net "ex_mem_writedmem", 0 0, v0000021d10d91160_0;  1 drivers
v0000021d10e07770_0 .net "ex_mem_zero", 0 0, v0000021d10d7ac80_0;  1 drivers
v0000021d10e06e10_0 .net "finalWriteData", 31 0, L_0000021d10e6fdf0;  1 drivers
v0000021d10e06230_0 .net "flush", 0 0, L_0000021d10d6be80;  1 drivers
v0000021d10e05fb0_0 .net "forwardA", 2 0, v0000021d10df8be0_0;  1 drivers
v0000021d10e06410_0 .net "forwardB", 2 0, v0000021d10df7ec0_0;  1 drivers
v0000021d10e05a10_0 .net "forwardC", 0 0, L_0000021d10d6c040;  1 drivers
v0000021d10e064b0_0 .net "id_alufunc", 3 0, L_0000021d10e6db90;  1 drivers
v0000021d10e06910_0 .net "id_alusrc", 0 0, L_0000021d10e0fe70;  1 drivers
v0000021d10e07450_0 .net "id_ex_alufunc", 3 0, v0000021d10d7be00_0;  1 drivers
v0000021d10e06690_0 .net "id_ex_alusrc", 0 0, v0000021d10d864c0_0;  1 drivers
v0000021d10e058d0_0 .net "id_ex_immout", 31 0, v0000021d10de7000_0;  1 drivers
v0000021d10e056f0_0 .net "id_ex_memtoreg", 0 0, v0000021d10d86b00_0;  1 drivers
v0000021d10e05ab0_0 .net "id_ex_rData1", 31 0, v0000021d10de78c0_0;  1 drivers
v0000021d10e07810_0 .net "id_ex_rData2", 31 0, v0000021d10de8d60_0;  1 drivers
v0000021d10e055b0_0 .net "id_ex_rd", 4 0, v0000021d10de75a0_0;  1 drivers
v0000021d10e06b90_0 .net "id_ex_readdmem", 0 0, v0000021d10d86240_0;  1 drivers
v0000021d10e051f0_0 .net "id_ex_regdest", 0 0, v0000021d10d876e0_0;  1 drivers
v0000021d10e05bf0_0 .net "id_ex_regwrite", 0 0, v0000021d10d49d30_0;  1 drivers
v0000021d10e07270_0 .net "id_ex_rs", 4 0, v0000021d10de76e0_0;  1 drivers
v0000021d10e06550_0 .net "id_ex_rt", 4 0, v0000021d10de7780_0;  1 drivers
v0000021d10e07310_0 .net "id_ex_writedmem", 0 0, v0000021d10d873c0_0;  1 drivers
v0000021d10e05290_0 .net "id_memtoreg", 0 0, L_0000021d10e6f2b0;  1 drivers
v0000021d10e067d0_0 .net "id_readdmem", 0 0, L_0000021d10e6f670;  1 drivers
v0000021d10e05c90_0 .net "id_regdest", 0 0, L_0000021d10e6edb0;  1 drivers
v0000021d10e073b0_0 .net "id_regwrite", 0 0, L_0000021d10e6e270;  1 drivers
v0000021d10e05330_0 .net "id_writedmem", 0 0, L_0000021d10e6f710;  1 drivers
v0000021d10e05470_0 .net "if_flush", 0 0, L_0000021d10d6c2e0;  1 drivers
v0000021d10e06730_0 .net "if_id_flush", 0 0, v0000021d10de8e00_0;  1 drivers
v0000021d10e069b0_0 .net "if_id_irout", 31 0, v0000021d10de80e0_0;  1 drivers
v0000021d10e06a50_0 .net "if_id_npcout", 31 0, v0000021d10de8220_0;  1 drivers
v0000021d10e053d0_0 .net "if_id_write", 0 0, L_0000021d10e10af0;  1 drivers
v0000021d10e06af0_0 .net "imm", 31 0, L_0000021d10e0f290;  1 drivers
v0000021d10e06c30_0 .net "instr", 31 0, L_0000021d10e0d850;  1 drivers
v0000021d10e06cd0_0 .net "jump", 0 0, L_0000021d10e0fb50;  1 drivers
v0000021d10e06d70_0 .net "mem_wb_destadd", 4 0, v0000021d10dec560_0;  1 drivers
v0000021d10e05650_0 .net "mem_wb_memtoreg", 0 0, v0000021d10de8860_0;  1 drivers
v0000021d10e06eb0_0 .net "mem_wb_readData1", 31 0, v0000021d10dec2e0_0;  1 drivers
v0000021d10e06f50_0 .net "mem_wb_readData2", 31 0, v0000021d10debc00_0;  1 drivers
v0000021d10e06ff0_0 .net "mem_wb_regwrite", 0 0, v0000021d10deb200_0;  1 drivers
v0000021d10e071d0_0 .net "memtoreg", 0 0, L_0000021d10e10370;  1 drivers
v0000021d10e082b0_0 .net "offset", 31 0, L_0000021d10e0d5d0;  1 drivers
v0000021d10e08850_0 .net "pc_en", 0 0, L_0000021d10e0d990;  1 drivers
v0000021d10e08530_0 .net "pc_write", 0 0, L_0000021d10e0fd30;  1 drivers
v0000021d10e07e50_0 .net "pcbranch", 31 0, L_0000021d10e0d0d0;  1 drivers
v0000021d10e08990_0 .net "pcnext", 31 0, L_0000021d10e0dad0;  1 drivers
v0000021d10e08490_0 .net "pcout", 31 0, v0000021d10e00f00_0;  1 drivers
v0000021d10e085d0_0 .net "pcplus4", 31 0, L_0000021d10e0da30;  1 drivers
v0000021d10e08670_0 .net "pcsrc", 0 0, L_0000021d10d8ef00;  1 drivers
v0000021d10e08030_0 .net "pcwriteen", 0 0, L_0000021d10d8e3a0;  1 drivers
v0000021d10e08d50_0 .net "rData1", 31 0, L_0000021d10d8e800;  1 drivers
v0000021d10e080d0_0 .net "rData2", 31 0, L_0000021d10d8e870;  1 drivers
v0000021d10e07bd0_0 .net "rd", 4 0, L_0000021d10e0e570;  1 drivers
v0000021d10e08c10_0 .net "readdmem", 0 0, L_0000021d10e102d0;  1 drivers
v0000021d10e08350_0 .net "readdmemData", 31 0, L_0000021d10e6e810;  1 drivers
v0000021d10e07d10_0 .net "regdest", 0 0, L_0000021d10e10c30;  1 drivers
v0000021d10e07c70_0 .net "regwrite", 0 0, L_0000021d10e10230;  1 drivers
v0000021d10e08210_0 .net "reset", 0 0, v0000021d10e078b0_0;  1 drivers
v0000021d10e08e90_0 .net "result", 31 0, L_0000021d10d6bfd0;  1 drivers
v0000021d10e08ad0_0 .net "rs", 4 0, L_0000021d10e0e250;  1 drivers
v0000021d10e08a30_0 .net "rt", 4 0, L_0000021d10e0f3d0;  1 drivers
v0000021d10e07db0_0 .net "stall", 0 0, L_0000021d10e10a50;  1 drivers
v0000021d10e08170_0 .net "wb_writedata", 31 0, L_0000021d10e6da50;  1 drivers
v0000021d10e079f0_0 .net "writedmem", 0 0, L_0000021d10e104b0;  1 drivers
v0000021d10e08df0_0 .net "zero", 0 0, L_0000021d10e6f030;  1 drivers
L_0000021d10e0e890 .part v0000021d10e00f00_0, 2, 6;
L_0000021d10e0e250 .part v0000021d10de80e0_0, 21, 5;
L_0000021d10e0f3d0 .part v0000021d10de80e0_0, 16, 5;
L_0000021d10e0e570 .part v0000021d10de80e0_0, 11, 5;
L_0000021d10e0e930 .part v0000021d10de80e0_0, 0, 16;
L_0000021d10e0ecf0 .part L_0000021d10e0f290, 0, 30;
L_0000021d10e0d670 .concat [ 2 30 0 0], L_0000021d10e11478, L_0000021d10e0ecf0;
L_0000021d10e0ed90 .part v0000021d10de80e0_0, 25, 1;
L_0000021d10e0f150 .concat [ 1 1 1 1], L_0000021d10e0ed90, L_0000021d10e0ed90, L_0000021d10e0ed90, L_0000021d10e0ed90;
L_0000021d10e0ee30 .part v0000021d10de80e0_0, 0, 26;
L_0000021d10e0eed0 .concat [ 2 26 4 0], L_0000021d10e114c0, L_0000021d10e0ee30, L_0000021d10e0f150;
L_0000021d10e100f0 .part v0000021d10de80e0_0, 26, 2;
S_0000021d10c92790 .scope module, "EX_MEM_MemRead" "register" 4 141, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d65440 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10d90e40_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d91b60_0 .net/s "din", 0 0, v0000021d10d86240_0;  alias, 1 drivers
v0000021d10d90080_0 .var/s "dout", 0 0;
L_0000021d10e11ee0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d91ca0_0 .net "ld", 0 0, L_0000021d10e11ee0;  1 drivers
v0000021d10d903a0_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
E_0000021d10d65480/0 .event negedge, v0000021d10d903a0_0;
E_0000021d10d65480/1 .event posedge, v0000021d10d90e40_0;
E_0000021d10d65480 .event/or E_0000021d10d65480/0, E_0000021d10d65480/1;
S_0000021d10c7cdb0 .scope module, "EX_MEM_MemtoReg" "register" 4 146, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d654c0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10d906c0_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d91980_0 .net/s "din", 0 0, v0000021d10d86b00_0;  alias, 1 drivers
v0000021d10d90120_0 .var/s "dout", 0 0;
L_0000021d10e11fb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d90a80_0 .net "ld", 0 0, L_0000021d10e11fb8;  1 drivers
v0000021d10d90b20_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10c7cf40 .scope module, "EX_MEM_Memwrite" "register" 4 142, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d65500 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10d91d40_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d910c0_0 .net/s "din", 0 0, v0000021d10d873c0_0;  alias, 1 drivers
v0000021d10d91160_0 .var/s "dout", 0 0;
L_0000021d10e11f28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d912a0_0 .net "ld", 0 0, L_0000021d10e11f28;  1 drivers
v0000021d10d91480_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10c7aef0 .scope module, "EX_MEM_Regwrite" "register" 4 145, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d65540 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10d915c0_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d91700_0 .net/s "din", 0 0, v0000021d10d49d30_0;  alias, 1 drivers
v0000021d10d918e0_0 .var/s "dout", 0 0;
L_0000021d10e11f70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d91a20_0 .net "ld", 0 0, L_0000021d10e11f70;  1 drivers
v0000021d10d7c4e0_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10c7b080 .scope module, "EX_MEM_destreg" "register" 4 138, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_0000021d10d65580 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v0000021d10d7b180_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d7b360_0 .net/s "din", 4 0, L_0000021d10e6ff30;  alias, 1 drivers
v0000021d10d7b720_0 .var/s "dout", 4 0;
L_0000021d10e11e98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d7c260_0 .net "ld", 0 0, L_0000021d10e11e98;  1 drivers
v0000021d10d7b540_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10c2e6a0 .scope module, "EX_MEM_resultreg" "register" 4 135, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000021d10d64dc0 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000021d10d7bd60_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d7c760_0 .net/s "din", 31 0, L_0000021d10d6bfd0;  alias, 1 drivers
v0000021d10d7c300_0 .var/s "dout", 31 0;
L_0000021d10e11dc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d7b5e0_0 .net "ld", 0 0, L_0000021d10e11dc0;  1 drivers
v0000021d10d7c1c0_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10c2e830 .scope module, "EX_MEM_writeData" "register" 4 137, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000021d10d64f40 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000021d10d7b040_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d7abe0_0 .net/s "din", 31 0, v0000021d10de8d60_0;  alias, 1 drivers
v0000021d10d7b2c0_0 .var/s "dout", 31 0;
L_0000021d10e11e50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d7c9e0_0 .net "ld", 0 0, L_0000021d10e11e50;  1 drivers
v0000021d10d7af00_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10c759f0 .scope module, "EX_MEM_zeroreg" "register" 4 136, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d64e00 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10d7ab40_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d7b400_0 .net/s "din", 0 0, L_0000021d10e6f030;  alias, 1 drivers
v0000021d10d7ac80_0 .var/s "dout", 0 0;
L_0000021d10e11e08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d7c120_0 .net "ld", 0 0, L_0000021d10e11e08;  1 drivers
v0000021d10d7b4a0_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10c75b80 .scope module, "ID_EX_ALUfunc" "register" 4 112, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 4 "din";
    .port_info 4 /OUTPUT 4 "dout";
P_0000021d10d64e40 .param/l "N" 0 5 2, +C4<00000000000000000000000000000100>;
v0000021d10d7b680_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d7b860_0 .net/s "din", 3 0, L_0000021d10e6db90;  alias, 1 drivers
v0000021d10d7be00_0 .var/s "dout", 3 0;
L_0000021d10e11b80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d7bea0_0 .net "ld", 0 0, L_0000021d10e11b80;  1 drivers
v0000021d10d7bf40_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10c84400 .scope module, "ID_EX_ALUsrc" "register" 4 111, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d65640 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10d87280_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d86920_0 .net/s "din", 0 0, L_0000021d10e0fe70;  alias, 1 drivers
v0000021d10d864c0_0 .var/s "dout", 0 0;
L_0000021d10e11b38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d86060_0 .net "ld", 0 0, L_0000021d10e11b38;  1 drivers
v0000021d10d87000_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10c84590 .scope module, "ID_EX_MemRead" "register" 4 116, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d64fc0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10d86d80_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d869c0_0 .net/s "din", 0 0, L_0000021d10e6f670;  alias, 1 drivers
v0000021d10d86240_0 .var/s "dout", 0 0;
L_0000021d10e11c10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d86a60_0 .net "ld", 0 0, L_0000021d10e11c10;  1 drivers
v0000021d10d86420_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10cb16f0 .scope module, "ID_EX_MemtoReg" "register" 4 121, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d65680 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10d87a00_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d86560_0 .net/s "din", 0 0, L_0000021d10e6f2b0;  alias, 1 drivers
v0000021d10d86b00_0 .var/s "dout", 0 0;
L_0000021d10e11ce8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d86ce0_0 .net "ld", 0 0, L_0000021d10e11ce8;  1 drivers
v0000021d10d86e20_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10cb1880 .scope module, "ID_EX_Memwrite" "register" 4 117, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d65840 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10d86f60_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d87aa0_0 .net/s "din", 0 0, L_0000021d10e6f710;  alias, 1 drivers
v0000021d10d873c0_0 .var/s "dout", 0 0;
L_0000021d10e11c58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d878c0_0 .net "ld", 0 0, L_0000021d10e11c58;  1 drivers
v0000021d10d87500_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de5ff0 .scope module, "ID_EX_Regdest" "register" 4 113, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d66880 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10d87820_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d87640_0 .net/s "din", 0 0, L_0000021d10e6edb0;  alias, 1 drivers
v0000021d10d876e0_0 .var/s "dout", 0 0;
L_0000021d10e11bc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d85d40_0 .net "ld", 0 0, L_0000021d10e11bc8;  1 drivers
v0000021d10d49290_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de64a0 .scope module, "ID_EX_Regwrite" "register" 4 120, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d669c0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10d49330_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10d493d0_0 .net/s "din", 0 0, L_0000021d10e6e270;  alias, 1 drivers
v0000021d10d49d30_0 .var/s "dout", 0 0;
L_0000021d10e11ca0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10d49470_0 .net "ld", 0 0, L_0000021d10e11ca0;  1 drivers
v0000021d10d49dd0_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de67c0 .scope module, "ID_EX_imm" "register" 4 105, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000021d10d65c00 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000021d10d4d010_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10de85e0_0 .net/s "din", 31 0, L_0000021d10e0f290;  alias, 1 drivers
v0000021d10de7000_0 .var/s "dout", 31 0;
L_0000021d10e11a18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10de7be0_0 .net "ld", 0 0, L_0000021d10e11a18;  1 drivers
v0000021d10de7820_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de6630 .scope module, "ID_EX_rData1" "register" 4 103, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000021d10d66940 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000021d10de71e0_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10de7320_0 .net/s "din", 31 0, L_0000021d10e0f330;  alias, 1 drivers
v0000021d10de78c0_0 .var/s "dout", 31 0;
L_0000021d10e11988 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10de7fa0_0 .net "ld", 0 0, L_0000021d10e11988;  1 drivers
v0000021d10de7500_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de6950 .scope module, "ID_EX_rData2" "register" 4 104, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000021d10d66740 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000021d10de73c0_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10de7960_0 .net/s "din", 31 0, L_0000021d10e0f790;  alias, 1 drivers
v0000021d10de8d60_0 .var/s "dout", 31 0;
L_0000021d10e119d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10de8180_0 .net "ld", 0 0, L_0000021d10e119d0;  1 drivers
v0000021d10de8900_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de6180 .scope module, "ID_EX_rd" "register" 4 108, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_0000021d10d667c0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v0000021d10de8c20_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10de7460_0 .net/s "din", 4 0, L_0000021d10e0e570;  alias, 1 drivers
v0000021d10de75a0_0 .var/s "dout", 4 0;
L_0000021d10e11af0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10de8680_0 .net "ld", 0 0, L_0000021d10e11af0;  1 drivers
v0000021d10de7a00_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de6ae0 .scope module, "ID_EX_rs" "register" 4 106, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_0000021d10d66440 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v0000021d10de7640_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10de7f00_0 .net/s "din", 4 0, L_0000021d10e0e250;  alias, 1 drivers
v0000021d10de76e0_0 .var/s "dout", 4 0;
L_0000021d10e11a60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10de8540_0 .net "ld", 0 0, L_0000021d10e11a60;  1 drivers
v0000021d10de89a0_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de6c70 .scope module, "ID_EX_rt" "register" 4 107, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_0000021d10d66480 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v0000021d10de8a40_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10de7c80_0 .net/s "din", 4 0, L_0000021d10e0f3d0;  alias, 1 drivers
v0000021d10de7780_0 .var/s "dout", 4 0;
L_0000021d10e11aa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10de87c0_0 .net "ld", 0 0, L_0000021d10e11aa8;  1 drivers
v0000021d10de70a0_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de6e00 .scope module, "IF_ID_flushbit" "register" 4 70, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d66700 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10de7aa0_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10de8400_0 .net/s "din", 0 0, L_0000021d10d6c2e0;  alias, 1 drivers
v0000021d10de8e00_0 .var/s "dout", 0 0;
v0000021d10de7b40_0 .net "ld", 0 0, L_0000021d10e10af0;  alias, 1 drivers
v0000021d10de7d20_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de6310 .scope module, "IF_ID_irreg" "register" 4 69, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000021d10d66300 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000021d10de8040_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10de7dc0_0 .net/s "din", 31 0, L_0000021d10e0d850;  alias, 1 drivers
v0000021d10de80e0_0 .var/s "dout", 31 0;
v0000021d10de7140_0 .net "ld", 0 0, L_0000021d10e10af0;  alias, 1 drivers
v0000021d10de8b80_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de94c0 .scope module, "IF_ID_npcreg" "register" 4 68, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000021d10d66180 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000021d10de8720_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10de7280_0 .net/s "din", 31 0, L_0000021d10e0da30;  alias, 1 drivers
v0000021d10de8220_0 .var/s "dout", 31 0;
v0000021d10de7e60_0 .net "ld", 0 0, L_0000021d10e10af0;  alias, 1 drivers
v0000021d10de8cc0_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de91a0 .scope module, "MEM_WB_MemtoReg" "register" 4 160, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d663c0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10de82c0_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10de8360_0 .net/s "din", 0 0, v0000021d10d90120_0;  alias, 1 drivers
v0000021d10de8860_0 .var/s "dout", 0 0;
L_0000021d10e121b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10de8ae0_0 .net "ld", 0 0, L_0000021d10e121b0;  1 drivers
v0000021d10de8ea0_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de9650 .scope module, "MEM_WB_Regwrite" "register" 4 159, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000021d10d66580 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000021d10de84a0_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10deb840_0 .net/s "din", 0 0, v0000021d10d918e0_0;  alias, 1 drivers
v0000021d10deb200_0 .var/s "dout", 0 0;
L_0000021d10e12168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10decb00_0 .net "ld", 0 0, L_0000021d10e12168;  1 drivers
v0000021d10dec1a0_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10dea140 .scope module, "MEM_WB_destreg" "register" 4 156, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_0000021d10d66980 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v0000021d10deb8e0_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10decba0_0 .net/s "din", 4 0, v0000021d10d7b720_0;  alias, 1 drivers
v0000021d10dec560_0 .var/s "dout", 4 0;
L_0000021d10e12120 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10dec240_0 .net "ld", 0 0, L_0000021d10e12120;  1 drivers
v0000021d10dec600_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10deac30 .scope module, "MEM_WB_readData1" "register" 4 154, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000021d10d65f80 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000021d10debfc0_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10deb340_0 .net/s "din", 31 0, v0000021d10d7c300_0;  alias, 1 drivers
v0000021d10dec2e0_0 .var/s "dout", 31 0;
L_0000021d10e12090 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10deb0c0_0 .net "ld", 0 0, L_0000021d10e12090;  1 drivers
v0000021d10dec4c0_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10dea2d0 .scope module, "MEM_WB_readData2" "register" 4 155, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000021d10d662c0 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000021d10dec920_0 .net "clk", 0 0, v0000021d10e083f0_0;  alias, 1 drivers
v0000021d10dec9c0_0 .net/s "din", 31 0, L_0000021d10e6e810;  alias, 1 drivers
v0000021d10debc00_0 .var/s "dout", 31 0;
L_0000021d10e120d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10dec6a0_0 .net "ld", 0 0, L_0000021d10e120d8;  1 drivers
v0000021d10dec740_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
S_0000021d10de97e0 .scope module, "addpc" "adder" 4 64, 6 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000021d10dec880_0 .net "a", 31 0, v0000021d10e00f00_0;  alias, 1 drivers
L_0000021d10e113a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000021d10deb980_0 .net "b", 31 0, L_0000021d10e113a0;  1 drivers
v0000021d10dec380_0 .net "out", 31 0, L_0000021d10e0da30;  alias, 1 drivers
L_0000021d10e0da30 .arith/sum 32, v0000021d10e00f00_0, L_0000021d10e113a0;
S_0000021d10de9970 .scope module, "alu" "ALU" 4 131, 7 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 32 "out";
L_0000021d10d6bfd0 .functor BUFZ 32, v0000021d10debca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021d10debca0_0 .var/s "ALUout", 31 0;
L_0000021d10e11d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d10dec7e0_0 .net/2u *"_ivl_2", 31 0, L_0000021d10e11d30;  1 drivers
L_0000021d10e11d78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10deca60_0 .net "en", 0 0, L_0000021d10e11d78;  1 drivers
v0000021d10debe80_0 .net "mode", 3 0, v0000021d10d7be00_0;  alias, 1 drivers
v0000021d10decc40_0 .net/s "operand1", 31 0, L_0000021d10d6c0b0;  alias, 1 drivers
v0000021d10deb160_0 .net/s "operand2", 31 0, L_0000021d10e6eb30;  alias, 1 drivers
v0000021d10deb020_0 .net/s "out", 31 0, L_0000021d10d6bfd0;  alias, 1 drivers
v0000021d10decce0_0 .net "zero", 0 0, L_0000021d10e6f030;  alias, 1 drivers
E_0000021d10d66280 .event anyedge, v0000021d10deca60_0, v0000021d10d7be00_0, v0000021d10decc40_0, v0000021d10deb160_0;
L_0000021d10e6f030 .cmp/eq 32, v0000021d10debca0_0, L_0000021d10e11d30;
S_0000021d10dea910 .scope module, "alumux" "mux" 4 130, 8 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d668c0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10deb2a0_0 .net/s "a", 31 0, v0000021d10de8d60_0;  alias, 1 drivers
v0000021d10decd80_0 .net/s "b", 31 0, v0000021d10de7000_0;  alias, 1 drivers
v0000021d10deba20_0 .net/s "out", 31 0, L_0000021d10e6eb30;  alias, 1 drivers
v0000021d10dece20_0 .net "s", 0 0, v0000021d10d864c0_0;  alias, 1 drivers
L_0000021d10e6eb30 .functor MUXZ 32, v0000021d10de8d60_0, v0000021d10de7000_0, v0000021d10d864c0_0, C4<>;
S_0000021d10de9330 .scope module, "comparisonblock" "condition" 4 91, 9 12 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
L_0000021d10d8ebf0 .functor NOT 1, L_0000021d10e10eb0, C4<0>, C4<0>, C4<0>;
L_0000021d10d8f050 .functor NOT 1, L_0000021d10e10410, C4<0>, C4<0>, C4<0>;
L_0000021d10d8ec60 .functor AND 1, L_0000021d10d8ebf0, L_0000021d10d8f050, C4<1>, C4<1>;
L_0000021d10d8ecd0 .functor AND 1, L_0000021d10d8ec60, L_0000021d10e0fa10, C4<1>, C4<1>;
L_0000021d10d8ed40 .functor NOT 1, L_0000021d10e0f970, C4<0>, C4<0>, C4<0>;
L_0000021d10d8ee20 .functor AND 1, L_0000021d10d8ed40, L_0000021d10e107d0, C4<1>, C4<1>;
L_0000021d10d8e250 .functor AND 1, L_0000021d10d8ee20, L_0000021d10e0f8d0, C4<1>, C4<1>;
L_0000021d10d6c9e0 .functor OR 1, L_0000021d10d8ecd0, L_0000021d10d8e250, C4<0>, C4<0>;
L_0000021d10d6c660 .functor NOT 1, L_0000021d10e10550, C4<0>, C4<0>, C4<0>;
L_0000021d10d6bb00 .functor AND 1, L_0000021d10e0fdd0, L_0000021d10d6c660, C4<1>, C4<1>;
L_0000021d10d6c890 .functor AND 1, L_0000021d10d6bb00, L_0000021d10e10050, C4<1>, C4<1>;
L_0000021d10d6be10 .functor OR 1, L_0000021d10d6c9e0, L_0000021d10d6c890, C4<0>, C4<0>;
L_0000021d10d6c900 .functor AND 1, L_0000021d10e105f0, L_0000021d10e10690, C4<1>, C4<1>;
L_0000021d10d6bef0 .functor AND 1, L_0000021d10d6c900, L_0000021d10e10e10, C4<1>, C4<1>;
L_0000021d10d6bd30 .functor OR 1, L_0000021d10d6be10, L_0000021d10d6bef0, C4<0>, C4<0>;
v0000021d10debf20_0 .net *"_ivl_1", 0 0, L_0000021d10e10eb0;  1 drivers
v0000021d10deb480_0 .net *"_ivl_10", 0 0, L_0000021d10d8ecd0;  1 drivers
v0000021d10deb520_0 .net *"_ivl_13", 0 0, L_0000021d10e0f970;  1 drivers
v0000021d10deb5c0_0 .net *"_ivl_14", 0 0, L_0000021d10d8ed40;  1 drivers
v0000021d10deb700_0 .net *"_ivl_17", 0 0, L_0000021d10e107d0;  1 drivers
v0000021d10debd40_0 .net *"_ivl_18", 0 0, L_0000021d10d8ee20;  1 drivers
v0000021d10debde0_0 .net *"_ivl_2", 0 0, L_0000021d10d8ebf0;  1 drivers
v0000021d10deb7a0_0 .net *"_ivl_20", 0 0, L_0000021d10d8e250;  1 drivers
v0000021d10dec060_0 .net *"_ivl_22", 0 0, L_0000021d10d6c9e0;  1 drivers
v0000021d10dec100_0 .net *"_ivl_25", 0 0, L_0000021d10e0fdd0;  1 drivers
v0000021d10df5220_0 .net *"_ivl_27", 0 0, L_0000021d10e10550;  1 drivers
v0000021d10df68a0_0 .net *"_ivl_28", 0 0, L_0000021d10d6c660;  1 drivers
v0000021d10df6620_0 .net *"_ivl_30", 0 0, L_0000021d10d6bb00;  1 drivers
v0000021d10df5900_0 .net *"_ivl_32", 0 0, L_0000021d10d6c890;  1 drivers
v0000021d10df6da0_0 .net *"_ivl_34", 0 0, L_0000021d10d6be10;  1 drivers
v0000021d10df6300_0 .net *"_ivl_37", 0 0, L_0000021d10e105f0;  1 drivers
v0000021d10df5180_0 .net *"_ivl_39", 0 0, L_0000021d10e10690;  1 drivers
v0000021d10df5c20_0 .net *"_ivl_40", 0 0, L_0000021d10d6c900;  1 drivers
v0000021d10df5fe0_0 .net *"_ivl_42", 0 0, L_0000021d10d6bef0;  1 drivers
v0000021d10df5cc0_0 .net *"_ivl_5", 0 0, L_0000021d10e10410;  1 drivers
v0000021d10df5d60_0 .net *"_ivl_6", 0 0, L_0000021d10d8f050;  1 drivers
v0000021d10df5a40_0 .net *"_ivl_8", 0 0, L_0000021d10d8ec60;  1 drivers
v0000021d10df5ae0_0 .net "a", 31 0, L_0000021d10e0f330;  alias, 1 drivers
v0000021d10df59a0_0 .net "b", 31 0, L_0000021d10e0f790;  alias, 1 drivers
v0000021d10df57c0_0 .net "eq", 0 0, L_0000021d10e10050;  1 drivers
v0000021d10df6080_0 .net "gt", 0 0, L_0000021d10e0f8d0;  1 drivers
v0000021d10df6120_0 .net "lt", 0 0, L_0000021d10e0fa10;  1 drivers
v0000021d10df5040_0 .net "neq", 0 0, L_0000021d10e10e10;  1 drivers
v0000021d10df69e0_0 .net "opcond", 1 0, L_0000021d10e100f0;  1 drivers
v0000021d10df5680_0 .net "y", 0 0, L_0000021d10d6bd30;  alias, 1 drivers
L_0000021d10e10eb0 .part L_0000021d10e100f0, 1, 1;
L_0000021d10e10410 .part L_0000021d10e100f0, 0, 1;
L_0000021d10e0f970 .part L_0000021d10e100f0, 1, 1;
L_0000021d10e107d0 .part L_0000021d10e100f0, 0, 1;
L_0000021d10e0fdd0 .part L_0000021d10e100f0, 1, 1;
L_0000021d10e10550 .part L_0000021d10e100f0, 0, 1;
L_0000021d10e105f0 .part L_0000021d10e100f0, 1, 1;
L_0000021d10e10690 .part L_0000021d10e100f0, 0, 1;
S_0000021d10dea460 .scope module, "cmp" "COMPARE" 9 19, 9 1 0, S_0000021d10de9330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /OUTPUT 1 "neq";
    .port_info 4 /INPUT 32 "data1";
    .port_info 5 /INPUT 32 "data2";
v0000021d10debac0_0 .net/s "data1", 31 0, L_0000021d10e0f330;  alias, 1 drivers
v0000021d10deb660_0 .net/s "data2", 31 0, L_0000021d10e0f790;  alias, 1 drivers
v0000021d10dec420_0 .net "eq", 0 0, L_0000021d10e10050;  alias, 1 drivers
v0000021d10debb60_0 .net "gt", 0 0, L_0000021d10e0f8d0;  alias, 1 drivers
v0000021d10decec0_0 .net "lt", 0 0, L_0000021d10e0fa10;  alias, 1 drivers
v0000021d10deb3e0_0 .net "neq", 0 0, L_0000021d10e10e10;  alias, 1 drivers
L_0000021d10e0fa10 .cmp/gt.s 32, L_0000021d10e0f790, L_0000021d10e0f330;
L_0000021d10e0f8d0 .cmp/gt.s 32, L_0000021d10e0f330, L_0000021d10e0f790;
L_0000021d10e10050 .cmp/eq 32, L_0000021d10e0f330, L_0000021d10e0f790;
L_0000021d10e10e10 .cmp/ne 32, L_0000021d10e0f330, L_0000021d10e0f790;
S_0000021d10deaaa0 .scope module, "controllerunit" "controller" 4 88, 10 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 32 "instr";
    .port_info 2 /INPUT 1 "branch_condition";
    .port_info 3 /OUTPUT 1 "alusrc";
    .port_info 4 /OUTPUT 4 "alufunc";
    .port_info 5 /OUTPUT 1 "regdest";
    .port_info 6 /OUTPUT 1 "readdmem";
    .port_info 7 /OUTPUT 1 "writedmem";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "memtoreg";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "pcsrc";
L_0000021d10d8edb0 .functor AND 1, L_0000021d10e10910, L_0000021d10d6bd30, C4<1>, C4<1>;
L_0000021d10d8ef00 .functor OR 1, L_0000021d10e0fb50, L_0000021d10d8edb0, C4<0>, C4<0>;
v0000021d10df52c0_0 .net *"_ivl_11", 11 0, v0000021d10df6e40_0;  1 drivers
v0000021d10df5b80_0 .net *"_ivl_12", 0 0, L_0000021d10d8edb0;  1 drivers
v0000021d10df66c0_0 .net "alufunc", 3 0, L_0000021d10e0fbf0;  alias, 1 drivers
v0000021d10df5360_0 .net "alusrc", 0 0, L_0000021d10e0d2b0;  alias, 1 drivers
v0000021d10df6260_0 .net "branch", 0 0, L_0000021d10e10910;  1 drivers
v0000021d10df5860_0 .net "branch_condition", 0 0, L_0000021d10d6bd30;  alias, 1 drivers
v0000021d10df6e40_0 .var "control_signals", 11 0;
v0000021d10df5400_0 .net "instr", 31 0, v0000021d10de80e0_0;  alias, 1 drivers
v0000021d10df63a0_0 .net "jump", 0 0, L_0000021d10e0fb50;  alias, 1 drivers
v0000021d10df5720_0 .net "memtoreg", 0 0, L_0000021d10e10370;  alias, 1 drivers
v0000021d10df5540_0 .net "pcsrc", 0 0, L_0000021d10d8ef00;  alias, 1 drivers
v0000021d10df55e0_0 .net "readdmem", 0 0, L_0000021d10e102d0;  alias, 1 drivers
v0000021d10df54a0_0 .net "regdest", 0 0, L_0000021d10e10c30;  alias, 1 drivers
v0000021d10df5e00_0 .net "regwrite", 0 0, L_0000021d10e10230;  alias, 1 drivers
v0000021d10df61c0_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
v0000021d10df5ea0_0 .net "writedmem", 0 0, L_0000021d10e104b0;  alias, 1 drivers
E_0000021d10d661c0 .event anyedge, v0000021d10d903a0_0, v0000021d10de80e0_0;
L_0000021d10e0d2b0 .part v0000021d10df6e40_0, 11, 1;
L_0000021d10e0fbf0 .part v0000021d10df6e40_0, 7, 4;
L_0000021d10e10c30 .part v0000021d10df6e40_0, 6, 1;
L_0000021d10e102d0 .part v0000021d10df6e40_0, 5, 1;
L_0000021d10e104b0 .part v0000021d10df6e40_0, 4, 1;
L_0000021d10e10230 .part v0000021d10df6e40_0, 3, 1;
L_0000021d10e10370 .part v0000021d10df6e40_0, 2, 1;
L_0000021d10e0fb50 .part v0000021d10df6e40_0, 1, 1;
L_0000021d10e10910 .part v0000021d10df6e40_0, 0, 1;
S_0000021d10de9b00 .scope module, "destmux" "mux" 4 132, 8 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000021d10d66540 .param/l "N" 0 8 2, +C4<00000000000000000000000000000101>;
v0000021d10df6440_0 .net/s "a", 4 0, v0000021d10de7780_0;  alias, 1 drivers
v0000021d10df64e0_0 .net/s "b", 4 0, v0000021d10de75a0_0;  alias, 1 drivers
v0000021d10df6580_0 .net/s "out", 4 0, L_0000021d10e6ff30;  alias, 1 drivers
v0000021d10df5f40_0 .net "s", 0 0, v0000021d10d876e0_0;  alias, 1 drivers
L_0000021d10e6ff30 .functor MUXZ 5, v0000021d10de7780_0, v0000021d10de75a0_0, v0000021d10d876e0_0, C4<>;
S_0000021d10dea5f0 .scope module, "dmem" "data_mem" 4 151, 11 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v0000021d10df50e0_0 .net *"_ivl_0", 31 0, L_0000021d10e6dcd0;  1 drivers
v0000021d10df6a80_0 .net *"_ivl_3", 9 0, L_0000021d10e6dd70;  1 drivers
v0000021d10df6800_0 .net *"_ivl_4", 11 0, L_0000021d10e6de10;  1 drivers
L_0000021d10e12000 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021d10df6760_0 .net *"_ivl_7", 1 0, L_0000021d10e12000;  1 drivers
L_0000021d10e12048 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000021d10df6940_0 .net *"_ivl_8", 31 0, L_0000021d10e12048;  1 drivers
v0000021d10df6b20_0 .net "addr", 31 0, v0000021d10d7c300_0;  alias, 1 drivers
v0000021d10df6bc0_0 .net "clk", 0 0, v0000021d10e08b70_0;  alias, 1 drivers
v0000021d10df6c60_0 .net "din", 31 0, L_0000021d10e6fdf0;  alias, 1 drivers
v0000021d10df6d00 .array/s "dmem", 1023 0, 31 0;
v0000021d10df6ee0_0 .net "dout", 31 0, L_0000021d10e6e810;  alias, 1 drivers
v0000021d10df80a0_0 .var/i "k", 31 0;
v0000021d10df8fa0_0 .net "read", 0 0, v0000021d10d90080_0;  alias, 1 drivers
v0000021d10df8140_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
v0000021d10df7c40_0 .net "write", 0 0, v0000021d10d91160_0;  alias, 1 drivers
E_0000021d10d66800 .event posedge, v0000021d10df6bc0_0;
L_0000021d10e6dcd0 .array/port v0000021d10df6d00, L_0000021d10e6de10;
L_0000021d10e6dd70 .part v0000021d10d7c300_0, 0, 10;
L_0000021d10e6de10 .concat [ 10 2 0 0], L_0000021d10e6dd70, L_0000021d10e12000;
L_0000021d10e6e810 .functor MUXZ 32, L_0000021d10e12048, L_0000021d10e6dcd0, v0000021d10d90080_0, C4<>;
S_0000021d10dea780 .scope module, "ext" "signext" 4 77, 12 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000021d10df8500_0 .net *"_ivl_1", 0 0, L_0000021d10e0db70;  1 drivers
v0000021d10df8320_0 .net *"_ivl_2", 15 0, L_0000021d10e0f830;  1 drivers
v0000021d10df7600_0 .net "a", 15 0, L_0000021d10e0e930;  1 drivers
v0000021d10df8b40_0 .net "y", 31 0, L_0000021d10e0f290;  alias, 1 drivers
L_0000021d10e0db70 .part L_0000021d10e0e930, 15, 1;
LS_0000021d10e0f830_0_0 .concat [ 1 1 1 1], L_0000021d10e0db70, L_0000021d10e0db70, L_0000021d10e0db70, L_0000021d10e0db70;
LS_0000021d10e0f830_0_4 .concat [ 1 1 1 1], L_0000021d10e0db70, L_0000021d10e0db70, L_0000021d10e0db70, L_0000021d10e0db70;
LS_0000021d10e0f830_0_8 .concat [ 1 1 1 1], L_0000021d10e0db70, L_0000021d10e0db70, L_0000021d10e0db70, L_0000021d10e0db70;
LS_0000021d10e0f830_0_12 .concat [ 1 1 1 1], L_0000021d10e0db70, L_0000021d10e0db70, L_0000021d10e0db70, L_0000021d10e0db70;
L_0000021d10e0f830 .concat [ 4 4 4 4], LS_0000021d10e0f830_0_0, LS_0000021d10e0f830_0_4, LS_0000021d10e0f830_0_8, LS_0000021d10e0f830_0_12;
L_0000021d10e0f290 .concat [ 16 16 0 0], L_0000021d10e0e930, L_0000021d10e0f830;
S_0000021d10deadc0 .scope module, "flushunit" "flush_control" 4 99, 13 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alusrc";
    .port_info 1 /INPUT 4 "alufunc";
    .port_info 2 /INPUT 1 "regdest";
    .port_info 3 /INPUT 1 "readdmem";
    .port_info 4 /INPUT 1 "writedmem";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /INPUT 1 "memtoreg";
    .port_info 7 /INPUT 1 "flush";
    .port_info 8 /OUTPUT 1 "id_alusrc";
    .port_info 9 /OUTPUT 4 "id_alufunc";
    .port_info 10 /OUTPUT 1 "id_regdest";
    .port_info 11 /OUTPUT 1 "id_readdmem";
    .port_info 12 /OUTPUT 1 "id_writedmem";
    .port_info 13 /OUTPUT 1 "id_regwrite";
    .port_info 14 /OUTPUT 1 "id_memtoreg";
L_0000021d10e116b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021d10df7880_0 .net/2u *"_ivl_0", 0 0, L_0000021d10e116b8;  1 drivers
v0000021d10df81e0_0 .net *"_ivl_10", 0 0, L_0000021d10e0ff10;  1 drivers
L_0000021d10e11748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021d10df74c0_0 .net/2u *"_ivl_14", 0 0, L_0000021d10e11748;  1 drivers
v0000021d10df7ba0_0 .net *"_ivl_17", 0 0, L_0000021d10e10d70;  1 drivers
v0000021d10df7420_0 .net *"_ivl_18", 0 0, L_0000021d10e10f50;  1 drivers
L_0000021d10e11790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021d10df8e60_0 .net/2u *"_ivl_22", 0 0, L_0000021d10e11790;  1 drivers
v0000021d10df7560_0 .net *"_ivl_25", 0 0, L_0000021d10e0ffb0;  1 drivers
v0000021d10df7f60_0 .net *"_ivl_26", 0 0, L_0000021d10e6e950;  1 drivers
L_0000021d10e117d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021d10df71a0_0 .net/2u *"_ivl_31", 0 0, L_0000021d10e117d8;  1 drivers
v0000021d10df9040_0 .net *"_ivl_34", 0 0, L_0000021d10e6f0d0;  1 drivers
v0000021d10df92c0_0 .net *"_ivl_35", 0 0, L_0000021d10e6daf0;  1 drivers
L_0000021d10e11820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021d10df86e0_0 .net/2u *"_ivl_37", 0 0, L_0000021d10e11820;  1 drivers
L_0000021d10e11868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021d10df76a0_0 .net/2u *"_ivl_41", 0 0, L_0000021d10e11868;  1 drivers
L_0000021d10e118b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021d10df9720_0 .net/2u *"_ivl_45", 0 0, L_0000021d10e118b0;  1 drivers
L_0000021d10e118f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021d10df7740_0 .net/2u *"_ivl_49", 0 0, L_0000021d10e118f8;  1 drivers
L_0000021d10e11940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021d10df8000_0 .net/2u *"_ivl_53", 0 0, L_0000021d10e11940;  1 drivers
L_0000021d10e11700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021d10df77e0_0 .net/2u *"_ivl_6", 0 0, L_0000021d10e11700;  1 drivers
v0000021d10df9540_0 .net *"_ivl_9", 0 0, L_0000021d10e10cd0;  1 drivers
v0000021d10df7060_0 .net "alufunc", 3 0, L_0000021d10e0fbf0;  alias, 1 drivers
v0000021d10df90e0_0 .net "alusrc", 0 0, L_0000021d10e0d2b0;  alias, 1 drivers
v0000021d10df8280_0 .net "flush", 0 0, L_0000021d10d6be80;  alias, 1 drivers
v0000021d10df7100_0 .net "id_alufunc", 3 0, L_0000021d10e6db90;  alias, 1 drivers
v0000021d10df9180_0 .net "id_alusrc", 0 0, L_0000021d10e0fe70;  alias, 1 drivers
v0000021d10df9220_0 .net "id_memtoreg", 0 0, L_0000021d10e6f2b0;  alias, 1 drivers
v0000021d10df7ce0_0 .net "id_readdmem", 0 0, L_0000021d10e6f670;  alias, 1 drivers
v0000021d10df7d80_0 .net "id_regdest", 0 0, L_0000021d10e6edb0;  alias, 1 drivers
v0000021d10df8820_0 .net "id_regwrite", 0 0, L_0000021d10e6e270;  alias, 1 drivers
v0000021d10df88c0_0 .net "id_writedmem", 0 0, L_0000021d10e6f710;  alias, 1 drivers
v0000021d10df95e0_0 .net "memtoreg", 0 0, L_0000021d10e10370;  alias, 1 drivers
v0000021d10df9360_0 .net "readdmem", 0 0, L_0000021d10e102d0;  alias, 1 drivers
v0000021d10df7920_0 .net "regdest", 0 0, L_0000021d10e10c30;  alias, 1 drivers
v0000021d10df7e20_0 .net "regwrite", 0 0, L_0000021d10e10230;  alias, 1 drivers
v0000021d10df85a0_0 .net "writedmem", 0 0, L_0000021d10e104b0;  alias, 1 drivers
L_0000021d10e0fe70 .functor MUXZ 1, L_0000021d10e0d2b0, L_0000021d10e116b8, L_0000021d10d6be80, C4<>;
L_0000021d10e10cd0 .part L_0000021d10e0fbf0, 0, 1;
L_0000021d10e0ff10 .functor MUXZ 1, L_0000021d10e10cd0, L_0000021d10e11700, L_0000021d10d6be80, C4<>;
L_0000021d10e10d70 .part L_0000021d10e0fbf0, 1, 1;
L_0000021d10e10f50 .functor MUXZ 1, L_0000021d10e10d70, L_0000021d10e11748, L_0000021d10d6be80, C4<>;
L_0000021d10e0ffb0 .part L_0000021d10e0fbf0, 2, 1;
L_0000021d10e6e950 .functor MUXZ 1, L_0000021d10e0ffb0, L_0000021d10e11790, L_0000021d10d6be80, C4<>;
L_0000021d10e6db90 .concat8 [ 1 1 1 1], L_0000021d10e0ff10, L_0000021d10e10f50, L_0000021d10e6e950, L_0000021d10e6daf0;
L_0000021d10e6f0d0 .part L_0000021d10e0fbf0, 3, 1;
L_0000021d10e6daf0 .functor MUXZ 1, L_0000021d10e6f0d0, L_0000021d10e117d8, L_0000021d10d6be80, C4<>;
L_0000021d10e6edb0 .functor MUXZ 1, L_0000021d10e10c30, L_0000021d10e11820, L_0000021d10d6be80, C4<>;
L_0000021d10e6f670 .functor MUXZ 1, L_0000021d10e102d0, L_0000021d10e11868, L_0000021d10d6be80, C4<>;
L_0000021d10e6f710 .functor MUXZ 1, L_0000021d10e104b0, L_0000021d10e118b0, L_0000021d10d6be80, C4<>;
L_0000021d10e6e270 .functor MUXZ 1, L_0000021d10e10230, L_0000021d10e118f8, L_0000021d10d6be80, C4<>;
L_0000021d10e6f2b0 .functor MUXZ 1, L_0000021d10e10370, L_0000021d10e11940, L_0000021d10d6be80, C4<>;
S_0000021d10de9c90 .scope module, "forwarding" "forwarding_unit_id" 4 82, 14 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "dest";
    .port_info 3 /INPUT 5 "ex_mem_destadd";
    .port_info 4 /INPUT 5 "mem_wb_destadd";
    .port_info 5 /INPUT 1 "id_ex_regwrite";
    .port_info 6 /INPUT 1 "ex_mem_readdmem";
    .port_info 7 /INPUT 1 "ex_mem_regwrite";
    .port_info 8 /INPUT 1 "ex_mem_memtoreg";
    .port_info 9 /INPUT 1 "mem_wb_regwrite";
    .port_info 10 /OUTPUT 3 "forwardA";
    .port_info 11 /OUTPUT 3 "forwardB";
v0000021d10df9400_0 .net "dest", 4 0, L_0000021d10e6ff30;  alias, 1 drivers
v0000021d10df94a0_0 .net "ex_mem_destadd", 4 0, v0000021d10d7b720_0;  alias, 1 drivers
v0000021d10df79c0_0 .net "ex_mem_memtoreg", 0 0, v0000021d10d90120_0;  alias, 1 drivers
v0000021d10df9680_0 .net "ex_mem_readdmem", 0 0, v0000021d10d90080_0;  alias, 1 drivers
v0000021d10df7a60_0 .net "ex_mem_regwrite", 0 0, v0000021d10d918e0_0;  alias, 1 drivers
v0000021d10df8be0_0 .var "fA", 2 0;
v0000021d10df7ec0_0 .var "fB", 2 0;
v0000021d10df7b00_0 .net "forwardA", 2 0, v0000021d10df8be0_0;  alias, 1 drivers
v0000021d10df83c0_0 .net "forwardB", 2 0, v0000021d10df7ec0_0;  alias, 1 drivers
v0000021d10df8780_0 .net "id_ex_regwrite", 0 0, v0000021d10d49d30_0;  alias, 1 drivers
v0000021d10df8460_0 .net "mem_wb_destadd", 4 0, v0000021d10dec560_0;  alias, 1 drivers
v0000021d10df97c0_0 .net "mem_wb_regwrite", 0 0, v0000021d10deb200_0;  alias, 1 drivers
v0000021d10df72e0_0 .net "rs", 4 0, L_0000021d10e0e250;  alias, 1 drivers
v0000021d10df8640_0 .net "rt", 4 0, L_0000021d10e0f3d0;  alias, 1 drivers
E_0000021d10d65a80/0 .event anyedge, v0000021d10d90080_0, v0000021d10d7b720_0, v0000021d10de7c80_0, v0000021d10d90120_0;
E_0000021d10d65a80/1 .event anyedge, v0000021d10d918e0_0, v0000021d10d7b360_0, v0000021d10d91700_0, v0000021d10deb200_0;
E_0000021d10d65a80/2 .event anyedge, v0000021d10dec560_0;
E_0000021d10d65a80 .event/or E_0000021d10d65a80/0, E_0000021d10d65a80/1, E_0000021d10d65a80/2;
E_0000021d10d65ac0/0 .event anyedge, v0000021d10d90080_0, v0000021d10d7b720_0, v0000021d10de7f00_0, v0000021d10d90120_0;
E_0000021d10d65ac0/1 .event anyedge, v0000021d10d918e0_0, v0000021d10d7b360_0, v0000021d10d91700_0, v0000021d10deb200_0;
E_0000021d10d65ac0/2 .event anyedge, v0000021d10dec560_0;
E_0000021d10d65ac0 .event/or E_0000021d10d65ac0/0, E_0000021d10d65ac0/1, E_0000021d10d65ac0/2;
S_0000021d10de9e20 .scope module, "imem" "instr_mem" 4 63, 15 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 6 "addr";
    .port_info 3 /OUTPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "pc_en";
v0000021d10df7240_0 .net *"_ivl_0", 31 0, L_0000021d10e0e1b0;  1 drivers
v0000021d10df8960_0 .net *"_ivl_10", 31 0, L_0000021d10e0e4d0;  1 drivers
v0000021d10df8a00_0 .net *"_ivl_12", 7 0, L_0000021d10e0ebb0;  1 drivers
L_0000021d10e111a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021d10df8c80_0 .net *"_ivl_15", 1 0, L_0000021d10e111a8;  1 drivers
L_0000021d10e111f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000021d10df8aa0_0 .net *"_ivl_16", 31 0, L_0000021d10e111f0;  1 drivers
v0000021d10df8d20_0 .net *"_ivl_2", 7 0, L_0000021d10e0f5b0;  1 drivers
v0000021d10df8dc0_0 .net *"_ivl_20", 31 0, L_0000021d10e0e2f0;  1 drivers
v0000021d10df8f00_0 .net *"_ivl_22", 7 0, L_0000021d10e0ec50;  1 drivers
L_0000021d10e11238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021d10df7380_0 .net *"_ivl_25", 1 0, L_0000021d10e11238;  1 drivers
L_0000021d10e11280 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0000021d10df9900_0 .net/2u *"_ivl_26", 31 0, L_0000021d10e11280;  1 drivers
v0000021d10dfa8a0_0 .net *"_ivl_28", 0 0, L_0000021d10e0d8f0;  1 drivers
L_0000021d10e112c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10dfa620_0 .net/2u *"_ivl_30", 0 0, L_0000021d10e112c8;  1 drivers
L_0000021d10e11310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021d10dfa260_0 .net/2u *"_ivl_32", 0 0, L_0000021d10e11310;  1 drivers
L_0000021d10e11118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021d10df9ae0_0 .net *"_ivl_5", 1 0, L_0000021d10e11118;  1 drivers
L_0000021d10e11160 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0000021d10dfa580_0 .net/2u *"_ivl_6", 31 0, L_0000021d10e11160;  1 drivers
v0000021d10dfaa80_0 .net *"_ivl_8", 0 0, L_0000021d10e0dd50;  1 drivers
v0000021d10df9fe0_0 .net "addr", 5 0, L_0000021d10e0e890;  1 drivers
v0000021d10dfa1c0_0 .net "clk", 0 0, v0000021d10e08b70_0;  alias, 1 drivers
v0000021d10dfa6c0 .array "imem", 63 0, 31 0;
v0000021d10dfab20_0 .net "instr", 31 0, L_0000021d10e0d850;  alias, 1 drivers
v0000021d10dfa4e0_0 .net "pc_en", 0 0, L_0000021d10e0d990;  alias, 1 drivers
L_0000021d10e11358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021d10dfada0_0 .net "read", 0 0, L_0000021d10e11358;  1 drivers
L_0000021d10e0e1b0 .array/port v0000021d10dfa6c0, L_0000021d10e0f5b0;
L_0000021d10e0f5b0 .concat [ 6 2 0 0], L_0000021d10e0e890, L_0000021d10e11118;
L_0000021d10e0dd50 .cmp/ne 32, L_0000021d10e0e1b0, L_0000021d10e11160;
L_0000021d10e0e4d0 .array/port v0000021d10dfa6c0, L_0000021d10e0ebb0;
L_0000021d10e0ebb0 .concat [ 6 2 0 0], L_0000021d10e0e890, L_0000021d10e111a8;
L_0000021d10e0d850 .functor MUXZ 32, L_0000021d10e111f0, L_0000021d10e0e4d0, L_0000021d10e0dd50, C4<>;
L_0000021d10e0e2f0 .array/port v0000021d10dfa6c0, L_0000021d10e0ec50;
L_0000021d10e0ec50 .concat [ 6 2 0 0], L_0000021d10e0e890, L_0000021d10e11238;
L_0000021d10e0d8f0 .cmp/ne 32, L_0000021d10e0e2f0, L_0000021d10e11280;
L_0000021d10e0d990 .functor MUXZ 1, L_0000021d10e11310, L_0000021d10e112c8, L_0000021d10e0d8f0, C4<>;
S_0000021d10de9010 .scope module, "loadstore" "load_store_bypassing_unit" 4 149, 16 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_wb_memtoreg";
    .port_info 1 /INPUT 1 "ex_mem_writedmem";
    .port_info 2 /INPUT 5 "ex_mem_destadd";
    .port_info 3 /INPUT 5 "mem_wb_destadd";
    .port_info 4 /OUTPUT 1 "forwarddatamem";
L_0000021d10d6c350 .functor AND 1, v0000021d10de8860_0, v0000021d10d91160_0, C4<1>, C4<1>;
L_0000021d10d6c040 .functor AND 1, L_0000021d10e6ffd0, L_0000021d10d6c350, C4<1>, C4<1>;
v0000021d10df9e00_0 .net "ex_mem_destadd", 4 0, v0000021d10d7b720_0;  alias, 1 drivers
v0000021d10dfa300_0 .net "ex_mem_writedmem", 0 0, v0000021d10d91160_0;  alias, 1 drivers
v0000021d10dfa800_0 .net "forwarddatamem", 0 0, L_0000021d10d6c040;  alias, 1 drivers
v0000021d10df9860_0 .net "mem_wb_destadd", 4 0, v0000021d10dec560_0;  alias, 1 drivers
v0000021d10dfa760_0 .net "mem_wb_memtoreg", 0 0, v0000021d10de8860_0;  alias, 1 drivers
v0000021d10df99a0_0 .net "x", 0 0, L_0000021d10e6ffd0;  1 drivers
v0000021d10df9a40_0 .net "y", 0 0, L_0000021d10d6c350;  1 drivers
L_0000021d10e6ffd0 .cmp/eq 5, v0000021d10d7b720_0, v0000021d10dec560_0;
S_0000021d10de9fb0 .scope module, "loadstoreselect" "mux" 4 150, 8 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d66100 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10df9ea0_0 .net/s "a", 31 0, v0000021d10d7b2c0_0;  alias, 1 drivers
v0000021d10dfaee0_0 .net/s "b", 31 0, v0000021d10debc00_0;  alias, 1 drivers
v0000021d10dfa080_0 .net/s "out", 31 0, L_0000021d10e6fdf0;  alias, 1 drivers
v0000021d10dfa940_0 .net "s", 0 0, L_0000021d10d6c040;  alias, 1 drivers
L_0000021d10e6fdf0 .functor MUXZ 32, v0000021d10d7b2c0_0, v0000021d10debc00_0, L_0000021d10d6c040, C4<>;
S_0000021d10dfc640 .scope module, "muxbr" "mux" 4 65, 8 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d666c0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10dfa3a0_0 .net/s "a", 31 0, v0000021d10de8220_0;  alias, 1 drivers
v0000021d10dfae40_0 .net/s "b", 31 0, L_0000021d10e0d0d0;  alias, 1 drivers
v0000021d10df9b80_0 .net/s "out", 31 0, L_0000021d10e0dad0;  alias, 1 drivers
v0000021d10dfac60_0 .net "s", 0 0, L_0000021d10d8ef00;  alias, 1 drivers
L_0000021d10e0dad0 .functor MUXZ 32, v0000021d10de8220_0, L_0000021d10e0d0d0, L_0000021d10d8ef00, C4<>;
S_0000021d10dfc320 .scope module, "offsetmux" "mux" 4 78, 8 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d66400 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10dfa120_0 .net/s "a", 31 0, L_0000021d10e0d670;  1 drivers
v0000021d10dfa9e0_0 .net/s "b", 31 0, L_0000021d10e0eed0;  1 drivers
v0000021d10dfa440_0 .net/s "out", 31 0, L_0000021d10e0d5d0;  alias, 1 drivers
v0000021d10dfabc0_0 .net "s", 0 0, L_0000021d10e0fb50;  alias, 1 drivers
L_0000021d10e0d5d0 .functor MUXZ 32, L_0000021d10e0d670, L_0000021d10e0eed0, L_0000021d10e0fb50, C4<>;
S_0000021d10dfb9c0 .scope module, "pcbranchadder" "adder" 4 79, 6 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000021d10df9c20_0 .net "a", 31 0, v0000021d10de8220_0;  alias, 1 drivers
v0000021d10dfad00_0 .net "b", 31 0, L_0000021d10e0d5d0;  alias, 1 drivers
v0000021d10df9cc0_0 .net "out", 31 0, L_0000021d10e0d0d0;  alias, 1 drivers
L_0000021d10e0d0d0 .arith/sum 32, v0000021d10de8220_0, L_0000021d10e0d5d0;
S_0000021d10dfb510 .scope module, "pcreg" "register" 4 62, 5 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000021d10d66200 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000021d10df9d60_0 .net "clk", 0 0, v0000021d10e08b70_0;  alias, 1 drivers
v0000021d10df9f40_0 .net/s "din", 31 0, L_0000021d10e0dad0;  alias, 1 drivers
v0000021d10e00f00_0 .var/s "dout", 31 0;
v0000021d10dffd80_0 .net "ld", 0 0, L_0000021d10d8e3a0;  alias, 1 drivers
v0000021d10e00c80_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
E_0000021d10d66500/0 .event negedge, v0000021d10d903a0_0;
E_0000021d10d66500/1 .event posedge, v0000021d10df6bc0_0;
E_0000021d10d66500 .event/or E_0000021d10d66500/0, E_0000021d10d66500/1;
S_0000021d10dfb6a0 .scope module, "rbank" "register_bank" 4 76, 17 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_0000021d10d8e800 .functor BUFZ 32, L_0000021d10e0d530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021d10d8e870 .functor BUFZ 32, L_0000021d10e0e610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021d10dffba0_0 .net *"_ivl_0", 31 0, L_0000021d10e0d530;  1 drivers
v0000021d10dffa60_0 .net *"_ivl_10", 6 0, L_0000021d10e0e7f0;  1 drivers
L_0000021d10e11430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021d10e00460_0 .net *"_ivl_13", 1 0, L_0000021d10e11430;  1 drivers
v0000021d10e00320_0 .net *"_ivl_2", 6 0, L_0000021d10e0de90;  1 drivers
L_0000021d10e113e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021d10e00dc0_0 .net *"_ivl_5", 1 0, L_0000021d10e113e8;  1 drivers
v0000021d10dffe20_0 .net *"_ivl_8", 31 0, L_0000021d10e0e610;  1 drivers
v0000021d10dffc40_0 .net "clk", 0 0, v0000021d10e08b70_0;  alias, 1 drivers
v0000021d10e00280_0 .net "dr", 4 0, v0000021d10dec560_0;  alias, 1 drivers
v0000021d10dfff60_0 .var/i "k", 31 0;
v0000021d10e003c0_0 .net/s "rData1", 31 0, L_0000021d10d8e800;  alias, 1 drivers
v0000021d10e006e0_0 .net/s "rData2", 31 0, L_0000021d10d8e870;  alias, 1 drivers
v0000021d10dff9c0 .array/s "regfile", 31 0, 31 0;
v0000021d10e00500_0 .net "reset", 0 0, v0000021d10e078b0_0;  alias, 1 drivers
v0000021d10e00d20_0 .net "sr1", 4 0, L_0000021d10e0e250;  alias, 1 drivers
v0000021d10e001e0_0 .net "sr2", 4 0, L_0000021d10e0f3d0;  alias, 1 drivers
v0000021d10dffce0_0 .net/s "wrData", 31 0, L_0000021d10e6da50;  alias, 1 drivers
v0000021d10dffec0_0 .net "write", 0 0, v0000021d10deb200_0;  alias, 1 drivers
L_0000021d10e0d530 .array/port v0000021d10dff9c0, L_0000021d10e0de90;
L_0000021d10e0de90 .concat [ 5 2 0 0], L_0000021d10e0e250, L_0000021d10e113e8;
L_0000021d10e0e610 .array/port v0000021d10dff9c0, L_0000021d10e0e7f0;
L_0000021d10e0e7f0 .concat [ 5 2 0 0], L_0000021d10e0f3d0, L_0000021d10e11430;
S_0000021d10dfc190 .scope module, "readdatamux1" "mux5" 4 84, 18 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 32 "e";
    .port_info 5 /INPUT 3 "sel";
    .port_info 6 /OUTPUT 32 "out";
v0000021d10dfe160_0 .net "a", 31 0, L_0000021d10d8e800;  alias, 1 drivers
v0000021d10dff560_0 .net "b", 31 0, L_0000021d10e6e810;  alias, 1 drivers
v0000021d10dfe660_0 .net "c", 31 0, v0000021d10d7c300_0;  alias, 1 drivers
v0000021d10dfde40_0 .net "d", 31 0, L_0000021d10d6bfd0;  alias, 1 drivers
v0000021d10dfe340_0 .net "e", 31 0, L_0000021d10e6da50;  alias, 1 drivers
v0000021d10dfd9e0_0 .net "out", 31 0, L_0000021d10e0f330;  alias, 1 drivers
v0000021d10dfd120_0 .net "sel", 2 0, v0000021d10df8be0_0;  alias, 1 drivers
v0000021d10dfd1c0_0 .net "x", 31 0, L_0000021d10e0ef70;  1 drivers
v0000021d10dfefc0_0 .net "y", 31 0, L_0000021d10e0ddf0;  1 drivers
v0000021d10dfe520_0 .net "z", 31 0, L_0000021d10e0f470;  1 drivers
L_0000021d10e0f010 .part v0000021d10df8be0_0, 0, 1;
L_0000021d10e0dc10 .part v0000021d10df8be0_0, 0, 1;
L_0000021d10e0f1f0 .part v0000021d10df8be0_0, 1, 1;
L_0000021d10e0f510 .part v0000021d10df8be0_0, 2, 1;
S_0000021d10dfce10 .scope module, "ab" "mux" 18 9, 8 1 0, S_0000021d10dfc190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d65c80 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10e00b40_0 .net/s "a", 31 0, L_0000021d10d8e800;  alias, 1 drivers
v0000021d10e00000_0 .net/s "b", 31 0, L_0000021d10e6e810;  alias, 1 drivers
v0000021d10e00be0_0 .net/s "out", 31 0, L_0000021d10e0ef70;  alias, 1 drivers
v0000021d10e00e60_0 .net "s", 0 0, L_0000021d10e0f010;  1 drivers
L_0000021d10e0ef70 .functor MUXZ 32, L_0000021d10d8e800, L_0000021d10e6e810, L_0000021d10e0f010, C4<>;
S_0000021d10dfbce0 .scope module, "abcd" "mux" 18 11, 8 1 0, S_0000021d10dfc190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d66780 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10e00820_0 .net/s "a", 31 0, L_0000021d10e0ef70;  alias, 1 drivers
v0000021d10dff880_0 .net/s "b", 31 0, L_0000021d10e0ddf0;  alias, 1 drivers
v0000021d10dff920_0 .net/s "out", 31 0, L_0000021d10e0f470;  alias, 1 drivers
v0000021d10dffb00_0 .net "s", 0 0, L_0000021d10e0f1f0;  1 drivers
L_0000021d10e0f470 .functor MUXZ 32, L_0000021d10e0ef70, L_0000021d10e0ddf0, L_0000021d10e0f1f0, C4<>;
S_0000021d10dfb380 .scope module, "abcde" "mux" 18 12, 8 1 0, S_0000021d10dfc190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d66080 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10e00640_0 .net/s "a", 31 0, L_0000021d10e0f470;  alias, 1 drivers
v0000021d10e000a0_0 .net/s "b", 31 0, L_0000021d10e6da50;  alias, 1 drivers
v0000021d10e00140_0 .net/s "out", 31 0, L_0000021d10e0f330;  alias, 1 drivers
v0000021d10e00780_0 .net "s", 0 0, L_0000021d10e0f510;  1 drivers
L_0000021d10e0f330 .functor MUXZ 32, L_0000021d10e0f470, L_0000021d10e6da50, L_0000021d10e0f510, C4<>;
S_0000021d10dfbe70 .scope module, "cd" "mux" 18 10, 8 1 0, S_0000021d10dfc190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d65b00 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10e008c0_0 .net/s "a", 31 0, v0000021d10d7c300_0;  alias, 1 drivers
v0000021d10e00960_0 .net/s "b", 31 0, L_0000021d10d6bfd0;  alias, 1 drivers
v0000021d10e00a00_0 .net/s "out", 31 0, L_0000021d10e0ddf0;  alias, 1 drivers
v0000021d10e00aa0_0 .net "s", 0 0, L_0000021d10e0dc10;  1 drivers
L_0000021d10e0ddf0 .functor MUXZ 32, v0000021d10d7c300_0, L_0000021d10d6bfd0, L_0000021d10e0dc10, C4<>;
S_0000021d10dfc4b0 .scope module, "readdatamux2" "mux5" 4 85, 18 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 32 "e";
    .port_info 5 /INPUT 3 "sel";
    .port_info 6 /OUTPUT 32 "out";
v0000021d10dfe8e0_0 .net "a", 31 0, L_0000021d10d8e870;  alias, 1 drivers
v0000021d10dff380_0 .net "b", 31 0, L_0000021d10e6e810;  alias, 1 drivers
v0000021d10dfdee0_0 .net "c", 31 0, v0000021d10d7c300_0;  alias, 1 drivers
v0000021d10dfe200_0 .net "d", 31 0, L_0000021d10d6bfd0;  alias, 1 drivers
v0000021d10dfd080_0 .net "e", 31 0, L_0000021d10e6da50;  alias, 1 drivers
v0000021d10dff420_0 .net "out", 31 0, L_0000021d10e0f790;  alias, 1 drivers
v0000021d10dfdda0_0 .net "sel", 2 0, v0000021d10df7ec0_0;  alias, 1 drivers
v0000021d10dff1a0_0 .net "x", 31 0, L_0000021d10e0f650;  1 drivers
v0000021d10dfe5c0_0 .net "y", 31 0, L_0000021d10e0d170;  1 drivers
v0000021d10dfe3e0_0 .net "z", 31 0, L_0000021d10e0df30;  1 drivers
L_0000021d10e0dcb0 .part v0000021d10df7ec0_0, 0, 1;
L_0000021d10e0f6f0 .part v0000021d10df7ec0_0, 0, 1;
L_0000021d10e0dfd0 .part v0000021d10df7ec0_0, 1, 1;
L_0000021d10e0d210 .part v0000021d10df7ec0_0, 2, 1;
S_0000021d10dfc960 .scope module, "ab" "mux" 18 9, 8 1 0, S_0000021d10dfc4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d66000 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10dfe7a0_0 .net/s "a", 31 0, L_0000021d10d8e870;  alias, 1 drivers
v0000021d10dff2e0_0 .net/s "b", 31 0, L_0000021d10e6e810;  alias, 1 drivers
v0000021d10dfd440_0 .net/s "out", 31 0, L_0000021d10e0f650;  alias, 1 drivers
v0000021d10dfd6c0_0 .net "s", 0 0, L_0000021d10e0dcb0;  1 drivers
L_0000021d10e0f650 .functor MUXZ 32, L_0000021d10d8e870, L_0000021d10e6e810, L_0000021d10e0dcb0, C4<>;
S_0000021d10dfbb50 .scope module, "abcd" "mux" 18 11, 8 1 0, S_0000021d10dfc4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d66140 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10dfe840_0 .net/s "a", 31 0, L_0000021d10e0f650;  alias, 1 drivers
v0000021d10dfd4e0_0 .net/s "b", 31 0, L_0000021d10e0d170;  alias, 1 drivers
v0000021d10dfeca0_0 .net/s "out", 31 0, L_0000021d10e0df30;  alias, 1 drivers
v0000021d10dfdd00_0 .net "s", 0 0, L_0000021d10e0dfd0;  1 drivers
L_0000021d10e0df30 .functor MUXZ 32, L_0000021d10e0f650, L_0000021d10e0d170, L_0000021d10e0dfd0, C4<>;
S_0000021d10dfc7d0 .scope module, "abcde" "mux" 18 12, 8 1 0, S_0000021d10dfc4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d65b80 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10dfd760_0 .net/s "a", 31 0, L_0000021d10e0df30;  alias, 1 drivers
v0000021d10dfd260_0 .net/s "b", 31 0, L_0000021d10e6da50;  alias, 1 drivers
v0000021d10dfed40_0 .net/s "out", 31 0, L_0000021d10e0f790;  alias, 1 drivers
v0000021d10dff100_0 .net "s", 0 0, L_0000021d10e0d210;  1 drivers
L_0000021d10e0f790 .functor MUXZ 32, L_0000021d10e0df30, L_0000021d10e6da50, L_0000021d10e0d210, C4<>;
S_0000021d10dfcc80 .scope module, "cd" "mux" 18 10, 8 1 0, S_0000021d10dfc4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d65b40 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10dfec00_0 .net/s "a", 31 0, v0000021d10d7c300_0;  alias, 1 drivers
v0000021d10dfea20_0 .net/s "b", 31 0, L_0000021d10d6bfd0;  alias, 1 drivers
v0000021d10dfd300_0 .net/s "out", 31 0, L_0000021d10e0d170;  alias, 1 drivers
v0000021d10dff240_0 .net "s", 0 0, L_0000021d10e0f6f0;  1 drivers
L_0000021d10e0d170 .functor MUXZ 32, v0000021d10d7c300_0, L_0000021d10d6bfd0, L_0000021d10e0f6f0, C4<>;
S_0000021d10dfb830 .scope module, "stallunit" "stall_control" 4 94, 19 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "id_ex_readdmem";
    .port_info 1 /INPUT 1 "writedmem";
    .port_info 2 /INPUT 5 "id_ex_rt";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rt";
    .port_info 5 /OUTPUT 1 "stall";
    .port_info 6 /OUTPUT 1 "pc_write";
    .port_info 7 /OUTPUT 1 "if_id_write";
L_0000021d10d6c270 .functor OR 1, L_0000021d10e0fc90, L_0000021d10e109b0, C4<0>, C4<0>;
L_0000021d10d6bbe0 .functor AND 1, L_0000021d10e10870, L_0000021d10d6c270, C4<1>, C4<1>;
L_0000021d10d6bc50 .functor NOT 1, L_0000021d10e104b0, C4<0>, C4<0>, C4<0>;
L_0000021d10d6bcc0 .functor AND 1, L_0000021d10d6bbe0, L_0000021d10d6bc50, C4<1>, C4<1>;
v0000021d10dfe2a0_0 .net *"_ivl_0", 31 0, L_0000021d10e10730;  1 drivers
v0000021d10dfd620_0 .net *"_ivl_10", 0 0, L_0000021d10e109b0;  1 drivers
v0000021d10dfdf80_0 .net *"_ivl_14", 0 0, L_0000021d10d6bbe0;  1 drivers
v0000021d10dfd800_0 .net *"_ivl_16", 0 0, L_0000021d10d6bc50;  1 drivers
v0000021d10dfd8a0_0 .net *"_ivl_24", 31 0, L_0000021d10e10190;  1 drivers
L_0000021d10e11598 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d10dfd3a0_0 .net *"_ivl_27", 30 0, L_0000021d10e11598;  1 drivers
L_0000021d10e115e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021d10dfede0_0 .net/2u *"_ivl_28", 31 0, L_0000021d10e115e0;  1 drivers
L_0000021d10e11508 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d10dff4c0_0 .net *"_ivl_3", 30 0, L_0000021d10e11508;  1 drivers
v0000021d10dff600_0 .net *"_ivl_30", 0 0, L_0000021d10e10b90;  1 drivers
L_0000021d10e11628 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000021d10dfd580_0 .net/2u *"_ivl_32", 2 0, L_0000021d10e11628;  1 drivers
L_0000021d10e11670 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000021d10dfd940_0 .net/2u *"_ivl_34", 2 0, L_0000021d10e11670;  1 drivers
v0000021d10dfee80_0 .net *"_ivl_36", 2 0, L_0000021d10e0fab0;  1 drivers
L_0000021d10e11550 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021d10dfe980_0 .net/2u *"_ivl_4", 31 0, L_0000021d10e11550;  1 drivers
v0000021d10dfe020_0 .net *"_ivl_8", 0 0, L_0000021d10e0fc90;  1 drivers
v0000021d10dfda80_0 .net "id_ex_readdmem", 0 0, v0000021d10d86240_0;  alias, 1 drivers
v0000021d10dfdb20_0 .net "id_ex_rt", 4 0, v0000021d10de7780_0;  alias, 1 drivers
v0000021d10dff6a0_0 .net "if_id_write", 0 0, L_0000021d10e10af0;  alias, 1 drivers
v0000021d10dfdbc0_0 .net "pc_write", 0 0, L_0000021d10e0fd30;  alias, 1 drivers
v0000021d10dff740_0 .net "rs", 4 0, L_0000021d10e0e250;  alias, 1 drivers
v0000021d10dfdc60_0 .net "rt", 4 0, L_0000021d10e0f3d0;  alias, 1 drivers
v0000021d10dff7e0_0 .net "stall", 0 0, L_0000021d10e10a50;  alias, 1 drivers
v0000021d10dfeac0_0 .net "writedmem", 0 0, L_0000021d10e104b0;  alias, 1 drivers
v0000021d10dfe480_0 .net "x", 0 0, L_0000021d10e10870;  1 drivers
v0000021d10dfe0c0_0 .net "y", 0 0, L_0000021d10d6c270;  1 drivers
v0000021d10dfe700_0 .net "z", 0 0, L_0000021d10d6bcc0;  1 drivers
L_0000021d10e10730 .concat [ 1 31 0 0], v0000021d10d86240_0, L_0000021d10e11508;
L_0000021d10e10870 .cmp/eq 32, L_0000021d10e10730, L_0000021d10e11550;
L_0000021d10e0fc90 .cmp/eq 5, v0000021d10de7780_0, L_0000021d10e0e250;
L_0000021d10e109b0 .cmp/eq 5, v0000021d10de7780_0, L_0000021d10e0f3d0;
L_0000021d10e10a50 .part L_0000021d10e0fab0, 2, 1;
L_0000021d10e0fd30 .part L_0000021d10e0fab0, 1, 1;
L_0000021d10e10af0 .part L_0000021d10e0fab0, 0, 1;
L_0000021d10e10190 .concat [ 1 31 0 0], L_0000021d10d6bcc0, L_0000021d10e11598;
L_0000021d10e10b90 .cmp/eq 32, L_0000021d10e10190, L_0000021d10e115e0;
L_0000021d10e0fab0 .functor MUXZ 3, L_0000021d10e11670, L_0000021d10e11628, L_0000021d10e10b90, C4<>;
S_0000021d10dfb060 .scope module, "wbmux" "mux" 4 163, 8 1 0, S_0000021d10c92600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d66040 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10dfeb60_0 .net/s "a", 31 0, v0000021d10dec2e0_0;  alias, 1 drivers
v0000021d10dfef20_0 .net/s "b", 31 0, v0000021d10debc00_0;  alias, 1 drivers
v0000021d10dff060_0 .net/s "out", 31 0, L_0000021d10e6da50;  alias, 1 drivers
v0000021d10e05dd0_0 .net "s", 0 0, v0000021d10de8860_0;  alias, 1 drivers
L_0000021d10e6da50 .functor MUXZ 32, v0000021d10dec2e0_0, v0000021d10debc00_0, v0000021d10de8860_0, C4<>;
S_0000021d10cbf270 .scope module, "mux3" "mux3" 20 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
o0000021d10d9cde8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021d10e0d490_0 .net "a", 31 0, o0000021d10d9cde8;  0 drivers
o0000021d10d9ce18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021d10e0d710_0 .net "b", 31 0, o0000021d10d9ce18;  0 drivers
o0000021d10d9d0b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021d10e0d7b0_0 .net "c", 31 0, o0000021d10d9d0b8;  0 drivers
v0000021d10e0d3f0_0 .net "out", 31 0, L_0000021d10e6f490;  1 drivers
o0000021d10d9d1d8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000021d10e0e9d0_0 .net "sel", 1 0, o0000021d10d9d1d8;  0 drivers
v0000021d10e0e430_0 .net "x", 31 0, L_0000021d10e6f5d0;  1 drivers
v0000021d10e0d350_0 .net "y", 31 0, L_0000021d10e6d910;  1 drivers
L_0000021d10e6ebd0 .part o0000021d10d9d1d8, 0, 1;
L_0000021d10e6f530 .part o0000021d10d9d1d8, 0, 1;
L_0000021d10e6f170 .part o0000021d10d9d1d8, 1, 1;
S_0000021d10dfb1f0 .scope module, "ab" "mux" 20 9, 8 1 0, S_0000021d10cbf270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d66840 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10e08710_0 .net/s "a", 31 0, o0000021d10d9cde8;  alias, 0 drivers
v0000021d10e08f30_0 .net/s "b", 31 0, o0000021d10d9ce18;  alias, 0 drivers
v0000021d10e07ef0_0 .net/s "out", 31 0, L_0000021d10e6f5d0;  alias, 1 drivers
v0000021d10e087b0_0 .net "s", 0 0, L_0000021d10e6ebd0;  1 drivers
L_0000021d10e6f5d0 .functor MUXZ 32, o0000021d10d9cde8, o0000021d10d9ce18, L_0000021d10e6ebd0, C4<>;
S_0000021d10dfc000 .scope module, "abc" "mux" 20 11, 8 1 0, S_0000021d10cbf270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d66240 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10e07f90_0 .net/s "a", 31 0, L_0000021d10e6f5d0;  alias, 1 drivers
v0000021d10e088f0_0 .net/s "b", 31 0, L_0000021d10e6d910;  alias, 1 drivers
v0000021d10e08cb0_0 .net/s "out", 31 0, L_0000021d10e6f490;  alias, 1 drivers
v0000021d10e07950_0 .net "s", 0 0, L_0000021d10e6f170;  1 drivers
L_0000021d10e6f490 .functor MUXZ 32, L_0000021d10e6f5d0, L_0000021d10e6d910, L_0000021d10e6f170, C4<>;
S_0000021d10dfcaf0 .scope module, "bc" "mux" 20 10, 8 1 0, S_0000021d10cbf270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d10d66900 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000021d10e07a90_0 .net/s "a", 31 0, o0000021d10d9d0b8;  alias, 0 drivers
v0000021d10e07b30_0 .net/s "b", 31 0, o0000021d10d9ce18;  alias, 0 drivers
v0000021d10e0e390_0 .net/s "out", 31 0, L_0000021d10e6d910;  alias, 1 drivers
v0000021d10e0e070_0 .net "s", 0 0, L_0000021d10e6f530;  1 drivers
L_0000021d10e6d910 .functor MUXZ 32, o0000021d10d9d0b8, o0000021d10d9ce18, L_0000021d10e6f530, C4<>;
    .scope S_0000021d10dfb510;
T_0 ;
    %wait E_0000021d10d66500;
    %load/vec4 v0000021d10e00c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021d10e00f00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021d10dffd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000021d10df9f40_0;
    %assign/vec4 v0000021d10e00f00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021d10de94c0;
T_1 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10de8cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021d10de8220_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021d10de7e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000021d10de7280_0;
    %assign/vec4 v0000021d10de8220_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021d10de6310;
T_2 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10de8b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021d10de80e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021d10de7140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000021d10de7dc0_0;
    %assign/vec4 v0000021d10de80e0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021d10de6e00;
T_3 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10de7d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10de8e00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021d10de7b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000021d10de8400_0;
    %assign/vec4 v0000021d10de8e00_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021d10dfb6a0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d10dff9c0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0000021d10dfb6a0;
T_5 ;
    %wait E_0000021d10d66800;
    %load/vec4 v0000021d10e00500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021d10dfff60_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000021d10dfff60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021d10dfff60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d10dff9c0, 0, 4;
    %load/vec4 v0000021d10dfff60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021d10dfff60_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021d10dffec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000021d10e00280_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021d10e00280_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d10dff9c0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000021d10dffce0_0;
    %load/vec4 v0000021d10e00280_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d10dff9c0, 0, 4;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021d10de9c90;
T_6 ;
    %wait E_0000021d10d65ac0;
    %load/vec4 v0000021d10df9680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df72e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.3, 10;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021d10df8be0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000021d10df9680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.10, 4;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df72e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.9, 11;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.8, 10;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.8;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df72e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.12, 4;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.11, 9;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.11;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021d10df8be0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0000021d10df9680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.19, 4;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df72e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.19;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_6.18, 12;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.18;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.17, 11;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.17;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.16, 10;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df72e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.21, 4;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.20, 10;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.20;
    %nor/r;
    %and;
T_6.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.15, 9;
    %load/vec4 v0000021d10df9400_0;
    %load/vec4 v0000021d10df72e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.22, 4;
    %load/vec4 v0000021d10df8780_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.22;
    %and;
T_6.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021d10df8be0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0000021d10df9680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.30, 4;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df72e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.30;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_6.29, 13;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.29;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_6.28, 12;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.28;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.27, 11;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df72e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.32, 4;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.31, 11;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.31;
    %nor/r;
    %and;
T_6.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.26, 10;
    %load/vec4 v0000021d10df9400_0;
    %load/vec4 v0000021d10df72e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.33, 4;
    %load/vec4 v0000021d10df8780_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.33;
    %nor/r;
    %and;
T_6.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.25, 9;
    %load/vec4 v0000021d10df97c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.34, 4;
    %load/vec4 v0000021d10df8460_0;
    %load/vec4 v0000021d10df72e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.34;
    %and;
T_6.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.23, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000021d10df8be0_0, 0, 3;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021d10df8be0_0, 0;
T_6.24 ;
T_6.14 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021d10de9c90;
T_7 ;
    %wait E_0000021d10d65a80;
    %load/vec4 v0000021d10df9680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df8640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021d10df7ec0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021d10df9680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.10, 4;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df8640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.9, 11;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.8, 10;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.7, 9;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df8640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.12, 4;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021d10df7ec0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0000021d10df9680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.19, 4;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df8640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.19;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_7.18, 12;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.18;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.17, 11;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.17;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.16, 10;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df8640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.21, 4;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.20, 10;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.20;
    %nor/r;
    %and;
T_7.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.15, 9;
    %load/vec4 v0000021d10df9400_0;
    %load/vec4 v0000021d10df8640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.22, 4;
    %load/vec4 v0000021d10df8780_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.22;
    %and;
T_7.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021d10df7ec0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0000021d10df9680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.30, 4;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df8640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.30;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_7.29, 13;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.29;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_7.28, 12;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.28;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.27, 11;
    %load/vec4 v0000021d10df94a0_0;
    %load/vec4 v0000021d10df8640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.32, 4;
    %load/vec4 v0000021d10df79c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.31, 11;
    %load/vec4 v0000021d10df7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.31;
    %nor/r;
    %and;
T_7.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.26, 10;
    %load/vec4 v0000021d10df9400_0;
    %load/vec4 v0000021d10df8640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.33, 4;
    %load/vec4 v0000021d10df8780_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.33;
    %nor/r;
    %and;
T_7.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.25, 9;
    %load/vec4 v0000021d10df97c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.34, 4;
    %load/vec4 v0000021d10df8460_0;
    %load/vec4 v0000021d10df8640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.34;
    %and;
T_7.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021d10df7ec0_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021d10df7ec0_0, 0;
T_7.24 ;
T_7.14 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021d10deaaa0;
T_8 ;
    %wait E_0000021d10d661c0;
    %load/vec4 v0000021d10df61c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000021d10df6e40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021d10df5400_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000021d10df6e40_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000021d10df5400_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 72, 0, 8;
    %split/vec4 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %load/vec4 v0000021d10df5400_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %jmp T_8.19;
T_8.9 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.19;
T_8.10 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.19;
T_8.11 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.19;
T_8.12 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.19;
T_8.13 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.19;
T_8.14 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.19;
T_8.15 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.19;
T_8.16 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.19;
T_8.17 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.19;
T_8.18 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.19;
T_8.19 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 136, 0, 8;
    %split/vec4 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %load/vec4 v0000021d10df5400_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %jmp T_8.31;
T_8.20 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.31;
T_8.21 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.31;
T_8.22 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.31;
T_8.23 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.31;
T_8.24 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.31;
T_8.25 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.31;
T_8.26 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.31;
T_8.27 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.31;
T_8.28 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.31;
T_8.29 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.31;
T_8.30 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021d10df6e40_0, 4, 5;
    %jmp T_8.31;
T_8.31 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0000021d10df5400_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %jmp T_8.34;
T_8.32 ;
    %pushi/vec4 2092, 0, 12;
    %assign/vec4 v0000021d10df6e40_0, 0;
    %jmp T_8.34;
T_8.33 ;
    %pushi/vec4 2064, 0, 12;
    %assign/vec4 v0000021d10df6e40_0, 0;
    %jmp T_8.34;
T_8.34 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0000021d10df5400_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %jmp T_8.40;
T_8.35 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0000021d10df6e40_0, 0;
    %jmp T_8.40;
T_8.36 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0000021d10df6e40_0, 0;
    %jmp T_8.40;
T_8.37 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0000021d10df6e40_0, 0;
    %jmp T_8.40;
T_8.38 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0000021d10df6e40_0, 0;
    %jmp T_8.40;
T_8.39 ;
    %pushi/vec4 2, 0, 12;
    %assign/vec4 v0000021d10df6e40_0, 0;
    %jmp T_8.40;
T_8.40 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000021d10de6630;
T_9 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10de7500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021d10de78c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021d10de7fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000021d10de7320_0;
    %assign/vec4 v0000021d10de78c0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021d10de6950;
T_10 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10de8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021d10de8d60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021d10de8180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000021d10de7960_0;
    %assign/vec4 v0000021d10de8d60_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021d10de67c0;
T_11 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10de7820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021d10de7000_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021d10de7be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000021d10de85e0_0;
    %assign/vec4 v0000021d10de7000_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021d10de6ae0;
T_12 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10de89a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021d10de76e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000021d10de8540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000021d10de7f00_0;
    %assign/vec4 v0000021d10de76e0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021d10de6c70;
T_13 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10de70a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021d10de7780_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000021d10de87c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000021d10de7c80_0;
    %assign/vec4 v0000021d10de7780_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000021d10de6180;
T_14 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10de7a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021d10de75a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000021d10de8680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000021d10de7460_0;
    %assign/vec4 v0000021d10de75a0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000021d10c84400;
T_15 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d87000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10d864c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000021d10d86060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000021d10d86920_0;
    %assign/vec4 v0000021d10d864c0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000021d10c75b80;
T_16 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d7bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021d10d7be00_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000021d10d7bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000021d10d7b860_0;
    %assign/vec4 v0000021d10d7be00_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021d10de5ff0;
T_17 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d49290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10d876e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000021d10d85d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000021d10d87640_0;
    %assign/vec4 v0000021d10d876e0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000021d10c84590;
T_18 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d86420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10d86240_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000021d10d86a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000021d10d869c0_0;
    %assign/vec4 v0000021d10d86240_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000021d10cb1880;
T_19 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d87500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10d873c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000021d10d878c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000021d10d87aa0_0;
    %assign/vec4 v0000021d10d873c0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000021d10de64a0;
T_20 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d49dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10d49d30_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000021d10d49470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000021d10d493d0_0;
    %assign/vec4 v0000021d10d49d30_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000021d10cb16f0;
T_21 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d86e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10d86b00_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000021d10d86ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000021d10d86560_0;
    %assign/vec4 v0000021d10d86b00_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000021d10de9970;
T_22 ;
    %wait E_0000021d10d66280;
    %load/vec4 v0000021d10deca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000021d10debe80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %jmp T_22.13;
T_22.2 ;
    %load/vec4 v0000021d10decc40_0;
    %load/vec4 v0000021d10deb160_0;
    %add;
    %store/vec4 v0000021d10debca0_0, 0, 32;
    %jmp T_22.13;
T_22.3 ;
    %load/vec4 v0000021d10decc40_0;
    %load/vec4 v0000021d10deb160_0;
    %sub;
    %store/vec4 v0000021d10debca0_0, 0, 32;
    %jmp T_22.13;
T_22.4 ;
    %load/vec4 v0000021d10decc40_0;
    %load/vec4 v0000021d10deb160_0;
    %and;
    %store/vec4 v0000021d10debca0_0, 0, 32;
    %jmp T_22.13;
T_22.5 ;
    %load/vec4 v0000021d10decc40_0;
    %load/vec4 v0000021d10deb160_0;
    %or;
    %store/vec4 v0000021d10debca0_0, 0, 32;
    %jmp T_22.13;
T_22.6 ;
    %load/vec4 v0000021d10decc40_0;
    %load/vec4 v0000021d10deb160_0;
    %xor;
    %store/vec4 v0000021d10debca0_0, 0, 32;
    %jmp T_22.13;
T_22.7 ;
    %load/vec4 v0000021d10decc40_0;
    %inv;
    %store/vec4 v0000021d10debca0_0, 0, 32;
    %jmp T_22.13;
T_22.8 ;
    %load/vec4 v0000021d10decc40_0;
    %load/vec4 v0000021d10deb160_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000021d10debca0_0, 0, 32;
    %jmp T_22.13;
T_22.9 ;
    %load/vec4 v0000021d10decc40_0;
    %load/vec4 v0000021d10deb160_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000021d10debca0_0, 0, 32;
    %jmp T_22.13;
T_22.10 ;
    %load/vec4 v0000021d10decc40_0;
    %load/vec4 v0000021d10deb160_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000021d10debca0_0, 0, 32;
    %jmp T_22.13;
T_22.11 ;
    %load/vec4 v0000021d10decc40_0;
    %load/vec4 v0000021d10deb160_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000021d10debca0_0, 0, 32;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0000021d10decc40_0;
    %load/vec4 v0000021d10deb160_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0000021d10debca0_0, 0, 32;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000021d10c2e6a0;
T_23 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d7c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021d10d7c300_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000021d10d7b5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000021d10d7c760_0;
    %assign/vec4 v0000021d10d7c300_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000021d10c759f0;
T_24 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d7b4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10d7ac80_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000021d10d7c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000021d10d7b400_0;
    %assign/vec4 v0000021d10d7ac80_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000021d10c2e830;
T_25 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d7af00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021d10d7b2c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000021d10d7c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000021d10d7abe0_0;
    %assign/vec4 v0000021d10d7b2c0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000021d10c7b080;
T_26 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d7b540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021d10d7b720_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000021d10d7c260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000021d10d7b360_0;
    %assign/vec4 v0000021d10d7b720_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000021d10c92790;
T_27 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d903a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10d90080_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000021d10d91ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000021d10d91b60_0;
    %assign/vec4 v0000021d10d90080_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000021d10c7cf40;
T_28 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d91480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10d91160_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000021d10d912a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000021d10d910c0_0;
    %assign/vec4 v0000021d10d91160_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000021d10c7aef0;
T_29 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d7c4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10d918e0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000021d10d91a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000021d10d91700_0;
    %assign/vec4 v0000021d10d918e0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000021d10c7cdb0;
T_30 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10d90b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10d90120_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000021d10d90a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000021d10d91980_0;
    %assign/vec4 v0000021d10d90120_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000021d10dea5f0;
T_31 ;
    %wait E_0000021d10d66800;
    %load/vec4 v0000021d10df8140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021d10df80a0_0, 0, 32;
T_31.2 ;
    %load/vec4 v0000021d10df80a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021d10df80a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d10df6d00, 0, 4;
    %load/vec4 v0000021d10df80a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021d10df80a0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000021d10df7c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.4, 4;
    %load/vec4 v0000021d10df6c60_0;
    %load/vec4 v0000021d10df6b20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d10df6d00, 0, 4;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000021d10deac30;
T_32 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10dec4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021d10dec2e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000021d10deb0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000021d10deb340_0;
    %assign/vec4 v0000021d10dec2e0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000021d10dea2d0;
T_33 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10dec740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021d10debc00_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000021d10dec6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000021d10dec9c0_0;
    %assign/vec4 v0000021d10debc00_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000021d10dea140;
T_34 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10dec600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021d10dec560_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000021d10dec240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000021d10decba0_0;
    %assign/vec4 v0000021d10dec560_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000021d10de9650;
T_35 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10dec1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10deb200_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000021d10decb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0000021d10deb840_0;
    %assign/vec4 v0000021d10deb200_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000021d10de91a0;
T_36 ;
    %wait E_0000021d10d65480;
    %load/vec4 v0000021d10de8ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d10de8860_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000021d10de8ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0000021d10de8360_0;
    %assign/vec4 v0000021d10de8860_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000021d10cbf0e0;
T_37 ;
    %delay 5, 0;
    %load/vec4 v0000021d10e08b70_0;
    %inv;
    %store/vec4 v0000021d10e08b70_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0000021d10cbf0e0;
T_38 ;
    %delay 5, 0;
    %load/vec4 v0000021d10e083f0_0;
    %inv;
    %store/vec4 v0000021d10e083f0_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0000021d10cbf0e0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021d10e08b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021d10e083f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021d10e078b0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021d10e078b0_0, 0, 1;
    %vpi_call 3 26 "$readmemh", "sorting_test.txt", v0000021d10dfa6c0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0000021d10cbf0e0;
T_40 ;
    %vpi_call 3 33 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021d10cbf0e0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021d10df6d00, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021d10df6d00, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021d10df6d00, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021d10df6d00, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021d10df6d00, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021d10df6d00, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021d10df6d00, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021d10df6d00, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021d10df6d00, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021d10df6d00, 4, 0;
    %vpi_call 3 61 "$monitor", $time, " Array: %d %d %d %d %d %d %d %d %d %d ", &A<v0000021d10df6d00, 100>, &A<v0000021d10df6d00, 101>, &A<v0000021d10df6d00, 102>, &A<v0000021d10df6d00, 103>, &A<v0000021d10df6d00, 104>, &A<v0000021d10df6d00, 105>, &A<v0000021d10df6d00, 106>, &A<v0000021d10df6d00, 107>, &A<v0000021d10df6d00, 108>, &A<v0000021d10df6d00, 109> {0 0 0};
    %delay 10000, 0;
    %vpi_call 3 67 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "./forwarding_unit.v";
    "mips_tb.v";
    "./mips.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./mux.v";
    "./condition.v";
    "./controller.v";
    "./data_mem.v";
    "./signext.v";
    "./flush_control.v";
    "./forwarding_unit_id.v";
    "./instr_mem.v";
    "./load_store_bypassing_unit.v";
    "./register_bank.v";
    "./mux5.v";
    "./stall_control.v";
    "./mux3.v";
