\doxysubsubsubsection{SMBUS peripheral mode }
\hypertarget{group___s_m_b_u_s__peripheral__mode}{}\label{group___s_m_b_u_s__peripheral__mode}\index{SMBUS peripheral mode@{SMBUS peripheral mode}}
Collaboration diagram for SMBUS peripheral mode\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s_m_b_u_s__peripheral__mode}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_m_b_u_s__peripheral__mode_ga219f1a9519ebb3c12bc21045fb5fbacc}{SMBUS\+\_\+\+PERIPHERAL\+\_\+\+MODE\+\_\+\+SMBUS\+\_\+\+HOST}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}})
\item 
\#define \mbox{\hyperlink{group___s_m_b_u_s__peripheral__mode_ga58135a2226dc75d5627434bcc72d69d5}{SMBUS\+\_\+\+PERIPHERAL\+\_\+\+MODE\+\_\+\+SMBUS\+\_\+\+SLAVE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}
\item 
\#define \mbox{\hyperlink{group___s_m_b_u_s__peripheral__mode_gacbcd4481e0cf3e1b58b43604b78f5645}{SMBUS\+\_\+\+PERIPHERAL\+\_\+\+MODE\+\_\+\+SMBUS\+\_\+\+SLAVE\+\_\+\+ARP}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___s_m_b_u_s__peripheral__mode_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_m_b_u_s__peripheral__mode_ga219f1a9519ebb3c12bc21045fb5fbacc}\index{SMBUS peripheral mode@{SMBUS peripheral mode}!SMBUS\_PERIPHERAL\_MODE\_SMBUS\_HOST@{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_HOST}}
\index{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_HOST@{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_HOST}!SMBUS peripheral mode@{SMBUS peripheral mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_HOST}{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_HOST}}
{\footnotesize\ttfamily \label{group___s_m_b_u_s__peripheral__mode_ga219f1a9519ebb3c12bc21045fb5fbacc} 
\#define SMBUS\+\_\+\+PERIPHERAL\+\_\+\+MODE\+\_\+\+SMBUS\+\_\+\+HOST~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00312}{312}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{group___s_m_b_u_s__peripheral__mode_ga58135a2226dc75d5627434bcc72d69d5}\index{SMBUS peripheral mode@{SMBUS peripheral mode}!SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE@{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE}}
\index{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE@{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE}!SMBUS peripheral mode@{SMBUS peripheral mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE}{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE}}
{\footnotesize\ttfamily \label{group___s_m_b_u_s__peripheral__mode_ga58135a2226dc75d5627434bcc72d69d5} 
\#define SMBUS\+\_\+\+PERIPHERAL\+\_\+\+MODE\+\_\+\+SMBUS\+\_\+\+SLAVE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00313}{313}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{group___s_m_b_u_s__peripheral__mode_gacbcd4481e0cf3e1b58b43604b78f5645}\index{SMBUS peripheral mode@{SMBUS peripheral mode}!SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE\_ARP@{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE\_ARP}}
\index{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE\_ARP@{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE\_ARP}!SMBUS peripheral mode@{SMBUS peripheral mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE\_ARP}{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE\_ARP}}
{\footnotesize\ttfamily \label{group___s_m_b_u_s__peripheral__mode_gacbcd4481e0cf3e1b58b43604b78f5645} 
\#define SMBUS\+\_\+\+PERIPHERAL\+\_\+\+MODE\+\_\+\+SMBUS\+\_\+\+SLAVE\+\_\+\+ARP~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00314}{314}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

