Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun 16 19:20:15 2023
| Host         : DESKTOP-PPMEIR6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_module_control_sets_placed.rpt
| Design       : game_module
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            3 |
| No           | No                    | Yes                    |              46 |           25 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+-------------------------+------------------+----------------+--------------+
|       Clock Signal       | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------+-------------------------+------------------+----------------+--------------+
|  clk_div_0/CLK           |               | s0/i_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_div_0/CLK           |               | s0/i_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_div_0/CLK           |               | s0/i_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_div_0/CLK           |               | s0/i_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_div_0/CLK           |               | s0/i_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_div_0/CLK           |               | s0/i_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_div_0/CLK           |               | s0/i_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_div_0/CLK           |               | s0/i_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  s0/i_reg[0]_LDC_i_1_n_0 |               | s0/i_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  s0/i_reg[2]_LDC_i_1_n_0 |               | s0/i_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  s0/i_reg[1]_LDC_i_1_n_0 |               | s0/i_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  s0/i_reg[3]_LDC_i_1_n_0 |               | s0/i_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_div_0/CLK           |               |                         |                1 |              3 |         3.00 |
|  s0/seg_reg[6]_i_2_n_0   |               |                         |                2 |              7 |         3.50 |
|  clk_div_0/CLK           |               | reborn_IBUF             |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG           |               | reborn_IBUF             |               12 |             27 |         2.25 |
+--------------------------+---------------+-------------------------+------------------+----------------+--------------+


