<p align="center">
  <img width="500" src="misc/simple_in_n_out.png" />
</p>

## Learning outcomes
* Understanding of a Verilog module.
* Understanding of Verilog ports.
* Understanding of combinatorial logic assignments.

## Video
[![lesson video](https://img.youtube.com/vi/fnoMnokP9mI/0.jpg)](https://www.youtube.com/watch?v=fnoMnokP9mI)

## Exercise


