USE ieee.std_logic_1164.all;

ENTITY simple IS
	PORT (Clock, Resetn, w : IN STD_LOGIC;
	z : OUT STD_LOGIC );
END simple;
ARCHITECTURE Behavior OF simple IS
TYPE State_type IS (A, B, C); -- Tipo Enumerado para -- definir os Estados
SIGNAL y : State_type;
BEGIN
PROCESS ( Resetn, Clock )
BEGIN
IF Resetn = '0' THEN -- A é o estado inicial
y <= A;
ELSIF (Clock'EVENT AND Clock = '1') THEN
con’t ...
C z 1 ⁄ =
Reset
w = 0 A z 0 ⁄ = B z 0 ⁄ =
w = 1
w = 1
w = 0
w = 0 w = 1
MC602 – 2011 8
IC-UNICAMP
FSM de Moore
CASE y IS
WHEN A =>
IF w = '0’
THEN y <= A;
ELSE y <= B;
END IF;
WHEN B =>
IF w = '0’
THEN y <= A;
ELSE y <= C;
END IF;
WHEN C =>
IF w = '0'
THEN y <= A;
ELSE y <= C;
END IF;
END CASE;
END IF;
END PROCESS;
z <= '1' WHEN y = C ELSE '0';
END Behavior;