// Seed: 1473323905
module module_0 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    output tri1  id_0,
    output wire  id_1,
    input  wire  _id_2,
    input  uwire id_3,
    input  tri0  id_4
);
  logic id_6;
  ;
  logic [id_2 : -1] id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3
  );
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri1 id_3
    , id_15,
    input tri0 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output uwire id_7
    , id_16, id_17,
    input wor id_8,
    output supply0 id_9,
    input supply0 id_10,
    output wor id_11,
    output supply0 id_12[-1 'b0 : 1 'h0]
    , id_18, id_19,
    input supply0 id_13
);
  always id_16 <= id_15;
  assign module_0.id_2 = 0;
endmodule
