[
{"recid":0,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module dff, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ff.v, Line 18.","Module":"dff","Category":"Rtl Design Style","UniqueModuleName":"dff_2078556637","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"c5da1151","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:18","argList":"1=dff","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=18","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":"c5da1151_1@2:0:3:19"},
{"recid":1,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module dff, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ff.v, Line 19.","Module":"dff","Category":"Rtl Design Style","UniqueModuleName":"dff_2078556637","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"c5da1151_1","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:19","argList":"1=dff","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=19","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""},
{"recid":2,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 6.","Module":"ripple_counter","Category":"Rtl Design Style","UniqueModuleName":"ripple_counter_1730966871","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"f5066f2f","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:6","argList":"1=ripple_counter","argFileList":"2=1","argSignalList":"","argInstanceList":"","argLineList":"3=6","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":3,"Severity":"Info","Status":"uninspected","Check":"re_entrant_output","Alias":"","Message":"Instance has a path connecting an output port to an input port. Instance genblk1[0].u_dff, Output signal genblk1[0].d_q_bar, Input Signal genblk1[0].d_q_bar, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","Module":"ripple_counter","Category":"Connectivity","UniqueModuleName":"ripple_counter","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"1e6a6f3c","IsNew":"0","instanceList":"","signalList":"0,0","fileLineList":"1:18","argList":"4=genblk1[0].u_dff!@!1=ripple_counter","argFileList":"2=1","argSignalList":"5=0!@!6=0","argInstanceList":"","argLineList":"3=18","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":4,"Severity":"Info","Status":"uninspected","Check":"re_entrant_output","Alias":"","Message":"Instance has a path connecting an output port to an input port. Instance genblk1[1].u_dff, Output signal genblk1[1].d_q_bar, Input Signal genblk1[1].d_q_bar, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","Module":"ripple_counter","Category":"Connectivity","UniqueModuleName":"ripple_counter","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"37a37020","IsNew":"0","instanceList":"","signalList":"1,1","fileLineList":"1:18","argList":"4=genblk1[1].u_dff!@!1=ripple_counter","argFileList":"2=1","argSignalList":"5=1!@!6=1","argInstanceList":"","argLineList":"3=18","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":5,"Severity":"Info","Status":"uninspected","Check":"re_entrant_output","Alias":"","Message":"Instance has a path connecting an output port to an input port. Instance genblk1[2].u_dff, Output signal genblk1[2].d_q_bar, Input Signal genblk1[2].d_q_bar, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","Module":"ripple_counter","Category":"Connectivity","UniqueModuleName":"ripple_counter","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"4df85104","IsNew":"0","instanceList":"","signalList":"2,2","fileLineList":"1:18","argList":"4=genblk1[2].u_dff!@!1=ripple_counter","argFileList":"2=1","argSignalList":"5=2!@!6=2","argInstanceList":"","argLineList":"3=18","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":6,"Severity":"Info","Status":"uninspected","Check":"re_entrant_output","Alias":"","Message":"Instance has a path connecting an output port to an input port. Instance genblk1[3].u_dff, Output signal genblk1[3].d_q_bar, Input Signal genblk1[3].d_q_bar, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","Module":"ripple_counter","Category":"Connectivity","UniqueModuleName":"ripple_counter","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"64314e18","IsNew":"0","instanceList":"","signalList":"3,3","fileLineList":"1:18","argList":"4=genblk1[3].u_dff!@!1=ripple_counter","argFileList":"2=1","argSignalList":"5=3!@!6=3","argInstanceList":"","argLineList":"3=18","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":7,"Severity":"Warning","Status":"uninspected","Check":"clk_port_conn_complex","Alias":"","Message":"Clock port is connected to a complex expression. Instance u_dff, Expression clk_chain[0], Clock clk, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","Module":"ripple_counter","Category":"Clock","UniqueModuleName":"ripple_counter_1730966871","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"890e7f15","IsNew":"0","instanceList":"0","signalList":"4","fileLineList":"1:18","argList":"7=clk_chain[0]!@!1=ripple_counter","argFileList":"2=1","argSignalList":"8=4","argInstanceList":"4=0","argLineList":"3=18","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":8,"Severity":"Warning","Status":"uninspected","Check":"clk_port_conn_complex","Alias":"","Message":"Clock port is connected to a complex expression. Instance u_dff, Expression clk_chain[1], Clock clk, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","Module":"ripple_counter","Category":"Clock","UniqueModuleName":"ripple_counter_1730966871","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"87e997c4","IsNew":"0","instanceList":"0","signalList":"4","fileLineList":"1:18","argList":"7=clk_chain[1]!@!1=ripple_counter","argFileList":"2=1","argSignalList":"8=4","argInstanceList":"4=0","argLineList":"3=18","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":9,"Severity":"Warning","Status":"uninspected","Check":"clk_port_conn_complex","Alias":"","Message":"Clock port is connected to a complex expression. Instance u_dff, Expression clk_chain[2], Clock clk, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","Module":"ripple_counter","Category":"Clock","UniqueModuleName":"ripple_counter_1730966871","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"94c1aeb7","IsNew":"0","instanceList":"0","signalList":"4","fileLineList":"1:18","argList":"7=clk_chain[2]!@!1=ripple_counter","argFileList":"2=1","argSignalList":"8=4","argInstanceList":"4=0","argLineList":"3=18","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":10,"Severity":"Warning","Status":"uninspected","Check":"clk_port_conn_complex","Alias":"","Message":"Clock port is connected to a complex expression. Instance u_dff, Expression clk_chain[3], Clock clk, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","Module":"ripple_counter","Category":"Clock","UniqueModuleName":"ripple_counter_1730966871","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"9a264666","IsNew":"0","instanceList":"0","signalList":"4","fileLineList":"1:18","argList":"7=clk_chain[3]!@!1=ripple_counter","argFileList":"2=1","argSignalList":"8=4","argInstanceList":"4=0","argLineList":"3=18","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""}]
