design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/designer-25/CUP/openlane/GuitarVillans,Guitar_Villains,23_08_27_18_59,flow completed,0h6m46s0ms,0h5m34s0ms,92104.16657546331,0.104419814625,36841.666630185326,41.44,-1,762.28,3497,0,0,0,0,0,0,0,3,3,0,-1,-1,103941,26914,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,68294394.0,0.0,31.17,31.33,1.57,3.22,0.0,6376,8937,423,2984,0,0,0,6868,199,308,314,303,1443,374,160,1260,478,493,39,4768,1311,6,1896,3847,11828,93329.5104,-1,-1,-1,0.000745,0.000567,2.57e-08,-1,-1,-1,1.4600000000000009,100.0,10.0,100,1,40,153.18,153.6,0.3,1,20,0.5,0,sky130_fd_sc_hd,AREA 0
