Assertion report generated on: 15-Apr-2024 07:10:51 PM

Assertion summary report for design: dpll
#########################################

 Target   | Total | Passed | Failed | Vacuous | Hit | Miss
--------- | ----- | ------ | ------ | ------- | --- | ----
   Lag    |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
  Lead    |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
Negative  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
Positive  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
SignalOut |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 


Resource usage summary report for the desing: dpll
##################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:02.192456        |     905.28    
   Simulation     |       0:00:02.026678        |     969.53    
     D Parse      |       0:00:03.466180        |     972.1     
     Mining       |       0:00:00.168809        |     972.1     
     Overall      |       0:00:29.460148        |     972.1     
