
CtrlH7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d198  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  0800d438  0800d438  0001d438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d528  0800d528  0001d528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d530  0800d530  0001d530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d534  0800d534  0001d534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000014  20000000  0800d538  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000047fc  20000014  0800d54c  00020014  2**2
                  ALLOC
  8 .RAM_D1       000000f0  24000000  0800d54c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 ._user_heap_stack 00000600  20004810  20004810  00034810  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000300f0  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002c71a  00000000  00000000  0003011e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00004a88  00000000  00000000  0005c838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001770  00000000  00000000  000612c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 000015f8  00000000  00000000  00062a30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00039a77  00000000  00000000  00064028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001daae  00000000  00000000  0009da9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0016cde9  00000000  00000000  000bb54d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00228336  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000061b8  00000000  00000000  0022838c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20000014 	.word	0x20000014
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800d420 	.word	0x0800d420

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	20000018 	.word	0x20000018
 80002dc:	0800d420 	.word	0x0800d420

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96e 	b.w	80005d4 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468c      	mov	ip, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	f040 8083 	bne.w	8000426 <__udivmoddi4+0x116>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d947      	bls.n	80003b6 <__udivmoddi4+0xa6>
 8000326:	fab2 f282 	clz	r2, r2
 800032a:	b142      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032c:	f1c2 0020 	rsb	r0, r2, #32
 8000330:	fa24 f000 	lsr.w	r0, r4, r0
 8000334:	4091      	lsls	r1, r2
 8000336:	4097      	lsls	r7, r2
 8000338:	ea40 0c01 	orr.w	ip, r0, r1
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbbc f6f8 	udiv	r6, ip, r8
 8000348:	fa1f fe87 	uxth.w	lr, r7
 800034c:	fb08 c116 	mls	r1, r8, r6, ip
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb06 f10e 	mul.w	r1, r6, lr
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18fb      	adds	r3, r7, r3
 800035e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000362:	f080 8119 	bcs.w	8000598 <__udivmoddi4+0x288>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8116 	bls.w	8000598 <__udivmoddi4+0x288>
 800036c:	3e02      	subs	r6, #2
 800036e:	443b      	add	r3, r7
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0f8 	udiv	r0, r3, r8
 8000378:	fb08 3310 	mls	r3, r8, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fe0e 	mul.w	lr, r0, lr
 8000384:	45a6      	cmp	lr, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8105 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8102 	bls.w	800059c <__udivmoddi4+0x28c>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	2600      	movs	r6, #0
 80003a6:	b11d      	cbz	r5, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c5 4300 	strd	r4, r3, [r5]
 80003b0:	4631      	mov	r1, r6
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	b902      	cbnz	r2, 80003ba <__udivmoddi4+0xaa>
 80003b8:	deff      	udf	#255	; 0xff
 80003ba:	fab2 f282 	clz	r2, r2
 80003be:	2a00      	cmp	r2, #0
 80003c0:	d150      	bne.n	8000464 <__udivmoddi4+0x154>
 80003c2:	1bcb      	subs	r3, r1, r7
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	fa1f f887 	uxth.w	r8, r7
 80003cc:	2601      	movs	r6, #1
 80003ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80003d2:	0c21      	lsrs	r1, r4, #16
 80003d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb08 f30c 	mul.w	r3, r8, ip
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0xe4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0xe2>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	f200 80e9 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1ac9      	subs	r1, r1, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000400:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x10c>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x10a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80d9 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e7bf      	b.n	80003a6 <__udivmoddi4+0x96>
 8000426:	428b      	cmp	r3, r1
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x12e>
 800042a:	2d00      	cmp	r5, #0
 800042c:	f000 80b1 	beq.w	8000592 <__udivmoddi4+0x282>
 8000430:	2600      	movs	r6, #0
 8000432:	e9c5 0100 	strd	r0, r1, [r5]
 8000436:	4630      	mov	r0, r6
 8000438:	4631      	mov	r1, r6
 800043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043e:	fab3 f683 	clz	r6, r3
 8000442:	2e00      	cmp	r6, #0
 8000444:	d14a      	bne.n	80004dc <__udivmoddi4+0x1cc>
 8000446:	428b      	cmp	r3, r1
 8000448:	d302      	bcc.n	8000450 <__udivmoddi4+0x140>
 800044a:	4282      	cmp	r2, r0
 800044c:	f200 80b8 	bhi.w	80005c0 <__udivmoddi4+0x2b0>
 8000450:	1a84      	subs	r4, r0, r2
 8000452:	eb61 0103 	sbc.w	r1, r1, r3
 8000456:	2001      	movs	r0, #1
 8000458:	468c      	mov	ip, r1
 800045a:	2d00      	cmp	r5, #0
 800045c:	d0a8      	beq.n	80003b0 <__udivmoddi4+0xa0>
 800045e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f603 	lsr.w	r6, r0, r3
 800046c:	4097      	lsls	r7, r2
 800046e:	fa01 f002 	lsl.w	r0, r1, r2
 8000472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000476:	40d9      	lsrs	r1, r3
 8000478:	4330      	orrs	r0, r6
 800047a:	0c03      	lsrs	r3, r0, #16
 800047c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000480:	fa1f f887 	uxth.w	r8, r7
 8000484:	fb0e 1116 	mls	r1, lr, r6, r1
 8000488:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800048c:	fb06 f108 	mul.w	r1, r6, r8
 8000490:	4299      	cmp	r1, r3
 8000492:	fa04 f402 	lsl.w	r4, r4, r2
 8000496:	d909      	bls.n	80004ac <__udivmoddi4+0x19c>
 8000498:	18fb      	adds	r3, r7, r3
 800049a:	f106 3cff 	add.w	ip, r6, #4294967295
 800049e:	f080 808d 	bcs.w	80005bc <__udivmoddi4+0x2ac>
 80004a2:	4299      	cmp	r1, r3
 80004a4:	f240 808a 	bls.w	80005bc <__udivmoddi4+0x2ac>
 80004a8:	3e02      	subs	r6, #2
 80004aa:	443b      	add	r3, r7
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b281      	uxth	r1, r0
 80004b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004bc:	fb00 f308 	mul.w	r3, r0, r8
 80004c0:	428b      	cmp	r3, r1
 80004c2:	d907      	bls.n	80004d4 <__udivmoddi4+0x1c4>
 80004c4:	1879      	adds	r1, r7, r1
 80004c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004ca:	d273      	bcs.n	80005b4 <__udivmoddi4+0x2a4>
 80004cc:	428b      	cmp	r3, r1
 80004ce:	d971      	bls.n	80005b4 <__udivmoddi4+0x2a4>
 80004d0:	3802      	subs	r0, #2
 80004d2:	4439      	add	r1, r7
 80004d4:	1acb      	subs	r3, r1, r3
 80004d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004da:	e778      	b.n	80003ce <__udivmoddi4+0xbe>
 80004dc:	f1c6 0c20 	rsb	ip, r6, #32
 80004e0:	fa03 f406 	lsl.w	r4, r3, r6
 80004e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e8:	431c      	orrs	r4, r3
 80004ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ee:	fa01 f306 	lsl.w	r3, r1, r6
 80004f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004fa:	431f      	orrs	r7, r3
 80004fc:	0c3b      	lsrs	r3, r7, #16
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fa1f f884 	uxth.w	r8, r4
 8000506:	fb0e 1119 	mls	r1, lr, r9, r1
 800050a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800050e:	fb09 fa08 	mul.w	sl, r9, r8
 8000512:	458a      	cmp	sl, r1
 8000514:	fa02 f206 	lsl.w	r2, r2, r6
 8000518:	fa00 f306 	lsl.w	r3, r0, r6
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x220>
 800051e:	1861      	adds	r1, r4, r1
 8000520:	f109 30ff 	add.w	r0, r9, #4294967295
 8000524:	d248      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 8000526:	458a      	cmp	sl, r1
 8000528:	d946      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800052a:	f1a9 0902 	sub.w	r9, r9, #2
 800052e:	4421      	add	r1, r4
 8000530:	eba1 010a 	sub.w	r1, r1, sl
 8000534:	b2bf      	uxth	r7, r7
 8000536:	fbb1 f0fe 	udiv	r0, r1, lr
 800053a:	fb0e 1110 	mls	r1, lr, r0, r1
 800053e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000542:	fb00 f808 	mul.w	r8, r0, r8
 8000546:	45b8      	cmp	r8, r7
 8000548:	d907      	bls.n	800055a <__udivmoddi4+0x24a>
 800054a:	19e7      	adds	r7, r4, r7
 800054c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000550:	d22e      	bcs.n	80005b0 <__udivmoddi4+0x2a0>
 8000552:	45b8      	cmp	r8, r7
 8000554:	d92c      	bls.n	80005b0 <__udivmoddi4+0x2a0>
 8000556:	3802      	subs	r0, #2
 8000558:	4427      	add	r7, r4
 800055a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800055e:	eba7 0708 	sub.w	r7, r7, r8
 8000562:	fba0 8902 	umull	r8, r9, r0, r2
 8000566:	454f      	cmp	r7, r9
 8000568:	46c6      	mov	lr, r8
 800056a:	4649      	mov	r1, r9
 800056c:	d31a      	bcc.n	80005a4 <__udivmoddi4+0x294>
 800056e:	d017      	beq.n	80005a0 <__udivmoddi4+0x290>
 8000570:	b15d      	cbz	r5, 800058a <__udivmoddi4+0x27a>
 8000572:	ebb3 020e 	subs.w	r2, r3, lr
 8000576:	eb67 0701 	sbc.w	r7, r7, r1
 800057a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800057e:	40f2      	lsrs	r2, r6
 8000580:	ea4c 0202 	orr.w	r2, ip, r2
 8000584:	40f7      	lsrs	r7, r6
 8000586:	e9c5 2700 	strd	r2, r7, [r5]
 800058a:	2600      	movs	r6, #0
 800058c:	4631      	mov	r1, r6
 800058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e70b      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0x60>
 800059c:	4618      	mov	r0, r3
 800059e:	e6fd      	b.n	800039c <__udivmoddi4+0x8c>
 80005a0:	4543      	cmp	r3, r8
 80005a2:	d2e5      	bcs.n	8000570 <__udivmoddi4+0x260>
 80005a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a8:	eb69 0104 	sbc.w	r1, r9, r4
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7df      	b.n	8000570 <__udivmoddi4+0x260>
 80005b0:	4608      	mov	r0, r1
 80005b2:	e7d2      	b.n	800055a <__udivmoddi4+0x24a>
 80005b4:	4660      	mov	r0, ip
 80005b6:	e78d      	b.n	80004d4 <__udivmoddi4+0x1c4>
 80005b8:	4681      	mov	r9, r0
 80005ba:	e7b9      	b.n	8000530 <__udivmoddi4+0x220>
 80005bc:	4666      	mov	r6, ip
 80005be:	e775      	b.n	80004ac <__udivmoddi4+0x19c>
 80005c0:	4630      	mov	r0, r6
 80005c2:	e74a      	b.n	800045a <__udivmoddi4+0x14a>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	4439      	add	r1, r7
 80005ca:	e713      	b.n	80003f4 <__udivmoddi4+0xe4>
 80005cc:	3802      	subs	r0, #2
 80005ce:	443c      	add	r4, r7
 80005d0:	e724      	b.n	800041c <__udivmoddi4+0x10c>
 80005d2:	bf00      	nop

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <CaptureDownData>:
__attribute__((section(".RAM_D1")))    u8 UpDataSend[Up_UART_TXLen] =
{ 0 };

//捕获上位向下位发送的数据
DownDataDef CaptureDownData(void)
{
 80005d8:	b5b0      	push	{r4, r5, r7, lr}
 80005da:	b090      	sub	sp, #64	; 0x40
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
	DownDataDef CaptureData;

	CaptureData.StraightNum = ((DownDataReceive[1] << 8) | DownDataReceive[2]);
 80005e0:	4b4c      	ldr	r3, [pc, #304]	; (8000714 <CaptureDownData+0x13c>)
 80005e2:	785b      	ldrb	r3, [r3, #1]
 80005e4:	021b      	lsls	r3, r3, #8
 80005e6:	b21a      	sxth	r2, r3
 80005e8:	4b4a      	ldr	r3, [pc, #296]	; (8000714 <CaptureDownData+0x13c>)
 80005ea:	789b      	ldrb	r3, [r3, #2]
 80005ec:	b21b      	sxth	r3, r3
 80005ee:	4313      	orrs	r3, r2
 80005f0:	b21b      	sxth	r3, r3
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	81bb      	strh	r3, [r7, #12]
	CaptureData.RotateNum = ((DownDataReceive[3] << 8) | DownDataReceive[4]);
 80005f6:	4b47      	ldr	r3, [pc, #284]	; (8000714 <CaptureDownData+0x13c>)
 80005f8:	78db      	ldrb	r3, [r3, #3]
 80005fa:	021b      	lsls	r3, r3, #8
 80005fc:	b21a      	sxth	r2, r3
 80005fe:	4b45      	ldr	r3, [pc, #276]	; (8000714 <CaptureDownData+0x13c>)
 8000600:	791b      	ldrb	r3, [r3, #4]
 8000602:	b21b      	sxth	r3, r3
 8000604:	4313      	orrs	r3, r2
 8000606:	b21b      	sxth	r3, r3
 8000608:	b29b      	uxth	r3, r3
 800060a:	81fb      	strh	r3, [r7, #14]
	CaptureData.VerticalNum = ((DownDataReceive[5] << 8) | DownDataReceive[6]);
 800060c:	4b41      	ldr	r3, [pc, #260]	; (8000714 <CaptureDownData+0x13c>)
 800060e:	795b      	ldrb	r3, [r3, #5]
 8000610:	021b      	lsls	r3, r3, #8
 8000612:	b21a      	sxth	r2, r3
 8000614:	4b3f      	ldr	r3, [pc, #252]	; (8000714 <CaptureDownData+0x13c>)
 8000616:	799b      	ldrb	r3, [r3, #6]
 8000618:	b21b      	sxth	r3, r3
 800061a:	4313      	orrs	r3, r2
 800061c:	b21b      	sxth	r3, r3
 800061e:	b29b      	uxth	r3, r3
 8000620:	823b      	strh	r3, [r7, #16]
	CaptureData.LightPWM = ((DownDataReceive[7] << 8) | DownDataReceive[8]);
 8000622:	4b3c      	ldr	r3, [pc, #240]	; (8000714 <CaptureDownData+0x13c>)
 8000624:	79db      	ldrb	r3, [r3, #7]
 8000626:	021b      	lsls	r3, r3, #8
 8000628:	4a3a      	ldr	r2, [pc, #232]	; (8000714 <CaptureDownData+0x13c>)
 800062a:	7a12      	ldrb	r2, [r2, #8]
 800062c:	4313      	orrs	r3, r2
 800062e:	617b      	str	r3, [r7, #20]
	CaptureData.THPWM = ((DownDataReceive[9] << 8) | DownDataReceive[10]);
 8000630:	4b38      	ldr	r3, [pc, #224]	; (8000714 <CaptureDownData+0x13c>)
 8000632:	7a5b      	ldrb	r3, [r3, #9]
 8000634:	021b      	lsls	r3, r3, #8
 8000636:	4a37      	ldr	r2, [pc, #220]	; (8000714 <CaptureDownData+0x13c>)
 8000638:	7a92      	ldrb	r2, [r2, #10]
 800063a:	4313      	orrs	r3, r2
 800063c:	61bb      	str	r3, [r7, #24]
	CaptureData.TranspPWM = ((DownDataReceive[11] << 8) | DownDataReceive[12]);
 800063e:	4b35      	ldr	r3, [pc, #212]	; (8000714 <CaptureDownData+0x13c>)
 8000640:	7adb      	ldrb	r3, [r3, #11]
 8000642:	021b      	lsls	r3, r3, #8
 8000644:	4a33      	ldr	r2, [pc, #204]	; (8000714 <CaptureDownData+0x13c>)
 8000646:	7b12      	ldrb	r2, [r2, #12]
 8000648:	4313      	orrs	r3, r2
 800064a:	61fb      	str	r3, [r7, #28]
	CaptureData.ArmPWM[0] = ((DownDataReceive[13] << 8) | DownDataReceive[14]);
 800064c:	4b31      	ldr	r3, [pc, #196]	; (8000714 <CaptureDownData+0x13c>)
 800064e:	7b5b      	ldrb	r3, [r3, #13]
 8000650:	021b      	lsls	r3, r3, #8
 8000652:	4a30      	ldr	r2, [pc, #192]	; (8000714 <CaptureDownData+0x13c>)
 8000654:	7b92      	ldrb	r2, [r2, #14]
 8000656:	4313      	orrs	r3, r2
 8000658:	623b      	str	r3, [r7, #32]
	CaptureData.ArmPWM[1] = ((DownDataReceive[15] << 8) | DownDataReceive[16]);
 800065a:	4b2e      	ldr	r3, [pc, #184]	; (8000714 <CaptureDownData+0x13c>)
 800065c:	7bdb      	ldrb	r3, [r3, #15]
 800065e:	021b      	lsls	r3, r3, #8
 8000660:	4a2c      	ldr	r2, [pc, #176]	; (8000714 <CaptureDownData+0x13c>)
 8000662:	7c12      	ldrb	r2, [r2, #16]
 8000664:	4313      	orrs	r3, r2
 8000666:	627b      	str	r3, [r7, #36]	; 0x24
	CaptureData.ArmPWM[2] = ((DownDataReceive[17] << 8) | DownDataReceive[18]);
 8000668:	4b2a      	ldr	r3, [pc, #168]	; (8000714 <CaptureDownData+0x13c>)
 800066a:	7c5b      	ldrb	r3, [r3, #17]
 800066c:	021b      	lsls	r3, r3, #8
 800066e:	4a29      	ldr	r2, [pc, #164]	; (8000714 <CaptureDownData+0x13c>)
 8000670:	7c92      	ldrb	r2, [r2, #18]
 8000672:	4313      	orrs	r3, r2
 8000674:	62bb      	str	r3, [r7, #40]	; 0x28
	CaptureData.ArmPWM[3] = ((DownDataReceive[19] << 8) | DownDataReceive[20]);
 8000676:	4b27      	ldr	r3, [pc, #156]	; (8000714 <CaptureDownData+0x13c>)
 8000678:	7cdb      	ldrb	r3, [r3, #19]
 800067a:	021b      	lsls	r3, r3, #8
 800067c:	4a25      	ldr	r2, [pc, #148]	; (8000714 <CaptureDownData+0x13c>)
 800067e:	7d12      	ldrb	r2, [r2, #20]
 8000680:	4313      	orrs	r3, r2
 8000682:	62fb      	str	r3, [r7, #44]	; 0x2c
	CaptureData.ArmPWM[4] = ((DownDataReceive[21] << 8) | DownDataReceive[22]);
 8000684:	4b23      	ldr	r3, [pc, #140]	; (8000714 <CaptureDownData+0x13c>)
 8000686:	7d5b      	ldrb	r3, [r3, #21]
 8000688:	021b      	lsls	r3, r3, #8
 800068a:	4a22      	ldr	r2, [pc, #136]	; (8000714 <CaptureDownData+0x13c>)
 800068c:	7d92      	ldrb	r2, [r2, #22]
 800068e:	4313      	orrs	r3, r2
 8000690:	633b      	str	r3, [r7, #48]	; 0x30
	CaptureData.ArmPWM[5] = ((DownDataReceive[23] << 8) | DownDataReceive[24]);
 8000692:	4b20      	ldr	r3, [pc, #128]	; (8000714 <CaptureDownData+0x13c>)
 8000694:	7ddb      	ldrb	r3, [r3, #23]
 8000696:	021b      	lsls	r3, r3, #8
 8000698:	4a1e      	ldr	r2, [pc, #120]	; (8000714 <CaptureDownData+0x13c>)
 800069a:	7e12      	ldrb	r2, [r2, #24]
 800069c:	4313      	orrs	r3, r2
 800069e:	637b      	str	r3, [r7, #52]	; 0x34
	CaptureData.ResPWM = ((DownDataReceive[25] << 8) | DownDataReceive[26]);
 80006a0:	4b1c      	ldr	r3, [pc, #112]	; (8000714 <CaptureDownData+0x13c>)
 80006a2:	7e5b      	ldrb	r3, [r3, #25]
 80006a4:	021b      	lsls	r3, r3, #8
 80006a6:	4a1b      	ldr	r2, [pc, #108]	; (8000714 <CaptureDownData+0x13c>)
 80006a8:	7e92      	ldrb	r2, [r2, #26]
 80006aa:	4313      	orrs	r3, r2
 80006ac:	63bb      	str	r3, [r7, #56]	; 0x38
	CaptureData.Mode = DownDataReceive[27] & 0b0111;
 80006ae:	4b19      	ldr	r3, [pc, #100]	; (8000714 <CaptureDownData+0x13c>)
 80006b0:	7edb      	ldrb	r3, [r3, #27]
 80006b2:	f003 0307 	and.w	r3, r3, #7
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	//0b0100==4 定深模式；0b0010==2 定向模式；0b0001 侧推模式，在控制仓无用
	//0b1000 控制继电器，在控制仓无用
	CaptureData.Relay = DownDataReceive[27] & 0b1000;
 80006bc:	4b15      	ldr	r3, [pc, #84]	; (8000714 <CaptureDownData+0x13c>)
 80006be:	7edb      	ldrb	r3, [r3, #27]
 80006c0:	f003 0308 	and.w	r3, r3, #8
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	CaptureData.IdTest = IdTest(DownDataReceive, 0);
 80006ca:	2100      	movs	r1, #0
 80006cc:	4811      	ldr	r0, [pc, #68]	; (8000714 <CaptureDownData+0x13c>)
 80006ce:	f000 fc01 	bl	8000ed4 <IdTest>
 80006d2:	4603      	mov	r3, r0
 80006d4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	__HAL_UART_ENABLE_IT(&Up_UART, UART_IT_IDLE);
 80006d8:	4b0f      	ldr	r3, [pc, #60]	; (8000718 <CaptureDownData+0x140>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <CaptureDownData+0x140>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	f042 0210 	orr.w	r2, r2, #16
 80006e6:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&Up_UART, DownDataReceive, Up_UART_RXLen);
 80006e8:	221e      	movs	r2, #30
 80006ea:	490a      	ldr	r1, [pc, #40]	; (8000714 <CaptureDownData+0x13c>)
 80006ec:	480a      	ldr	r0, [pc, #40]	; (8000718 <CaptureDownData+0x140>)
 80006ee:	f008 fe35 	bl	800935c <HAL_UART_Receive_DMA>

	return CaptureData;
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	461d      	mov	r5, r3
 80006f6:	f107 040c 	add.w	r4, r7, #12
 80006fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80006fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80006fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000700:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000702:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000704:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000706:	6823      	ldr	r3, [r4, #0]
 8000708:	602b      	str	r3, [r5, #0]
}
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	3740      	adds	r7, #64	; 0x40
 800070e:	46bd      	mov	sp, r7
 8000710:	bdb0      	pop	{r4, r5, r7, pc}
 8000712:	bf00      	nop
 8000714:	24000000 	.word	0x24000000
 8000718:	20004424 	.word	0x20004424

0800071c <SendDownData>:

//向下位发送数据
void SendDownData(DownDataDef SendData)
{
 800071c:	b084      	sub	sp, #16
 800071e:	b580      	push	{r7, lr}
 8000720:	af00      	add	r7, sp, #0
 8000722:	f107 0c08 	add.w	ip, r7, #8
 8000726:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	DownDataSend[0] = 0x25;
 800072a:	4b4c      	ldr	r3, [pc, #304]	; (800085c <SendDownData+0x140>)
 800072c:	2225      	movs	r2, #37	; 0x25
 800072e:	701a      	strb	r2, [r3, #0]
	DownDataSend[1] = SendData.StraightNum;
 8000730:	893b      	ldrh	r3, [r7, #8]
 8000732:	b2da      	uxtb	r2, r3
 8000734:	4b49      	ldr	r3, [pc, #292]	; (800085c <SendDownData+0x140>)
 8000736:	705a      	strb	r2, [r3, #1]
	DownDataSend[2] = SendData.StraightNum >> 8;
 8000738:	893b      	ldrh	r3, [r7, #8]
 800073a:	0a1b      	lsrs	r3, r3, #8
 800073c:	b29b      	uxth	r3, r3
 800073e:	b2da      	uxtb	r2, r3
 8000740:	4b46      	ldr	r3, [pc, #280]	; (800085c <SendDownData+0x140>)
 8000742:	709a      	strb	r2, [r3, #2]
	DownDataSend[3] = SendData.RotateNum;
 8000744:	897b      	ldrh	r3, [r7, #10]
 8000746:	b2da      	uxtb	r2, r3
 8000748:	4b44      	ldr	r3, [pc, #272]	; (800085c <SendDownData+0x140>)
 800074a:	70da      	strb	r2, [r3, #3]
	DownDataSend[4] = SendData.RotateNum >> 8;
 800074c:	897b      	ldrh	r3, [r7, #10]
 800074e:	0a1b      	lsrs	r3, r3, #8
 8000750:	b29b      	uxth	r3, r3
 8000752:	b2da      	uxtb	r2, r3
 8000754:	4b41      	ldr	r3, [pc, #260]	; (800085c <SendDownData+0x140>)
 8000756:	711a      	strb	r2, [r3, #4]
	DownDataSend[5] = SendData.VerticalNum;
 8000758:	89bb      	ldrh	r3, [r7, #12]
 800075a:	b2da      	uxtb	r2, r3
 800075c:	4b3f      	ldr	r3, [pc, #252]	; (800085c <SendDownData+0x140>)
 800075e:	715a      	strb	r2, [r3, #5]
	DownDataSend[6] = SendData.VerticalNum >> 8;
 8000760:	89bb      	ldrh	r3, [r7, #12]
 8000762:	0a1b      	lsrs	r3, r3, #8
 8000764:	b29b      	uxth	r3, r3
 8000766:	b2da      	uxtb	r2, r3
 8000768:	4b3c      	ldr	r3, [pc, #240]	; (800085c <SendDownData+0x140>)
 800076a:	719a      	strb	r2, [r3, #6]
	DownDataSend[7] = SendData.LightPWM;
 800076c:	693b      	ldr	r3, [r7, #16]
 800076e:	b2da      	uxtb	r2, r3
 8000770:	4b3a      	ldr	r3, [pc, #232]	; (800085c <SendDownData+0x140>)
 8000772:	71da      	strb	r2, [r3, #7]
	DownDataSend[8] = SendData.LightPWM >> 8;
 8000774:	693b      	ldr	r3, [r7, #16]
 8000776:	0a1b      	lsrs	r3, r3, #8
 8000778:	b2da      	uxtb	r2, r3
 800077a:	4b38      	ldr	r3, [pc, #224]	; (800085c <SendDownData+0x140>)
 800077c:	721a      	strb	r2, [r3, #8]
	DownDataSend[9] = SendData.THPWM;
 800077e:	697b      	ldr	r3, [r7, #20]
 8000780:	b2da      	uxtb	r2, r3
 8000782:	4b36      	ldr	r3, [pc, #216]	; (800085c <SendDownData+0x140>)
 8000784:	725a      	strb	r2, [r3, #9]
	DownDataSend[10] = SendData.THPWM >> 8;
 8000786:	697b      	ldr	r3, [r7, #20]
 8000788:	0a1b      	lsrs	r3, r3, #8
 800078a:	b2da      	uxtb	r2, r3
 800078c:	4b33      	ldr	r3, [pc, #204]	; (800085c <SendDownData+0x140>)
 800078e:	729a      	strb	r2, [r3, #10]
	DownDataSend[11] = SendData.TranspPWM;
 8000790:	69bb      	ldr	r3, [r7, #24]
 8000792:	b2da      	uxtb	r2, r3
 8000794:	4b31      	ldr	r3, [pc, #196]	; (800085c <SendDownData+0x140>)
 8000796:	72da      	strb	r2, [r3, #11]
	DownDataSend[12] = SendData.TranspPWM >> 8;
 8000798:	69bb      	ldr	r3, [r7, #24]
 800079a:	0a1b      	lsrs	r3, r3, #8
 800079c:	b2da      	uxtb	r2, r3
 800079e:	4b2f      	ldr	r3, [pc, #188]	; (800085c <SendDownData+0x140>)
 80007a0:	731a      	strb	r2, [r3, #12]
	DownDataSend[13] = SendData.ArmPWM[0];
 80007a2:	69fb      	ldr	r3, [r7, #28]
 80007a4:	b2da      	uxtb	r2, r3
 80007a6:	4b2d      	ldr	r3, [pc, #180]	; (800085c <SendDownData+0x140>)
 80007a8:	735a      	strb	r2, [r3, #13]
	DownDataSend[14] = SendData.ArmPWM[0] >> 8;
 80007aa:	69fb      	ldr	r3, [r7, #28]
 80007ac:	0a1b      	lsrs	r3, r3, #8
 80007ae:	b2da      	uxtb	r2, r3
 80007b0:	4b2a      	ldr	r3, [pc, #168]	; (800085c <SendDownData+0x140>)
 80007b2:	739a      	strb	r2, [r3, #14]
	DownDataSend[15] = SendData.ArmPWM[1];
 80007b4:	6a3b      	ldr	r3, [r7, #32]
 80007b6:	b2da      	uxtb	r2, r3
 80007b8:	4b28      	ldr	r3, [pc, #160]	; (800085c <SendDownData+0x140>)
 80007ba:	73da      	strb	r2, [r3, #15]
	DownDataSend[16] = SendData.ArmPWM[1] >> 8;
 80007bc:	6a3b      	ldr	r3, [r7, #32]
 80007be:	0a1b      	lsrs	r3, r3, #8
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	4b26      	ldr	r3, [pc, #152]	; (800085c <SendDownData+0x140>)
 80007c4:	741a      	strb	r2, [r3, #16]
	DownDataSend[17] = SendData.ArmPWM[2];
 80007c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007c8:	b2da      	uxtb	r2, r3
 80007ca:	4b24      	ldr	r3, [pc, #144]	; (800085c <SendDownData+0x140>)
 80007cc:	745a      	strb	r2, [r3, #17]
	DownDataSend[18] = SendData.ArmPWM[2] >> 8;
 80007ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007d0:	0a1b      	lsrs	r3, r3, #8
 80007d2:	b2da      	uxtb	r2, r3
 80007d4:	4b21      	ldr	r3, [pc, #132]	; (800085c <SendDownData+0x140>)
 80007d6:	749a      	strb	r2, [r3, #18]
	DownDataSend[19] = SendData.ArmPWM[3];
 80007d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007da:	b2da      	uxtb	r2, r3
 80007dc:	4b1f      	ldr	r3, [pc, #124]	; (800085c <SendDownData+0x140>)
 80007de:	74da      	strb	r2, [r3, #19]
	DownDataSend[20] = SendData.ArmPWM[3] >> 8;
 80007e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007e2:	0a1b      	lsrs	r3, r3, #8
 80007e4:	b2da      	uxtb	r2, r3
 80007e6:	4b1d      	ldr	r3, [pc, #116]	; (800085c <SendDownData+0x140>)
 80007e8:	751a      	strb	r2, [r3, #20]
	DownDataSend[21] = SendData.ArmPWM[4];
 80007ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	4b1b      	ldr	r3, [pc, #108]	; (800085c <SendDownData+0x140>)
 80007f0:	755a      	strb	r2, [r3, #21]
	DownDataSend[22] = SendData.ArmPWM[4] >> 8;
 80007f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007f4:	0a1b      	lsrs	r3, r3, #8
 80007f6:	b2da      	uxtb	r2, r3
 80007f8:	4b18      	ldr	r3, [pc, #96]	; (800085c <SendDownData+0x140>)
 80007fa:	759a      	strb	r2, [r3, #22]
	DownDataSend[23] = SendData.ArmPWM[5];
 80007fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80007fe:	b2da      	uxtb	r2, r3
 8000800:	4b16      	ldr	r3, [pc, #88]	; (800085c <SendDownData+0x140>)
 8000802:	75da      	strb	r2, [r3, #23]
	DownDataSend[24] = SendData.ArmPWM[5] >> 8;
 8000804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000806:	0a1b      	lsrs	r3, r3, #8
 8000808:	b2da      	uxtb	r2, r3
 800080a:	4b14      	ldr	r3, [pc, #80]	; (800085c <SendDownData+0x140>)
 800080c:	761a      	strb	r2, [r3, #24]
	DownDataSend[25] = SendData.ResPWM;
 800080e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000810:	b2da      	uxtb	r2, r3
 8000812:	4b12      	ldr	r3, [pc, #72]	; (800085c <SendDownData+0x140>)
 8000814:	765a      	strb	r2, [r3, #25]
	DownDataSend[26] = SendData.ResPWM >> 8;
 8000816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000818:	0a1b      	lsrs	r3, r3, #8
 800081a:	b2da      	uxtb	r2, r3
 800081c:	4b0f      	ldr	r3, [pc, #60]	; (800085c <SendDownData+0x140>)
 800081e:	769a      	strb	r2, [r3, #26]
	DownDataSend[27] = (SendData.Mode | SendData.Relay);
 8000820:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8000824:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8000828:	4313      	orrs	r3, r2
 800082a:	b2da      	uxtb	r2, r3
 800082c:	4b0b      	ldr	r3, [pc, #44]	; (800085c <SendDownData+0x140>)
 800082e:	76da      	strb	r2, [r3, #27]
	DownDataSend[28] = XorCaculate(DownDataSend, 28);
 8000830:	211c      	movs	r1, #28
 8000832:	480a      	ldr	r0, [pc, #40]	; (800085c <SendDownData+0x140>)
 8000834:	f000 fb76 	bl	8000f24 <XorCaculate>
 8000838:	4603      	mov	r3, r0
 800083a:	461a      	mov	r2, r3
 800083c:	4b07      	ldr	r3, [pc, #28]	; (800085c <SendDownData+0x140>)
 800083e:	771a      	strb	r2, [r3, #28]
	DownDataSend[29] = 0x21;
 8000840:	4b06      	ldr	r3, [pc, #24]	; (800085c <SendDownData+0x140>)
 8000842:	2221      	movs	r2, #33	; 0x21
 8000844:	775a      	strb	r2, [r3, #29]
	HAL_UART_Transmit_DMA(&Down_UART, DownDataSend, Down_UART_TXLEN);
 8000846:	221e      	movs	r2, #30
 8000848:	4904      	ldr	r1, [pc, #16]	; (800085c <SendDownData+0x140>)
 800084a:	4805      	ldr	r0, [pc, #20]	; (8000860 <SendDownData+0x144>)
 800084c:	f008 fd06 	bl	800925c <HAL_UART_Transmit_DMA>
}
 8000850:	bf00      	nop
 8000852:	46bd      	mov	sp, r7
 8000854:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000858:	b004      	add	sp, #16
 800085a:	4770      	bx	lr
 800085c:	24000020 	.word	0x24000020
 8000860:	20004544 	.word	0x20004544

08000864 <CaptureUpData>:

//捕获下位向上位发送的数据
UpDataDef CaptureUpData(void)
{
 8000864:	b5b0      	push	{r4, r5, r7, lr}
 8000866:	b08c      	sub	sp, #48	; 0x30
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
	UpDataDef CaptureData;
	CaptureData.CabinNum = ((UpDataReceive[1] & 0b0001) ? 1 : 0); //0为控制仓，1为PWM仓
 800086c:	4b7a      	ldr	r3, [pc, #488]	; (8000a58 <CaptureUpData+0x1f4>)
 800086e:	785b      	ldrb	r3, [r3, #1]
 8000870:	f003 0301 	and.w	r3, r3, #1
 8000874:	b2db      	uxtb	r3, r3
 8000876:	723b      	strb	r3, [r7, #8]
	CaptureData.WaterDetect = (UpDataReceive[1] & 0b0110); //0b0010控制仓进水；0b0100推进器PWM仓进水
 8000878:	4b77      	ldr	r3, [pc, #476]	; (8000a58 <CaptureUpData+0x1f4>)
 800087a:	785b      	ldrb	r3, [r3, #1]
 800087c:	f003 0306 	and.w	r3, r3, #6
 8000880:	b2db      	uxtb	r3, r3
 8000882:	727b      	strb	r3, [r7, #9]
	CaptureData.CabinTemperature = ((UpDataReceive[2] << 8) | UpDataReceive[3]);
 8000884:	4b74      	ldr	r3, [pc, #464]	; (8000a58 <CaptureUpData+0x1f4>)
 8000886:	789b      	ldrb	r3, [r3, #2]
 8000888:	021b      	lsls	r3, r3, #8
 800088a:	b21a      	sxth	r2, r3
 800088c:	4b72      	ldr	r3, [pc, #456]	; (8000a58 <CaptureUpData+0x1f4>)
 800088e:	78db      	ldrb	r3, [r3, #3]
 8000890:	b21b      	sxth	r3, r3
 8000892:	4313      	orrs	r3, r2
 8000894:	b21b      	sxth	r3, r3
 8000896:	b29b      	uxth	r3, r3
 8000898:	817b      	strh	r3, [r7, #10]
	CaptureData.CabinBaro = ((UpDataReceive[4] << 24) | (UpDataReceive[5] << 16)
 800089a:	4b6f      	ldr	r3, [pc, #444]	; (8000a58 <CaptureUpData+0x1f4>)
 800089c:	791b      	ldrb	r3, [r3, #4]
 800089e:	061a      	lsls	r2, r3, #24
 80008a0:	4b6d      	ldr	r3, [pc, #436]	; (8000a58 <CaptureUpData+0x1f4>)
 80008a2:	795b      	ldrb	r3, [r3, #5]
 80008a4:	041b      	lsls	r3, r3, #16
 80008a6:	431a      	orrs	r2, r3
			| (UpDataReceive[6] << 8) | UpDataReceive[7]);
 80008a8:	4b6b      	ldr	r3, [pc, #428]	; (8000a58 <CaptureUpData+0x1f4>)
 80008aa:	799b      	ldrb	r3, [r3, #6]
 80008ac:	021b      	lsls	r3, r3, #8
 80008ae:	4313      	orrs	r3, r2
 80008b0:	4a69      	ldr	r2, [pc, #420]	; (8000a58 <CaptureUpData+0x1f4>)
 80008b2:	79d2      	ldrb	r2, [r2, #7]
 80008b4:	4313      	orrs	r3, r2
	CaptureData.CabinBaro = ((UpDataReceive[4] << 24) | (UpDataReceive[5] << 16)
 80008b6:	60fb      	str	r3, [r7, #12]
	CaptureData.CabinHum = ((UpDataReceive[8] << 8) | UpDataReceive[9]);
 80008b8:	4b67      	ldr	r3, [pc, #412]	; (8000a58 <CaptureUpData+0x1f4>)
 80008ba:	7a1b      	ldrb	r3, [r3, #8]
 80008bc:	021b      	lsls	r3, r3, #8
 80008be:	b21a      	sxth	r2, r3
 80008c0:	4b65      	ldr	r3, [pc, #404]	; (8000a58 <CaptureUpData+0x1f4>)
 80008c2:	7a5b      	ldrb	r3, [r3, #9]
 80008c4:	b21b      	sxth	r3, r3
 80008c6:	4313      	orrs	r3, r2
 80008c8:	b21b      	sxth	r3, r3
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	823b      	strh	r3, [r7, #16]
	CaptureData.AccNum[0] = ((UpDataReceive[10] << 8) | UpDataReceive[11]);
 80008ce:	4b62      	ldr	r3, [pc, #392]	; (8000a58 <CaptureUpData+0x1f4>)
 80008d0:	7a9b      	ldrb	r3, [r3, #10]
 80008d2:	021b      	lsls	r3, r3, #8
 80008d4:	b21a      	sxth	r2, r3
 80008d6:	4b60      	ldr	r3, [pc, #384]	; (8000a58 <CaptureUpData+0x1f4>)
 80008d8:	7adb      	ldrb	r3, [r3, #11]
 80008da:	b21b      	sxth	r3, r3
 80008dc:	4313      	orrs	r3, r2
 80008de:	b21b      	sxth	r3, r3
 80008e0:	b29b      	uxth	r3, r3
 80008e2:	827b      	strh	r3, [r7, #18]
	CaptureData.AccNum[1] = ((UpDataReceive[12] << 8) | UpDataReceive[13]);
 80008e4:	4b5c      	ldr	r3, [pc, #368]	; (8000a58 <CaptureUpData+0x1f4>)
 80008e6:	7b1b      	ldrb	r3, [r3, #12]
 80008e8:	021b      	lsls	r3, r3, #8
 80008ea:	b21a      	sxth	r2, r3
 80008ec:	4b5a      	ldr	r3, [pc, #360]	; (8000a58 <CaptureUpData+0x1f4>)
 80008ee:	7b5b      	ldrb	r3, [r3, #13]
 80008f0:	b21b      	sxth	r3, r3
 80008f2:	4313      	orrs	r3, r2
 80008f4:	b21b      	sxth	r3, r3
 80008f6:	b29b      	uxth	r3, r3
 80008f8:	82bb      	strh	r3, [r7, #20]
	CaptureData.AccNum[2] = ((UpDataReceive[14] << 8) | UpDataReceive[15]);
 80008fa:	4b57      	ldr	r3, [pc, #348]	; (8000a58 <CaptureUpData+0x1f4>)
 80008fc:	7b9b      	ldrb	r3, [r3, #14]
 80008fe:	021b      	lsls	r3, r3, #8
 8000900:	b21a      	sxth	r2, r3
 8000902:	4b55      	ldr	r3, [pc, #340]	; (8000a58 <CaptureUpData+0x1f4>)
 8000904:	7bdb      	ldrb	r3, [r3, #15]
 8000906:	b21b      	sxth	r3, r3
 8000908:	4313      	orrs	r3, r2
 800090a:	b21b      	sxth	r3, r3
 800090c:	b29b      	uxth	r3, r3
 800090e:	82fb      	strh	r3, [r7, #22]
	CaptureData.RotNum[0] = ((UpDataReceive[16] << 8) | UpDataReceive[17]);
 8000910:	4b51      	ldr	r3, [pc, #324]	; (8000a58 <CaptureUpData+0x1f4>)
 8000912:	7c1b      	ldrb	r3, [r3, #16]
 8000914:	021b      	lsls	r3, r3, #8
 8000916:	b21a      	sxth	r2, r3
 8000918:	4b4f      	ldr	r3, [pc, #316]	; (8000a58 <CaptureUpData+0x1f4>)
 800091a:	7c5b      	ldrb	r3, [r3, #17]
 800091c:	b21b      	sxth	r3, r3
 800091e:	4313      	orrs	r3, r2
 8000920:	b21b      	sxth	r3, r3
 8000922:	b29b      	uxth	r3, r3
 8000924:	833b      	strh	r3, [r7, #24]
	CaptureData.RotNum[1] = ((UpDataReceive[18] << 8) | UpDataReceive[19]);
 8000926:	4b4c      	ldr	r3, [pc, #304]	; (8000a58 <CaptureUpData+0x1f4>)
 8000928:	7c9b      	ldrb	r3, [r3, #18]
 800092a:	021b      	lsls	r3, r3, #8
 800092c:	b21a      	sxth	r2, r3
 800092e:	4b4a      	ldr	r3, [pc, #296]	; (8000a58 <CaptureUpData+0x1f4>)
 8000930:	7cdb      	ldrb	r3, [r3, #19]
 8000932:	b21b      	sxth	r3, r3
 8000934:	4313      	orrs	r3, r2
 8000936:	b21b      	sxth	r3, r3
 8000938:	b29b      	uxth	r3, r3
 800093a:	837b      	strh	r3, [r7, #26]
	CaptureData.RotNum[2] = ((UpDataReceive[20] << 8) | UpDataReceive[21]);
 800093c:	4b46      	ldr	r3, [pc, #280]	; (8000a58 <CaptureUpData+0x1f4>)
 800093e:	7d1b      	ldrb	r3, [r3, #20]
 8000940:	021b      	lsls	r3, r3, #8
 8000942:	b21a      	sxth	r2, r3
 8000944:	4b44      	ldr	r3, [pc, #272]	; (8000a58 <CaptureUpData+0x1f4>)
 8000946:	7d5b      	ldrb	r3, [r3, #21]
 8000948:	b21b      	sxth	r3, r3
 800094a:	4313      	orrs	r3, r2
 800094c:	b21b      	sxth	r3, r3
 800094e:	b29b      	uxth	r3, r3
 8000950:	83bb      	strh	r3, [r7, #28]
	CaptureData.EulNum[0] = ((UpDataReceive[22] << 8) | UpDataReceive[23]);
 8000952:	4b41      	ldr	r3, [pc, #260]	; (8000a58 <CaptureUpData+0x1f4>)
 8000954:	7d9b      	ldrb	r3, [r3, #22]
 8000956:	021b      	lsls	r3, r3, #8
 8000958:	b21a      	sxth	r2, r3
 800095a:	4b3f      	ldr	r3, [pc, #252]	; (8000a58 <CaptureUpData+0x1f4>)
 800095c:	7ddb      	ldrb	r3, [r3, #23]
 800095e:	b21b      	sxth	r3, r3
 8000960:	4313      	orrs	r3, r2
 8000962:	b21b      	sxth	r3, r3
 8000964:	b29b      	uxth	r3, r3
 8000966:	83fb      	strh	r3, [r7, #30]
	CaptureData.EulNum[1] = ((UpDataReceive[24] << 8) | UpDataReceive[25]);
 8000968:	4b3b      	ldr	r3, [pc, #236]	; (8000a58 <CaptureUpData+0x1f4>)
 800096a:	7e1b      	ldrb	r3, [r3, #24]
 800096c:	021b      	lsls	r3, r3, #8
 800096e:	b21a      	sxth	r2, r3
 8000970:	4b39      	ldr	r3, [pc, #228]	; (8000a58 <CaptureUpData+0x1f4>)
 8000972:	7e5b      	ldrb	r3, [r3, #25]
 8000974:	b21b      	sxth	r3, r3
 8000976:	4313      	orrs	r3, r2
 8000978:	b21b      	sxth	r3, r3
 800097a:	b29b      	uxth	r3, r3
 800097c:	843b      	strh	r3, [r7, #32]
	CaptureData.EulNum[2] = ((UpDataReceive[26] << 8) | UpDataReceive[27]);
 800097e:	4b36      	ldr	r3, [pc, #216]	; (8000a58 <CaptureUpData+0x1f4>)
 8000980:	7e9b      	ldrb	r3, [r3, #26]
 8000982:	021b      	lsls	r3, r3, #8
 8000984:	b21a      	sxth	r2, r3
 8000986:	4b34      	ldr	r3, [pc, #208]	; (8000a58 <CaptureUpData+0x1f4>)
 8000988:	7edb      	ldrb	r3, [r3, #27]
 800098a:	b21b      	sxth	r3, r3
 800098c:	4313      	orrs	r3, r2
 800098e:	b21b      	sxth	r3, r3
 8000990:	b29b      	uxth	r3, r3
 8000992:	847b      	strh	r3, [r7, #34]	; 0x22
	CaptureData.MagNum[0] = ((UpDataReceive[28] << 8) | UpDataReceive[29]);
 8000994:	4b30      	ldr	r3, [pc, #192]	; (8000a58 <CaptureUpData+0x1f4>)
 8000996:	7f1b      	ldrb	r3, [r3, #28]
 8000998:	021b      	lsls	r3, r3, #8
 800099a:	b21a      	sxth	r2, r3
 800099c:	4b2e      	ldr	r3, [pc, #184]	; (8000a58 <CaptureUpData+0x1f4>)
 800099e:	7f5b      	ldrb	r3, [r3, #29]
 80009a0:	b21b      	sxth	r3, r3
 80009a2:	4313      	orrs	r3, r2
 80009a4:	b21b      	sxth	r3, r3
 80009a6:	b29b      	uxth	r3, r3
 80009a8:	84bb      	strh	r3, [r7, #36]	; 0x24
	CaptureData.MagNum[1] = ((UpDataReceive[30] << 8) | UpDataReceive[31]);
 80009aa:	4b2b      	ldr	r3, [pc, #172]	; (8000a58 <CaptureUpData+0x1f4>)
 80009ac:	7f9b      	ldrb	r3, [r3, #30]
 80009ae:	021b      	lsls	r3, r3, #8
 80009b0:	b21a      	sxth	r2, r3
 80009b2:	4b29      	ldr	r3, [pc, #164]	; (8000a58 <CaptureUpData+0x1f4>)
 80009b4:	7fdb      	ldrb	r3, [r3, #31]
 80009b6:	b21b      	sxth	r3, r3
 80009b8:	4313      	orrs	r3, r2
 80009ba:	b21b      	sxth	r3, r3
 80009bc:	b29b      	uxth	r3, r3
 80009be:	84fb      	strh	r3, [r7, #38]	; 0x26
	CaptureData.MagNum[2] = ((UpDataReceive[32] << 8) | UpDataReceive[33]);
 80009c0:	4b25      	ldr	r3, [pc, #148]	; (8000a58 <CaptureUpData+0x1f4>)
 80009c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80009c6:	021b      	lsls	r3, r3, #8
 80009c8:	b21a      	sxth	r2, r3
 80009ca:	4b23      	ldr	r3, [pc, #140]	; (8000a58 <CaptureUpData+0x1f4>)
 80009cc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80009d0:	b21b      	sxth	r3, r3
 80009d2:	4313      	orrs	r3, r2
 80009d4:	b21b      	sxth	r3, r3
 80009d6:	b29b      	uxth	r3, r3
 80009d8:	853b      	strh	r3, [r7, #40]	; 0x28
	CaptureData.WaterTemperature =
			((UpDataReceive[34] << 8) | UpDataReceive[35]);
 80009da:	4b1f      	ldr	r3, [pc, #124]	; (8000a58 <CaptureUpData+0x1f4>)
 80009dc:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80009e0:	021b      	lsls	r3, r3, #8
 80009e2:	b21a      	sxth	r2, r3
 80009e4:	4b1c      	ldr	r3, [pc, #112]	; (8000a58 <CaptureUpData+0x1f4>)
 80009e6:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80009ea:	b21b      	sxth	r3, r3
 80009ec:	4313      	orrs	r3, r2
 80009ee:	b21b      	sxth	r3, r3
 80009f0:	b29b      	uxth	r3, r3
	CaptureData.WaterTemperature =
 80009f2:	857b      	strh	r3, [r7, #42]	; 0x2a
	CaptureData.WaterDepth = ((UpDataReceive[36] << 8) | UpDataReceive[37]);
 80009f4:	4b18      	ldr	r3, [pc, #96]	; (8000a58 <CaptureUpData+0x1f4>)
 80009f6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80009fa:	021b      	lsls	r3, r3, #8
 80009fc:	b21a      	sxth	r2, r3
 80009fe:	4b16      	ldr	r3, [pc, #88]	; (8000a58 <CaptureUpData+0x1f4>)
 8000a00:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000a04:	b21b      	sxth	r3, r3
 8000a06:	4313      	orrs	r3, r2
 8000a08:	b21b      	sxth	r3, r3
 8000a0a:	b29b      	uxth	r3, r3
 8000a0c:	85bb      	strh	r3, [r7, #44]	; 0x2c
	CaptureData.IdTest = IdTest(UpDataReceive, 1);
 8000a0e:	2101      	movs	r1, #1
 8000a10:	4811      	ldr	r0, [pc, #68]	; (8000a58 <CaptureUpData+0x1f4>)
 8000a12:	f000 fa5f 	bl	8000ed4 <IdTest>
 8000a16:	4603      	mov	r3, r0
 8000a18:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	__HAL_UART_ENABLE_IT(&Down_UART, UART_IT_IDLE);
 8000a1c:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <CaptureUpData+0x1f8>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	4b0e      	ldr	r3, [pc, #56]	; (8000a5c <CaptureUpData+0x1f8>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f042 0210 	orr.w	r2, r2, #16
 8000a2a:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&Down_UART, DownDataReceive, Down_UART_RXLen);
 8000a2c:	2229      	movs	r2, #41	; 0x29
 8000a2e:	490c      	ldr	r1, [pc, #48]	; (8000a60 <CaptureUpData+0x1fc>)
 8000a30:	480a      	ldr	r0, [pc, #40]	; (8000a5c <CaptureUpData+0x1f8>)
 8000a32:	f008 fc93 	bl	800935c <HAL_UART_Receive_DMA>
	return CaptureData;
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	461d      	mov	r5, r3
 8000a3a:	f107 0408 	add.w	r4, r7, #8
 8000a3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a46:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000a4a:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	3730      	adds	r7, #48	; 0x30
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bdb0      	pop	{r4, r5, r7, pc}
 8000a56:	bf00      	nop
 8000a58:	24000040 	.word	0x24000040
 8000a5c:	20004544 	.word	0x20004544
 8000a60:	24000000 	.word	0x24000000

08000a64 <SendUpData>:

//向上位机发送数据
void SendUpData(UpDataDef SendData)
{
 8000a64:	b084      	sub	sp, #16
 8000a66:	b580      	push	{r7, lr}
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	f107 0c08 	add.w	ip, r7, #8
 8000a6e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	UpDataSend[0] = 0x25;
 8000a72:	4b6f      	ldr	r3, [pc, #444]	; (8000c30 <SendUpData+0x1cc>)
 8000a74:	2225      	movs	r2, #37	; 0x25
 8000a76:	701a      	strb	r2, [r3, #0]
	UpDataSend[1] = (SendData.CabinNum | SendData.WaterDetect);
 8000a78:	7a3a      	ldrb	r2, [r7, #8]
 8000a7a:	7a7b      	ldrb	r3, [r7, #9]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	b2da      	uxtb	r2, r3
 8000a80:	4b6b      	ldr	r3, [pc, #428]	; (8000c30 <SendUpData+0x1cc>)
 8000a82:	705a      	strb	r2, [r3, #1]
	UpDataSend[2] = SendData.CabinTemperature;
 8000a84:	897b      	ldrh	r3, [r7, #10]
 8000a86:	b2da      	uxtb	r2, r3
 8000a88:	4b69      	ldr	r3, [pc, #420]	; (8000c30 <SendUpData+0x1cc>)
 8000a8a:	709a      	strb	r2, [r3, #2]
	UpDataSend[3] = SendData.CabinTemperature >> 8;
 8000a8c:	897b      	ldrh	r3, [r7, #10]
 8000a8e:	0a1b      	lsrs	r3, r3, #8
 8000a90:	b29b      	uxth	r3, r3
 8000a92:	b2da      	uxtb	r2, r3
 8000a94:	4b66      	ldr	r3, [pc, #408]	; (8000c30 <SendUpData+0x1cc>)
 8000a96:	70da      	strb	r2, [r3, #3]
	UpDataSend[4] = SendData.CabinBaro;
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	b2da      	uxtb	r2, r3
 8000a9c:	4b64      	ldr	r3, [pc, #400]	; (8000c30 <SendUpData+0x1cc>)
 8000a9e:	711a      	strb	r2, [r3, #4]
	UpDataSend[5] = SendData.CabinBaro >> 8;
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	0a1b      	lsrs	r3, r3, #8
 8000aa4:	b2da      	uxtb	r2, r3
 8000aa6:	4b62      	ldr	r3, [pc, #392]	; (8000c30 <SendUpData+0x1cc>)
 8000aa8:	715a      	strb	r2, [r3, #5]
	UpDataSend[6] = SendData.CabinBaro >> 16;
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	0c1b      	lsrs	r3, r3, #16
 8000aae:	b2da      	uxtb	r2, r3
 8000ab0:	4b5f      	ldr	r3, [pc, #380]	; (8000c30 <SendUpData+0x1cc>)
 8000ab2:	719a      	strb	r2, [r3, #6]
	UpDataSend[7] = SendData.CabinBaro >> 24;
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	0e1b      	lsrs	r3, r3, #24
 8000ab8:	b2da      	uxtb	r2, r3
 8000aba:	4b5d      	ldr	r3, [pc, #372]	; (8000c30 <SendUpData+0x1cc>)
 8000abc:	71da      	strb	r2, [r3, #7]
	UpDataSend[8] = SendData.CabinHum;
 8000abe:	8a3b      	ldrh	r3, [r7, #16]
 8000ac0:	b2da      	uxtb	r2, r3
 8000ac2:	4b5b      	ldr	r3, [pc, #364]	; (8000c30 <SendUpData+0x1cc>)
 8000ac4:	721a      	strb	r2, [r3, #8]
	UpDataSend[9] = SendData.CabinHum >> 8;
 8000ac6:	8a3b      	ldrh	r3, [r7, #16]
 8000ac8:	0a1b      	lsrs	r3, r3, #8
 8000aca:	b29b      	uxth	r3, r3
 8000acc:	b2da      	uxtb	r2, r3
 8000ace:	4b58      	ldr	r3, [pc, #352]	; (8000c30 <SendUpData+0x1cc>)
 8000ad0:	725a      	strb	r2, [r3, #9]
	UpDataSend[10] = SendData.AccNum[0];
 8000ad2:	8a7b      	ldrh	r3, [r7, #18]
 8000ad4:	b2da      	uxtb	r2, r3
 8000ad6:	4b56      	ldr	r3, [pc, #344]	; (8000c30 <SendUpData+0x1cc>)
 8000ad8:	729a      	strb	r2, [r3, #10]
	UpDataSend[11] = SendData.AccNum[0] >> 8;
 8000ada:	8a7b      	ldrh	r3, [r7, #18]
 8000adc:	0a1b      	lsrs	r3, r3, #8
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	b2da      	uxtb	r2, r3
 8000ae2:	4b53      	ldr	r3, [pc, #332]	; (8000c30 <SendUpData+0x1cc>)
 8000ae4:	72da      	strb	r2, [r3, #11]
	UpDataSend[12] = SendData.AccNum[1];
 8000ae6:	8abb      	ldrh	r3, [r7, #20]
 8000ae8:	b2da      	uxtb	r2, r3
 8000aea:	4b51      	ldr	r3, [pc, #324]	; (8000c30 <SendUpData+0x1cc>)
 8000aec:	731a      	strb	r2, [r3, #12]
	UpDataSend[13] = SendData.AccNum[1] >> 8;
 8000aee:	8abb      	ldrh	r3, [r7, #20]
 8000af0:	0a1b      	lsrs	r3, r3, #8
 8000af2:	b29b      	uxth	r3, r3
 8000af4:	b2da      	uxtb	r2, r3
 8000af6:	4b4e      	ldr	r3, [pc, #312]	; (8000c30 <SendUpData+0x1cc>)
 8000af8:	735a      	strb	r2, [r3, #13]
	UpDataSend[14] = SendData.AccNum[2];
 8000afa:	8afb      	ldrh	r3, [r7, #22]
 8000afc:	b2da      	uxtb	r2, r3
 8000afe:	4b4c      	ldr	r3, [pc, #304]	; (8000c30 <SendUpData+0x1cc>)
 8000b00:	739a      	strb	r2, [r3, #14]
	UpDataSend[15] = SendData.AccNum[2] >> 8;
 8000b02:	8afb      	ldrh	r3, [r7, #22]
 8000b04:	0a1b      	lsrs	r3, r3, #8
 8000b06:	b29b      	uxth	r3, r3
 8000b08:	b2da      	uxtb	r2, r3
 8000b0a:	4b49      	ldr	r3, [pc, #292]	; (8000c30 <SendUpData+0x1cc>)
 8000b0c:	73da      	strb	r2, [r3, #15]
	UpDataSend[16] = SendData.RotNum[0];
 8000b0e:	8b3b      	ldrh	r3, [r7, #24]
 8000b10:	b2da      	uxtb	r2, r3
 8000b12:	4b47      	ldr	r3, [pc, #284]	; (8000c30 <SendUpData+0x1cc>)
 8000b14:	741a      	strb	r2, [r3, #16]
	UpDataSend[17] = SendData.RotNum[0] >> 8;
 8000b16:	8b3b      	ldrh	r3, [r7, #24]
 8000b18:	0a1b      	lsrs	r3, r3, #8
 8000b1a:	b29b      	uxth	r3, r3
 8000b1c:	b2da      	uxtb	r2, r3
 8000b1e:	4b44      	ldr	r3, [pc, #272]	; (8000c30 <SendUpData+0x1cc>)
 8000b20:	745a      	strb	r2, [r3, #17]
	UpDataSend[18] = SendData.RotNum[1];
 8000b22:	8b7b      	ldrh	r3, [r7, #26]
 8000b24:	b2da      	uxtb	r2, r3
 8000b26:	4b42      	ldr	r3, [pc, #264]	; (8000c30 <SendUpData+0x1cc>)
 8000b28:	749a      	strb	r2, [r3, #18]
	UpDataSend[19] = SendData.RotNum[1] >> 8;
 8000b2a:	8b7b      	ldrh	r3, [r7, #26]
 8000b2c:	0a1b      	lsrs	r3, r3, #8
 8000b2e:	b29b      	uxth	r3, r3
 8000b30:	b2da      	uxtb	r2, r3
 8000b32:	4b3f      	ldr	r3, [pc, #252]	; (8000c30 <SendUpData+0x1cc>)
 8000b34:	74da      	strb	r2, [r3, #19]
	UpDataSend[20] = SendData.RotNum[2];
 8000b36:	8bbb      	ldrh	r3, [r7, #28]
 8000b38:	b2da      	uxtb	r2, r3
 8000b3a:	4b3d      	ldr	r3, [pc, #244]	; (8000c30 <SendUpData+0x1cc>)
 8000b3c:	751a      	strb	r2, [r3, #20]
	UpDataSend[21] = SendData.RotNum[2] >> 8;
 8000b3e:	8bbb      	ldrh	r3, [r7, #28]
 8000b40:	0a1b      	lsrs	r3, r3, #8
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	b2da      	uxtb	r2, r3
 8000b46:	4b3a      	ldr	r3, [pc, #232]	; (8000c30 <SendUpData+0x1cc>)
 8000b48:	755a      	strb	r2, [r3, #21]
	UpDataSend[22] = SendData.EulNum[0];
 8000b4a:	8bfb      	ldrh	r3, [r7, #30]
 8000b4c:	b2da      	uxtb	r2, r3
 8000b4e:	4b38      	ldr	r3, [pc, #224]	; (8000c30 <SendUpData+0x1cc>)
 8000b50:	759a      	strb	r2, [r3, #22]
	UpDataSend[23] = SendData.EulNum[0] >> 8;
 8000b52:	8bfb      	ldrh	r3, [r7, #30]
 8000b54:	0a1b      	lsrs	r3, r3, #8
 8000b56:	b29b      	uxth	r3, r3
 8000b58:	b2da      	uxtb	r2, r3
 8000b5a:	4b35      	ldr	r3, [pc, #212]	; (8000c30 <SendUpData+0x1cc>)
 8000b5c:	75da      	strb	r2, [r3, #23]
	UpDataSend[24] = SendData.EulNum[1];
 8000b5e:	8c3b      	ldrh	r3, [r7, #32]
 8000b60:	b2da      	uxtb	r2, r3
 8000b62:	4b33      	ldr	r3, [pc, #204]	; (8000c30 <SendUpData+0x1cc>)
 8000b64:	761a      	strb	r2, [r3, #24]
	UpDataSend[25] = SendData.EulNum[1] >> 8;
 8000b66:	8c3b      	ldrh	r3, [r7, #32]
 8000b68:	0a1b      	lsrs	r3, r3, #8
 8000b6a:	b29b      	uxth	r3, r3
 8000b6c:	b2da      	uxtb	r2, r3
 8000b6e:	4b30      	ldr	r3, [pc, #192]	; (8000c30 <SendUpData+0x1cc>)
 8000b70:	765a      	strb	r2, [r3, #25]
	UpDataSend[26] = SendData.EulNum[2];
 8000b72:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000b74:	b2da      	uxtb	r2, r3
 8000b76:	4b2e      	ldr	r3, [pc, #184]	; (8000c30 <SendUpData+0x1cc>)
 8000b78:	769a      	strb	r2, [r3, #26]
	UpDataSend[27] = SendData.EulNum[2] >> 8;
 8000b7a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000b7c:	0a1b      	lsrs	r3, r3, #8
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	b2da      	uxtb	r2, r3
 8000b82:	4b2b      	ldr	r3, [pc, #172]	; (8000c30 <SendUpData+0x1cc>)
 8000b84:	76da      	strb	r2, [r3, #27]
	UpDataSend[28] = SendData.MagNum[0];
 8000b86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000b88:	b2da      	uxtb	r2, r3
 8000b8a:	4b29      	ldr	r3, [pc, #164]	; (8000c30 <SendUpData+0x1cc>)
 8000b8c:	771a      	strb	r2, [r3, #28]
	UpDataSend[29] = SendData.MagNum[0] >> 8;
 8000b8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000b90:	0a1b      	lsrs	r3, r3, #8
 8000b92:	b29b      	uxth	r3, r3
 8000b94:	b2da      	uxtb	r2, r3
 8000b96:	4b26      	ldr	r3, [pc, #152]	; (8000c30 <SendUpData+0x1cc>)
 8000b98:	775a      	strb	r2, [r3, #29]
	UpDataSend[30] = SendData.MagNum[1];
 8000b9a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000b9c:	b2da      	uxtb	r2, r3
 8000b9e:	4b24      	ldr	r3, [pc, #144]	; (8000c30 <SendUpData+0x1cc>)
 8000ba0:	779a      	strb	r2, [r3, #30]
	UpDataSend[31] = SendData.MagNum[1] >> 8;
 8000ba2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000ba4:	0a1b      	lsrs	r3, r3, #8
 8000ba6:	b29b      	uxth	r3, r3
 8000ba8:	b2da      	uxtb	r2, r3
 8000baa:	4b21      	ldr	r3, [pc, #132]	; (8000c30 <SendUpData+0x1cc>)
 8000bac:	77da      	strb	r2, [r3, #31]
	UpDataSend[32] = SendData.MagNum[2];
 8000bae:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000bb0:	b2da      	uxtb	r2, r3
 8000bb2:	4b1f      	ldr	r3, [pc, #124]	; (8000c30 <SendUpData+0x1cc>)
 8000bb4:	f883 2020 	strb.w	r2, [r3, #32]
	UpDataSend[33] = SendData.MagNum[2] >> 8;
 8000bb8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000bba:	0a1b      	lsrs	r3, r3, #8
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	b2da      	uxtb	r2, r3
 8000bc0:	4b1b      	ldr	r3, [pc, #108]	; (8000c30 <SendUpData+0x1cc>)
 8000bc2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	UpDataSend[34] = SendData.WaterTemperature;
 8000bc6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000bc8:	b2da      	uxtb	r2, r3
 8000bca:	4b19      	ldr	r3, [pc, #100]	; (8000c30 <SendUpData+0x1cc>)
 8000bcc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	UpDataSend[35] = SendData.WaterTemperature >> 8;
 8000bd0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000bd2:	0a1b      	lsrs	r3, r3, #8
 8000bd4:	b29b      	uxth	r3, r3
 8000bd6:	b2da      	uxtb	r2, r3
 8000bd8:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <SendUpData+0x1cc>)
 8000bda:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	UpDataSend[36] = SendData.WaterDepth;
 8000bde:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000be0:	b2da      	uxtb	r2, r3
 8000be2:	4b13      	ldr	r3, [pc, #76]	; (8000c30 <SendUpData+0x1cc>)
 8000be4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	UpDataSend[37] = SendData.WaterDepth >> 8;
 8000be8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000bea:	0a1b      	lsrs	r3, r3, #8
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	b2da      	uxtb	r2, r3
 8000bf0:	4b0f      	ldr	r3, [pc, #60]	; (8000c30 <SendUpData+0x1cc>)
 8000bf2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	UpDataSend[38] = XorCaculate(UpDataSend, 38);
 8000bf6:	2126      	movs	r1, #38	; 0x26
 8000bf8:	480d      	ldr	r0, [pc, #52]	; (8000c30 <SendUpData+0x1cc>)
 8000bfa:	f000 f993 	bl	8000f24 <XorCaculate>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	461a      	mov	r2, r3
 8000c02:	4b0b      	ldr	r3, [pc, #44]	; (8000c30 <SendUpData+0x1cc>)
 8000c04:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	UpDataSend[39] = 0xff;
 8000c08:	4b09      	ldr	r3, [pc, #36]	; (8000c30 <SendUpData+0x1cc>)
 8000c0a:	22ff      	movs	r2, #255	; 0xff
 8000c0c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	UpDataSend[40] = 0xff;
 8000c10:	4b07      	ldr	r3, [pc, #28]	; (8000c30 <SendUpData+0x1cc>)
 8000c12:	22ff      	movs	r2, #255	; 0xff
 8000c14:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	HAL_UART_Transmit_DMA(&Up_UART, UpDataSend, Up_UART_TXLen);
 8000c18:	2229      	movs	r2, #41	; 0x29
 8000c1a:	4905      	ldr	r1, [pc, #20]	; (8000c30 <SendUpData+0x1cc>)
 8000c1c:	4805      	ldr	r0, [pc, #20]	; (8000c34 <SendUpData+0x1d0>)
 8000c1e:	f008 fb1d 	bl	800925c <HAL_UART_Transmit_DMA>
}
 8000c22:	bf00      	nop
 8000c24:	46bd      	mov	sp, r7
 8000c26:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000c2a:	b004      	add	sp, #16
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	2400006c 	.word	0x2400006c
 8000c34:	20004424 	.word	0x20004424

08000c38 <SpecialMovePID>:
	return ThrusterTemp;
}

//PID算法运行
u16 SpecialMovePID(u8 ModeType, u16 SetValue, u16 ActualValue)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	71fb      	strb	r3, [r7, #7]
 8000c42:	460b      	mov	r3, r1
 8000c44:	80bb      	strh	r3, [r7, #4]
 8000c46:	4613      	mov	r3, r2
 8000c48:	807b      	strh	r3, [r7, #2]
	//累计积分位置
	static float LocSum;
	//数据清空标志位
	static u8 PIDData = 0;

	if (ModeType == 4)
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	2b04      	cmp	r3, #4
 8000c4e:	f040 808e 	bne.w	8000d6e <SpecialMovePID+0x136>
	{
		PIDData = 0;
 8000c52:	4b98      	ldr	r3, [pc, #608]	; (8000eb4 <SpecialMovePID+0x27c>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	701a      	strb	r2, [r3, #0]
		u16 PIDLoc;
		Ek = (float) (SetValue - ActualValue);
 8000c58:	88ba      	ldrh	r2, [r7, #4]
 8000c5a:	887b      	ldrh	r3, [r7, #2]
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	ee07 3a90 	vmov	s15, r3
 8000c62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c66:	4b94      	ldr	r3, [pc, #592]	; (8000eb8 <SpecialMovePID+0x280>)
 8000c68:	edc3 7a00 	vstr	s15, [r3]
		LocSum += Ek;
 8000c6c:	4b93      	ldr	r3, [pc, #588]	; (8000ebc <SpecialMovePID+0x284>)
 8000c6e:	ed93 7a00 	vldr	s14, [r3]
 8000c72:	4b91      	ldr	r3, [pc, #580]	; (8000eb8 <SpecialMovePID+0x280>)
 8000c74:	edd3 7a00 	vldr	s15, [r3]
 8000c78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c7c:	4b8f      	ldr	r3, [pc, #572]	; (8000ebc <SpecialMovePID+0x284>)
 8000c7e:	edc3 7a00 	vstr	s15, [r3]
		PIDLoc =
				(u16) (1500
						+ range(
 8000c82:	4b8d      	ldr	r3, [pc, #564]	; (8000eb8 <SpecialMovePID+0x280>)
 8000c84:	edd3 7a00 	vldr	s15, [r3]
 8000c88:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8000ec0 <SpecialMovePID+0x288>
 8000c8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000c90:	4b8a      	ldr	r3, [pc, #552]	; (8000ebc <SpecialMovePID+0x284>)
 8000c92:	edd3 7a00 	vldr	s15, [r3]
 8000c96:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000c9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000c9e:	4b89      	ldr	r3, [pc, #548]	; (8000ec4 <SpecialMovePID+0x28c>)
 8000ca0:	edd3 6a00 	vldr	s13, [r3]
 8000ca4:	4b84      	ldr	r3, [pc, #528]	; (8000eb8 <SpecialMovePID+0x280>)
 8000ca6:	edd3 7a00 	vldr	s15, [r3]
 8000caa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000cae:	eddf 6a86 	vldr	s13, [pc, #536]	; 8000ec8 <SpecialMovePID+0x290>
 8000cb2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000cb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cbe:	ee17 3a90 	vmov	r3, s15
 8000cc2:	b21b      	sxth	r3, r3
				(u16) (1500
 8000cc4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000cc8:	da4c      	bge.n	8000d64 <SpecialMovePID+0x12c>
						+ range(
 8000cca:	4b7b      	ldr	r3, [pc, #492]	; (8000eb8 <SpecialMovePID+0x280>)
 8000ccc:	edd3 7a00 	vldr	s15, [r3]
 8000cd0:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 8000ec0 <SpecialMovePID+0x288>
 8000cd4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000cd8:	4b78      	ldr	r3, [pc, #480]	; (8000ebc <SpecialMovePID+0x284>)
 8000cda:	edd3 7a00 	vldr	s15, [r3]
 8000cde:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000ce2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ce6:	4b77      	ldr	r3, [pc, #476]	; (8000ec4 <SpecialMovePID+0x28c>)
 8000ce8:	edd3 6a00 	vldr	s13, [r3]
 8000cec:	4b72      	ldr	r3, [pc, #456]	; (8000eb8 <SpecialMovePID+0x280>)
 8000cee:	edd3 7a00 	vldr	s15, [r3]
 8000cf2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000cf6:	eddf 6a74 	vldr	s13, [pc, #464]	; 8000ec8 <SpecialMovePID+0x290>
 8000cfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000cfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d06:	ee17 3a90 	vmov	r3, s15
 8000d0a:	b21b      	sxth	r3, r3
 8000d0c:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8000d10:	dd25      	ble.n	8000d5e <SpecialMovePID+0x126>
 8000d12:	4b69      	ldr	r3, [pc, #420]	; (8000eb8 <SpecialMovePID+0x280>)
 8000d14:	edd3 7a00 	vldr	s15, [r3]
 8000d18:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8000ec0 <SpecialMovePID+0x288>
 8000d1c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d20:	4b66      	ldr	r3, [pc, #408]	; (8000ebc <SpecialMovePID+0x284>)
 8000d22:	edd3 7a00 	vldr	s15, [r3]
 8000d26:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000d2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d2e:	4b65      	ldr	r3, [pc, #404]	; (8000ec4 <SpecialMovePID+0x28c>)
 8000d30:	edd3 6a00 	vldr	s13, [r3]
 8000d34:	4b60      	ldr	r3, [pc, #384]	; (8000eb8 <SpecialMovePID+0x280>)
 8000d36:	edd3 7a00 	vldr	s15, [r3]
 8000d3a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d3e:	eddf 6a62 	vldr	s13, [pc, #392]	; 8000ec8 <SpecialMovePID+0x290>
 8000d42:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000d46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d4e:	ee17 3a90 	vmov	r3, s15
 8000d52:	b21b      	sxth	r3, r3
 8000d54:	b29b      	uxth	r3, r3
 8000d56:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	e004      	b.n	8000d68 <SpecialMovePID+0x130>
 8000d5e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d62:	e001      	b.n	8000d68 <SpecialMovePID+0x130>
				(u16) (1500
 8000d64:	f640 13c4 	movw	r3, #2500	; 0x9c4
		PIDLoc =
 8000d68:	81bb      	strh	r3, [r7, #12]
								(int16_t)(PID_D_Kp * Ek + (PID_D_Ki * LocSum) + PID_D_Kd * (Ek1 - Ek)),
								-1000, 1000));
		return PIDLoc;
 8000d6a:	89bb      	ldrh	r3, [r7, #12]
 8000d6c:	e09b      	b.n	8000ea6 <SpecialMovePID+0x26e>
	}
	else if (ModeType == 2)
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	f040 8088 	bne.w	8000e86 <SpecialMovePID+0x24e>
	{
		PIDData = 0;
 8000d76:	4b4f      	ldr	r3, [pc, #316]	; (8000eb4 <SpecialMovePID+0x27c>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	701a      	strb	r2, [r3, #0]
		u16 PIDLoc;
		Ek = (float) (SetValue - ActualValue);
 8000d7c:	88ba      	ldrh	r2, [r7, #4]
 8000d7e:	887b      	ldrh	r3, [r7, #2]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	ee07 3a90 	vmov	s15, r3
 8000d86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d8a:	4b4b      	ldr	r3, [pc, #300]	; (8000eb8 <SpecialMovePID+0x280>)
 8000d8c:	edc3 7a00 	vstr	s15, [r3]
		LocSum += Ek;
 8000d90:	4b4a      	ldr	r3, [pc, #296]	; (8000ebc <SpecialMovePID+0x284>)
 8000d92:	ed93 7a00 	vldr	s14, [r3]
 8000d96:	4b48      	ldr	r3, [pc, #288]	; (8000eb8 <SpecialMovePID+0x280>)
 8000d98:	edd3 7a00 	vldr	s15, [r3]
 8000d9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000da0:	4b46      	ldr	r3, [pc, #280]	; (8000ebc <SpecialMovePID+0x284>)
 8000da2:	edc3 7a00 	vstr	s15, [r3]
		PIDLoc =
				(u16) (1500
						+ range(
 8000da6:	4b44      	ldr	r3, [pc, #272]	; (8000eb8 <SpecialMovePID+0x280>)
 8000da8:	edd3 7a00 	vldr	s15, [r3]
 8000dac:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8000ecc <SpecialMovePID+0x294>
 8000db0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000db4:	4b41      	ldr	r3, [pc, #260]	; (8000ebc <SpecialMovePID+0x284>)
 8000db6:	edd3 7a00 	vldr	s15, [r3]
 8000dba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000dbe:	4b41      	ldr	r3, [pc, #260]	; (8000ec4 <SpecialMovePID+0x28c>)
 8000dc0:	edd3 6a00 	vldr	s13, [r3]
 8000dc4:	4b3c      	ldr	r3, [pc, #240]	; (8000eb8 <SpecialMovePID+0x280>)
 8000dc6:	edd3 7a00 	vldr	s15, [r3]
 8000dca:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000dce:	eddf 6a40 	vldr	s13, [pc, #256]	; 8000ed0 <SpecialMovePID+0x298>
 8000dd2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000dd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000dde:	ee17 3a90 	vmov	r3, s15
 8000de2:	b21b      	sxth	r3, r3
				(u16) (1500
 8000de4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000de8:	da48      	bge.n	8000e7c <SpecialMovePID+0x244>
						+ range(
 8000dea:	4b33      	ldr	r3, [pc, #204]	; (8000eb8 <SpecialMovePID+0x280>)
 8000dec:	edd3 7a00 	vldr	s15, [r3]
 8000df0:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8000ecc <SpecialMovePID+0x294>
 8000df4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000df8:	4b30      	ldr	r3, [pc, #192]	; (8000ebc <SpecialMovePID+0x284>)
 8000dfa:	edd3 7a00 	vldr	s15, [r3]
 8000dfe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e02:	4b30      	ldr	r3, [pc, #192]	; (8000ec4 <SpecialMovePID+0x28c>)
 8000e04:	edd3 6a00 	vldr	s13, [r3]
 8000e08:	4b2b      	ldr	r3, [pc, #172]	; (8000eb8 <SpecialMovePID+0x280>)
 8000e0a:	edd3 7a00 	vldr	s15, [r3]
 8000e0e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000e12:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8000ed0 <SpecialMovePID+0x298>
 8000e16:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000e1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e22:	ee17 3a90 	vmov	r3, s15
 8000e26:	b21b      	sxth	r3, r3
 8000e28:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8000e2c:	dd23      	ble.n	8000e76 <SpecialMovePID+0x23e>
 8000e2e:	4b22      	ldr	r3, [pc, #136]	; (8000eb8 <SpecialMovePID+0x280>)
 8000e30:	edd3 7a00 	vldr	s15, [r3]
 8000e34:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8000ecc <SpecialMovePID+0x294>
 8000e38:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e3c:	4b1f      	ldr	r3, [pc, #124]	; (8000ebc <SpecialMovePID+0x284>)
 8000e3e:	edd3 7a00 	vldr	s15, [r3]
 8000e42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e46:	4b1f      	ldr	r3, [pc, #124]	; (8000ec4 <SpecialMovePID+0x28c>)
 8000e48:	edd3 6a00 	vldr	s13, [r3]
 8000e4c:	4b1a      	ldr	r3, [pc, #104]	; (8000eb8 <SpecialMovePID+0x280>)
 8000e4e:	edd3 7a00 	vldr	s15, [r3]
 8000e52:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000e56:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8000ed0 <SpecialMovePID+0x298>
 8000e5a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000e5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e66:	ee17 3a90 	vmov	r3, s15
 8000e6a:	b21b      	sxth	r3, r3
 8000e6c:	b29b      	uxth	r3, r3
 8000e6e:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	e004      	b.n	8000e80 <SpecialMovePID+0x248>
 8000e76:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e7a:	e001      	b.n	8000e80 <SpecialMovePID+0x248>
				(u16) (1500
 8000e7c:	f640 13c4 	movw	r3, #2500	; 0x9c4
		PIDLoc =
 8000e80:	81fb      	strh	r3, [r7, #14]
								(int16_t)(PID_O_Kp * Ek + (PID_O_Ki * LocSum) + PID_O_Kd * (Ek1 - Ek)),
								-1000, 1000));
		return PIDLoc;
 8000e82:	89fb      	ldrh	r3, [r7, #14]
 8000e84:	e00f      	b.n	8000ea6 <SpecialMovePID+0x26e>
	}
	else
	{
		if (!PIDData)
 8000e86:	4b0b      	ldr	r3, [pc, #44]	; (8000eb4 <SpecialMovePID+0x27c>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d10a      	bne.n	8000ea4 <SpecialMovePID+0x26c>
		{
			PIDData = 1;
 8000e8e:	4b09      	ldr	r3, [pc, #36]	; (8000eb4 <SpecialMovePID+0x27c>)
 8000e90:	2201      	movs	r2, #1
 8000e92:	701a      	strb	r2, [r3, #0]
			Ek = 0;
 8000e94:	4b08      	ldr	r3, [pc, #32]	; (8000eb8 <SpecialMovePID+0x280>)
 8000e96:	f04f 0200 	mov.w	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
			LocSum = 0;
 8000e9c:	4b07      	ldr	r3, [pc, #28]	; (8000ebc <SpecialMovePID+0x284>)
 8000e9e:	f04f 0200 	mov.w	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
		}
		return 0;
 8000ea4:	2300      	movs	r3, #0
	}

}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3714      	adds	r7, #20
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	20000030 	.word	0x20000030
 8000eb8:	20000034 	.word	0x20000034
 8000ebc:	20000038 	.word	0x20000038
 8000ec0:	43480000 	.word	0x43480000
 8000ec4:	2000003c 	.word	0x2000003c
 8000ec8:	43960000 	.word	0x43960000
 8000ecc:	42c80000 	.word	0x42c80000
 8000ed0:	43160000 	.word	0x43160000

08000ed4 <IdTest>:

//异或运算位检查，其中Format上传格式为1下传格式为0，正确为1错误为0
static u8 IdTest(u8 *String, u8 Format)
{
 8000ed4:	b590      	push	{r4, r7, lr}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	460b      	mov	r3, r1
 8000ede:	70fb      	strb	r3, [r7, #3]
	if (Format) //上传数据格式
 8000ee0:	78fb      	ldrb	r3, [r7, #3]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d00d      	beq.n	8000f02 <IdTest+0x2e>
	{
		if (*(String + 38) == XorCaculate(String, 38))
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	3326      	adds	r3, #38	; 0x26
 8000eea:	781c      	ldrb	r4, [r3, #0]
 8000eec:	2126      	movs	r1, #38	; 0x26
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f000 f818 	bl	8000f24 <XorCaculate>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	429c      	cmp	r4, r3
 8000ef8:	d101      	bne.n	8000efe <IdTest+0x2a>
		{
			return 1;
 8000efa:	2301      	movs	r3, #1
 8000efc:	e00e      	b.n	8000f1c <IdTest+0x48>
		}
		else
		{
			return 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	e00c      	b.n	8000f1c <IdTest+0x48>
		}
	}
	else //下传指令格式
	{
		if (*(String + 28) == XorCaculate(String, 28))
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	331c      	adds	r3, #28
 8000f06:	781c      	ldrb	r4, [r3, #0]
 8000f08:	211c      	movs	r1, #28
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f000 f80a 	bl	8000f24 <XorCaculate>
 8000f10:	4603      	mov	r3, r0
 8000f12:	429c      	cmp	r4, r3
 8000f14:	d101      	bne.n	8000f1a <IdTest+0x46>
		{
			return 1;
 8000f16:	2301      	movs	r3, #1
 8000f18:	e000      	b.n	8000f1c <IdTest+0x48>
		}
		else
		{
			return 0;
 8000f1a:	2300      	movs	r3, #0
		}
	}
	return 1;
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd90      	pop	{r4, r7, pc}

08000f24 <XorCaculate>:

//异或运算位计算
static u8 XorCaculate(u8 *CacString, u8 CacStringSize)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	70fb      	strb	r3, [r7, #3]
	u8 CacResult = CacString[0];
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	73fb      	strb	r3, [r7, #15]
	for (u8 i = 0; i < CacStringSize; ++i)
 8000f36:	2300      	movs	r3, #0
 8000f38:	73bb      	strb	r3, [r7, #14]
 8000f3a:	e009      	b.n	8000f50 <XorCaculate+0x2c>
	{
		CacResult ^= CacString[i];
 8000f3c:	7bbb      	ldrb	r3, [r7, #14]
 8000f3e:	687a      	ldr	r2, [r7, #4]
 8000f40:	4413      	add	r3, r2
 8000f42:	781a      	ldrb	r2, [r3, #0]
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
 8000f46:	4053      	eors	r3, r2
 8000f48:	73fb      	strb	r3, [r7, #15]
	for (u8 i = 0; i < CacStringSize; ++i)
 8000f4a:	7bbb      	ldrb	r3, [r7, #14]
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	73bb      	strb	r3, [r7, #14]
 8000f50:	7bba      	ldrb	r2, [r7, #14]
 8000f52:	78fb      	ldrb	r3, [r7, #3]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d3f1      	bcc.n	8000f3c <XorCaculate+0x18>
	}
	return CacResult;
 8000f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3714      	adds	r7, #20
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
	...

08000f68 <InitGY39>:
{ 0 };
__attribute__((section(".RAM_D1")))   u8 DeepReceive[Deep_UART_RXLen] =
{ 0 };

void InitGY39(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
	GY39Send[0] = 0xa5;
 8000f6c:	4b07      	ldr	r3, [pc, #28]	; (8000f8c <InitGY39+0x24>)
 8000f6e:	22a5      	movs	r2, #165	; 0xa5
 8000f70:	701a      	strb	r2, [r3, #0]
	GY39Send[1] = 0x82;
 8000f72:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <InitGY39+0x24>)
 8000f74:	2282      	movs	r2, #130	; 0x82
 8000f76:	705a      	strb	r2, [r3, #1]
	GY39Send[2] = 0x27;
 8000f78:	4b04      	ldr	r3, [pc, #16]	; (8000f8c <InitGY39+0x24>)
 8000f7a:	2227      	movs	r2, #39	; 0x27
 8000f7c:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit_DMA(&GY39_UART, GY39Send, GY39_UART_TXLen);
 8000f7e:	2203      	movs	r2, #3
 8000f80:	4902      	ldr	r1, [pc, #8]	; (8000f8c <InitGY39+0x24>)
 8000f82:	4803      	ldr	r0, [pc, #12]	; (8000f90 <InitGY39+0x28>)
 8000f84:	f008 f96a 	bl	800925c <HAL_UART_Transmit_DMA>
}
 8000f88:	bf00      	nop
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	240000d4 	.word	0x240000d4
 8000f90:	20004678 	.word	0x20004678

08000f94 <ReceiveGY39>:

GY39Data ReceiveGY39(void)
{
 8000f94:	b590      	push	{r4, r7, lr}
 8000f96:	b087      	sub	sp, #28
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	GY39Data RevGY39;
	RevGY39.Temperature = ((GY39Receive[3] << 8) | GY39Receive[2]);
 8000f9c:	4b1e      	ldr	r3, [pc, #120]	; (8001018 <ReceiveGY39+0x84>)
 8000f9e:	78db      	ldrb	r3, [r3, #3]
 8000fa0:	021b      	lsls	r3, r3, #8
 8000fa2:	b21a      	sxth	r2, r3
 8000fa4:	4b1c      	ldr	r3, [pc, #112]	; (8001018 <ReceiveGY39+0x84>)
 8000fa6:	789b      	ldrb	r3, [r3, #2]
 8000fa8:	b21b      	sxth	r3, r3
 8000faa:	4313      	orrs	r3, r2
 8000fac:	b21b      	sxth	r3, r3
 8000fae:	b29b      	uxth	r3, r3
 8000fb0:	81bb      	strh	r3, [r7, #12]
	RevGY39.Baro = ((GY39Receive[7] << 24) | (GY39Receive[6] << 16)
 8000fb2:	4b19      	ldr	r3, [pc, #100]	; (8001018 <ReceiveGY39+0x84>)
 8000fb4:	79db      	ldrb	r3, [r3, #7]
 8000fb6:	061a      	lsls	r2, r3, #24
 8000fb8:	4b17      	ldr	r3, [pc, #92]	; (8001018 <ReceiveGY39+0x84>)
 8000fba:	799b      	ldrb	r3, [r3, #6]
 8000fbc:	041b      	lsls	r3, r3, #16
 8000fbe:	431a      	orrs	r2, r3
			| (GY39Receive[5] << 8) | GY39Receive[4]);
 8000fc0:	4b15      	ldr	r3, [pc, #84]	; (8001018 <ReceiveGY39+0x84>)
 8000fc2:	795b      	ldrb	r3, [r3, #5]
 8000fc4:	021b      	lsls	r3, r3, #8
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	4a13      	ldr	r2, [pc, #76]	; (8001018 <ReceiveGY39+0x84>)
 8000fca:	7912      	ldrb	r2, [r2, #4]
 8000fcc:	4313      	orrs	r3, r2
	RevGY39.Baro = ((GY39Receive[7] << 24) | (GY39Receive[6] << 16)
 8000fce:	613b      	str	r3, [r7, #16]
	RevGY39.Hum = ((GY39Receive[9] << 8) | GY39Receive[8]);
 8000fd0:	4b11      	ldr	r3, [pc, #68]	; (8001018 <ReceiveGY39+0x84>)
 8000fd2:	7a5b      	ldrb	r3, [r3, #9]
 8000fd4:	021b      	lsls	r3, r3, #8
 8000fd6:	b21a      	sxth	r2, r3
 8000fd8:	4b0f      	ldr	r3, [pc, #60]	; (8001018 <ReceiveGY39+0x84>)
 8000fda:	7a1b      	ldrb	r3, [r3, #8]
 8000fdc:	b21b      	sxth	r3, r3
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	82bb      	strh	r3, [r7, #20]
	__HAL_UART_ENABLE_IT(&GY39_UART, UART_IT_IDLE);
 8000fe6:	4b0d      	ldr	r3, [pc, #52]	; (800101c <ReceiveGY39+0x88>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	4b0b      	ldr	r3, [pc, #44]	; (800101c <ReceiveGY39+0x88>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f042 0210 	orr.w	r2, r2, #16
 8000ff4:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&GY39_UART, GY39Receive, GY39_UART_RXLen);
 8000ff6:	2212      	movs	r2, #18
 8000ff8:	4907      	ldr	r1, [pc, #28]	; (8001018 <ReceiveGY39+0x84>)
 8000ffa:	4808      	ldr	r0, [pc, #32]	; (800101c <ReceiveGY39+0x88>)
 8000ffc:	f008 f9ae 	bl	800935c <HAL_UART_Receive_DMA>
	return RevGY39;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	461c      	mov	r4, r3
 8001004:	f107 030c 	add.w	r3, r7, #12
 8001008:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800100c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	371c      	adds	r7, #28
 8001014:	46bd      	mov	sp, r7
 8001016:	bd90      	pop	{r4, r7, pc}
 8001018:	240000d8 	.word	0x240000d8
 800101c:	20004678 	.word	0x20004678

08001020 <ReceiveWT931>:

WT931Data ReceiveWT931(void)
{
 8001020:	b5b0      	push	{r4, r5, r7, lr}
 8001022:	b088      	sub	sp, #32
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	WT931Data RevWT931;
	RevWT931.AccNum[0] = ((WT931Receive[3] << 8) | WT931Receive[2]);
 8001028:	4b53      	ldr	r3, [pc, #332]	; (8001178 <ReceiveWT931+0x158>)
 800102a:	78db      	ldrb	r3, [r3, #3]
 800102c:	021b      	lsls	r3, r3, #8
 800102e:	b21a      	sxth	r2, r3
 8001030:	4b51      	ldr	r3, [pc, #324]	; (8001178 <ReceiveWT931+0x158>)
 8001032:	789b      	ldrb	r3, [r3, #2]
 8001034:	b21b      	sxth	r3, r3
 8001036:	4313      	orrs	r3, r2
 8001038:	b21b      	sxth	r3, r3
 800103a:	b29b      	uxth	r3, r3
 800103c:	813b      	strh	r3, [r7, #8]
	RevWT931.AccNum[1] = ((WT931Receive[5] << 8) | WT931Receive[4]);
 800103e:	4b4e      	ldr	r3, [pc, #312]	; (8001178 <ReceiveWT931+0x158>)
 8001040:	795b      	ldrb	r3, [r3, #5]
 8001042:	021b      	lsls	r3, r3, #8
 8001044:	b21a      	sxth	r2, r3
 8001046:	4b4c      	ldr	r3, [pc, #304]	; (8001178 <ReceiveWT931+0x158>)
 8001048:	791b      	ldrb	r3, [r3, #4]
 800104a:	b21b      	sxth	r3, r3
 800104c:	4313      	orrs	r3, r2
 800104e:	b21b      	sxth	r3, r3
 8001050:	b29b      	uxth	r3, r3
 8001052:	817b      	strh	r3, [r7, #10]
	RevWT931.AccNum[2] = ((WT931Receive[7] << 8) | WT931Receive[6]);
 8001054:	4b48      	ldr	r3, [pc, #288]	; (8001178 <ReceiveWT931+0x158>)
 8001056:	79db      	ldrb	r3, [r3, #7]
 8001058:	021b      	lsls	r3, r3, #8
 800105a:	b21a      	sxth	r2, r3
 800105c:	4b46      	ldr	r3, [pc, #280]	; (8001178 <ReceiveWT931+0x158>)
 800105e:	799b      	ldrb	r3, [r3, #6]
 8001060:	b21b      	sxth	r3, r3
 8001062:	4313      	orrs	r3, r2
 8001064:	b21b      	sxth	r3, r3
 8001066:	b29b      	uxth	r3, r3
 8001068:	81bb      	strh	r3, [r7, #12]
	RevWT931.RotNum[0] = ((WT931Receive[14] << 8) | WT931Receive[13]);
 800106a:	4b43      	ldr	r3, [pc, #268]	; (8001178 <ReceiveWT931+0x158>)
 800106c:	7b9b      	ldrb	r3, [r3, #14]
 800106e:	021b      	lsls	r3, r3, #8
 8001070:	b21a      	sxth	r2, r3
 8001072:	4b41      	ldr	r3, [pc, #260]	; (8001178 <ReceiveWT931+0x158>)
 8001074:	7b5b      	ldrb	r3, [r3, #13]
 8001076:	b21b      	sxth	r3, r3
 8001078:	4313      	orrs	r3, r2
 800107a:	b21b      	sxth	r3, r3
 800107c:	b29b      	uxth	r3, r3
 800107e:	81fb      	strh	r3, [r7, #14]
	RevWT931.RotNum[1] = ((WT931Receive[16] << 8) | WT931Receive[15]);
 8001080:	4b3d      	ldr	r3, [pc, #244]	; (8001178 <ReceiveWT931+0x158>)
 8001082:	7c1b      	ldrb	r3, [r3, #16]
 8001084:	021b      	lsls	r3, r3, #8
 8001086:	b21a      	sxth	r2, r3
 8001088:	4b3b      	ldr	r3, [pc, #236]	; (8001178 <ReceiveWT931+0x158>)
 800108a:	7bdb      	ldrb	r3, [r3, #15]
 800108c:	b21b      	sxth	r3, r3
 800108e:	4313      	orrs	r3, r2
 8001090:	b21b      	sxth	r3, r3
 8001092:	b29b      	uxth	r3, r3
 8001094:	823b      	strh	r3, [r7, #16]
	RevWT931.RotNum[2] = ((WT931Receive[18] << 8) | WT931Receive[17]);
 8001096:	4b38      	ldr	r3, [pc, #224]	; (8001178 <ReceiveWT931+0x158>)
 8001098:	7c9b      	ldrb	r3, [r3, #18]
 800109a:	021b      	lsls	r3, r3, #8
 800109c:	b21a      	sxth	r2, r3
 800109e:	4b36      	ldr	r3, [pc, #216]	; (8001178 <ReceiveWT931+0x158>)
 80010a0:	7c5b      	ldrb	r3, [r3, #17]
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	4313      	orrs	r3, r2
 80010a6:	b21b      	sxth	r3, r3
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	827b      	strh	r3, [r7, #18]
	RevWT931.EulNum[0] = ((WT931Receive[25] << 8) | WT931Receive[24]);
 80010ac:	4b32      	ldr	r3, [pc, #200]	; (8001178 <ReceiveWT931+0x158>)
 80010ae:	7e5b      	ldrb	r3, [r3, #25]
 80010b0:	021b      	lsls	r3, r3, #8
 80010b2:	b21a      	sxth	r2, r3
 80010b4:	4b30      	ldr	r3, [pc, #192]	; (8001178 <ReceiveWT931+0x158>)
 80010b6:	7e1b      	ldrb	r3, [r3, #24]
 80010b8:	b21b      	sxth	r3, r3
 80010ba:	4313      	orrs	r3, r2
 80010bc:	b21b      	sxth	r3, r3
 80010be:	b29b      	uxth	r3, r3
 80010c0:	82bb      	strh	r3, [r7, #20]
	RevWT931.EulNum[1] = ((WT931Receive[27] << 8) | WT931Receive[26]);
 80010c2:	4b2d      	ldr	r3, [pc, #180]	; (8001178 <ReceiveWT931+0x158>)
 80010c4:	7edb      	ldrb	r3, [r3, #27]
 80010c6:	021b      	lsls	r3, r3, #8
 80010c8:	b21a      	sxth	r2, r3
 80010ca:	4b2b      	ldr	r3, [pc, #172]	; (8001178 <ReceiveWT931+0x158>)
 80010cc:	7e9b      	ldrb	r3, [r3, #26]
 80010ce:	b21b      	sxth	r3, r3
 80010d0:	4313      	orrs	r3, r2
 80010d2:	b21b      	sxth	r3, r3
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	82fb      	strh	r3, [r7, #22]
	RevWT931.EulNum[2] = ((WT931Receive[29] << 8) | WT931Receive[28]);
 80010d8:	4b27      	ldr	r3, [pc, #156]	; (8001178 <ReceiveWT931+0x158>)
 80010da:	7f5b      	ldrb	r3, [r3, #29]
 80010dc:	021b      	lsls	r3, r3, #8
 80010de:	b21a      	sxth	r2, r3
 80010e0:	4b25      	ldr	r3, [pc, #148]	; (8001178 <ReceiveWT931+0x158>)
 80010e2:	7f1b      	ldrb	r3, [r3, #28]
 80010e4:	b21b      	sxth	r3, r3
 80010e6:	4313      	orrs	r3, r2
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	b29b      	uxth	r3, r3
 80010ec:	833b      	strh	r3, [r7, #24]
	RevWT931.MagNum[0] = ((WT931Receive[36] << 8) | WT931Receive[35]);
 80010ee:	4b22      	ldr	r3, [pc, #136]	; (8001178 <ReceiveWT931+0x158>)
 80010f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80010f4:	021b      	lsls	r3, r3, #8
 80010f6:	b21a      	sxth	r2, r3
 80010f8:	4b1f      	ldr	r3, [pc, #124]	; (8001178 <ReceiveWT931+0x158>)
 80010fa:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80010fe:	b21b      	sxth	r3, r3
 8001100:	4313      	orrs	r3, r2
 8001102:	b21b      	sxth	r3, r3
 8001104:	b29b      	uxth	r3, r3
 8001106:	837b      	strh	r3, [r7, #26]
	RevWT931.MagNum[1] = ((WT931Receive[38] << 8) | WT931Receive[37]);
 8001108:	4b1b      	ldr	r3, [pc, #108]	; (8001178 <ReceiveWT931+0x158>)
 800110a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800110e:	021b      	lsls	r3, r3, #8
 8001110:	b21a      	sxth	r2, r3
 8001112:	4b19      	ldr	r3, [pc, #100]	; (8001178 <ReceiveWT931+0x158>)
 8001114:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001118:	b21b      	sxth	r3, r3
 800111a:	4313      	orrs	r3, r2
 800111c:	b21b      	sxth	r3, r3
 800111e:	b29b      	uxth	r3, r3
 8001120:	83bb      	strh	r3, [r7, #28]
	RevWT931.MagNum[2] = ((WT931Receive[40] << 8) | WT931Receive[39]);
 8001122:	4b15      	ldr	r3, [pc, #84]	; (8001178 <ReceiveWT931+0x158>)
 8001124:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001128:	021b      	lsls	r3, r3, #8
 800112a:	b21a      	sxth	r2, r3
 800112c:	4b12      	ldr	r3, [pc, #72]	; (8001178 <ReceiveWT931+0x158>)
 800112e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001132:	b21b      	sxth	r3, r3
 8001134:	4313      	orrs	r3, r2
 8001136:	b21b      	sxth	r3, r3
 8001138:	b29b      	uxth	r3, r3
 800113a:	83fb      	strh	r3, [r7, #30]
	__HAL_UART_ENABLE_IT(&WT931_UART, UART_IT_IDLE);
 800113c:	4b0f      	ldr	r3, [pc, #60]	; (800117c <ReceiveWT931+0x15c>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	4b0e      	ldr	r3, [pc, #56]	; (800117c <ReceiveWT931+0x15c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f042 0210 	orr.w	r2, r2, #16
 800114a:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&WT931_UART, WT931Receive, WT931_UART_RXLen);
 800114c:	223c      	movs	r2, #60	; 0x3c
 800114e:	490a      	ldr	r1, [pc, #40]	; (8001178 <ReceiveWT931+0x158>)
 8001150:	480a      	ldr	r0, [pc, #40]	; (800117c <ReceiveWT931+0x15c>)
 8001152:	f008 f903 	bl	800935c <HAL_UART_Receive_DMA>
	return RevWT931;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	461d      	mov	r5, r3
 800115a:	f107 0408 	add.w	r4, r7, #8
 800115e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001160:	6028      	str	r0, [r5, #0]
 8001162:	6069      	str	r1, [r5, #4]
 8001164:	60aa      	str	r2, [r5, #8]
 8001166:	60eb      	str	r3, [r5, #12]
 8001168:	cc03      	ldmia	r4!, {r0, r1}
 800116a:	6128      	str	r0, [r5, #16]
 800116c:	6169      	str	r1, [r5, #20]
}
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	3720      	adds	r7, #32
 8001172:	46bd      	mov	sp, r7
 8001174:	bdb0      	pop	{r4, r5, r7, pc}
 8001176:	bf00      	nop
 8001178:	24000098 	.word	0x24000098
 800117c:	20004164 	.word	0x20004164

08001180 <ReceiveDeep>:

DeepData ReceiveDeep(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
	DeepData RevDeep;
	RevDeep.WaterDepth = ((DeepReceive[1] << 8) | DeepReceive[0]);
 8001186:	4b18      	ldr	r3, [pc, #96]	; (80011e8 <ReceiveDeep+0x68>)
 8001188:	785b      	ldrb	r3, [r3, #1]
 800118a:	021b      	lsls	r3, r3, #8
 800118c:	b21a      	sxth	r2, r3
 800118e:	4b16      	ldr	r3, [pc, #88]	; (80011e8 <ReceiveDeep+0x68>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	b21b      	sxth	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	b21b      	sxth	r3, r3
 8001198:	b29b      	uxth	r3, r3
 800119a:	807b      	strh	r3, [r7, #2]
	RevDeep.WaterTemperature = ((DeepReceive[3] << 8) | DeepReceive[2]);
 800119c:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <ReceiveDeep+0x68>)
 800119e:	78db      	ldrb	r3, [r3, #3]
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	b21a      	sxth	r2, r3
 80011a4:	4b10      	ldr	r3, [pc, #64]	; (80011e8 <ReceiveDeep+0x68>)
 80011a6:	789b      	ldrb	r3, [r3, #2]
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	803b      	strh	r3, [r7, #0]
	__HAL_UART_ENABLE_IT(&Deep_UART, UART_IT_IDLE);
 80011b2:	4b0e      	ldr	r3, [pc, #56]	; (80011ec <ReceiveDeep+0x6c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b0c      	ldr	r3, [pc, #48]	; (80011ec <ReceiveDeep+0x6c>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f042 0210 	orr.w	r2, r2, #16
 80011c0:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&Deep_UART, DeepReceive, Deep_UART_RXLen);
 80011c2:	2204      	movs	r2, #4
 80011c4:	4908      	ldr	r1, [pc, #32]	; (80011e8 <ReceiveDeep+0x68>)
 80011c6:	4809      	ldr	r0, [pc, #36]	; (80011ec <ReceiveDeep+0x6c>)
 80011c8:	f008 f8c8 	bl	800935c <HAL_UART_Receive_DMA>
	return RevDeep;
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	2300      	movs	r3, #0
 80011d2:	88ba      	ldrh	r2, [r7, #4]
 80011d4:	f362 030f 	bfi	r3, r2, #0, #16
 80011d8:	88fa      	ldrh	r2, [r7, #6]
 80011da:	f362 431f 	bfi	r3, r2, #16, #16
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	240000ec 	.word	0x240000ec
 80011ec:	200045d8 	.word	0x200045d8

080011f0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80011f0:	b480      	push	{r7}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	4a07      	ldr	r2, [pc, #28]	; (800121c <vApplicationGetIdleTaskMemory+0x2c>)
 8001200:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	4a06      	ldr	r2, [pc, #24]	; (8001220 <vApplicationGetIdleTaskMemory+0x30>)
 8001206:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2280      	movs	r2, #128	; 0x80
 800120c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800120e:	bf00      	nop
 8001210:	3714      	adds	r7, #20
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	20000040 	.word	0x20000040
 8001220:	20000094 	.word	0x20000094

08001224 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001224:	b5b0      	push	{r4, r5, r7, lr}
 8001226:	b0b2      	sub	sp, #200	; 0xc8
 8001228:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800122a:	4b95      	ldr	r3, [pc, #596]	; (8001480 <main+0x25c>)
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001232:	2b00      	cmp	r3, #0
 8001234:	d11b      	bne.n	800126e <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001236:	f3bf 8f4f 	dsb	sy
}
 800123a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800123c:	f3bf 8f6f 	isb	sy
}
 8001240:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001242:	4b8f      	ldr	r3, [pc, #572]	; (8001480 <main+0x25c>)
 8001244:	2200      	movs	r2, #0
 8001246:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800124a:	f3bf 8f4f 	dsb	sy
}
 800124e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001250:	f3bf 8f6f 	isb	sy
}
 8001254:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001256:	4b8a      	ldr	r3, [pc, #552]	; (8001480 <main+0x25c>)
 8001258:	695b      	ldr	r3, [r3, #20]
 800125a:	4a89      	ldr	r2, [pc, #548]	; (8001480 <main+0x25c>)
 800125c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001260:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001262:	f3bf 8f4f 	dsb	sy
}
 8001266:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001268:	f3bf 8f6f 	isb	sy
}
 800126c:	e000      	b.n	8001270 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800126e:	bf00      	nop
  SCB_EnableICache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001270:	f001 ff8a 	bl	8003188 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001274:	f000 f92e 	bl	80014d4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001278:	f000 f9b2 	bl	80015e0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800127c:	f000 fbe6 	bl	8001a4c <MX_GPIO_Init>
  MX_DMA_Init();
 8001280:	f000 fb74 	bl	800196c <MX_DMA_Init>
  MX_IWDG1_Init();
 8001284:	f000 f9d8 	bl	8001638 <MX_IWDG1_Init>
  MX_UART4_Init();
 8001288:	f000 f9f4 	bl	8001674 <MX_UART4_Init>
  MX_UART8_Init();
 800128c:	f000 fa3e 	bl	800170c <MX_UART8_Init>
  MX_USART1_UART_Init();
 8001290:	f000 fa88 	bl	80017a4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001294:	f000 fad2 	bl	800183c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001298:	f000 fb1c 	bl	80018d4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	//初始化下位机
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 800129c:	2200      	movs	r2, #0
 800129e:	2110      	movs	r1, #16
 80012a0:	4878      	ldr	r0, [pc, #480]	; (8001484 <main+0x260>)
 80012a2:	f005 f8c7 	bl	8006434 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
 80012a6:	2201      	movs	r2, #1
 80012a8:	2110      	movs	r1, #16
 80012aa:	4876      	ldr	r0, [pc, #472]	; (8001484 <main+0x260>)
 80012ac:	f005 f8c2 	bl	8006434 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of DeepIO */
  osMutexDef(DeepIO);
 80012b0:	2300      	movs	r3, #0
 80012b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80012b6:	2300      	movs	r3, #0
 80012b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  DeepIOHandle = osMutexCreate(osMutex(DeepIO));
 80012bc:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80012c0:	4618      	mov	r0, r3
 80012c2:	f009 fe32 	bl	800af2a <osMutexCreate>
 80012c6:	4603      	mov	r3, r0
 80012c8:	4a6f      	ldr	r2, [pc, #444]	; (8001488 <main+0x264>)
 80012ca:	6013      	str	r3, [r2, #0]

  /* definition and creation of GY39IO */
  osMutexDef(GY39IO);
 80012cc:	2300      	movs	r3, #0
 80012ce:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80012d2:	2300      	movs	r3, #0
 80012d4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  GY39IOHandle = osMutexCreate(osMutex(GY39IO));
 80012d8:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80012dc:	4618      	mov	r0, r3
 80012de:	f009 fe24 	bl	800af2a <osMutexCreate>
 80012e2:	4603      	mov	r3, r0
 80012e4:	4a69      	ldr	r2, [pc, #420]	; (800148c <main+0x268>)
 80012e6:	6013      	str	r3, [r2, #0]

  /* definition and creation of WT931IO */
  osMutexDef(WT931IO);
 80012e8:	2300      	movs	r3, #0
 80012ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80012ee:	2300      	movs	r3, #0
 80012f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  WT931IOHandle = osMutexCreate(osMutex(WT931IO));
 80012f4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80012f8:	4618      	mov	r0, r3
 80012fa:	f009 fe16 	bl	800af2a <osMutexCreate>
 80012fe:	4603      	mov	r3, r0
 8001300:	4a63      	ldr	r2, [pc, #396]	; (8001490 <main+0x26c>)
 8001302:	6013      	str	r3, [r2, #0]

  /* definition and creation of UpIO */
  osMutexDef(UpIO);
 8001304:	2300      	movs	r3, #0
 8001306:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800130a:	2300      	movs	r3, #0
 800130c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  UpIOHandle = osMutexCreate(osMutex(UpIO));
 8001310:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001314:	4618      	mov	r0, r3
 8001316:	f009 fe08 	bl	800af2a <osMutexCreate>
 800131a:	4603      	mov	r3, r0
 800131c:	4a5d      	ldr	r2, [pc, #372]	; (8001494 <main+0x270>)
 800131e:	6013      	str	r3, [r2, #0]

  /* definition and creation of DownIO */
  osMutexDef(DownIO);
 8001320:	2300      	movs	r3, #0
 8001322:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001326:	2300      	movs	r3, #0
 8001328:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  DownIOHandle = osMutexCreate(osMutex(DownIO));
 800132c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001330:	4618      	mov	r0, r3
 8001332:	f009 fdfa 	bl	800af2a <osMutexCreate>
 8001336:	4603      	mov	r3, r0
 8001338:	4a57      	ldr	r2, [pc, #348]	; (8001498 <main+0x274>)
 800133a:	6013      	str	r3, [r2, #0]

  /* definition and creation of DownEn */
  osMutexDef(DownEn);
 800133c:	2300      	movs	r3, #0
 800133e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001342:	2300      	movs	r3, #0
 8001344:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  DownEnHandle = osMutexCreate(osMutex(DownEn));
 8001348:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800134c:	4618      	mov	r0, r3
 800134e:	f009 fdec 	bl	800af2a <osMutexCreate>
 8001352:	4603      	mov	r3, r0
 8001354:	4a51      	ldr	r2, [pc, #324]	; (800149c <main+0x278>)
 8001356:	6013      	str	r3, [r2, #0]
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of UpSideFinish */
  osSemaphoreDef(UpSideFinish);
 8001358:	2300      	movs	r3, #0
 800135a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800135e:	2300      	movs	r3, #0
 8001360:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  UpSideFinishHandle = osSemaphoreCreate(osSemaphore(UpSideFinish), 1);
 8001364:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001368:	2101      	movs	r1, #1
 800136a:	4618      	mov	r0, r3
 800136c:	f009 fdf5 	bl	800af5a <osSemaphoreCreate>
 8001370:	4603      	mov	r3, r0
 8001372:	4a4b      	ldr	r2, [pc, #300]	; (80014a0 <main+0x27c>)
 8001374:	6013      	str	r3, [r2, #0]

  /* definition and creation of DownSideFinish */
  osSemaphoreDef(DownSideFinish);
 8001376:	2300      	movs	r3, #0
 8001378:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800137c:	2300      	movs	r3, #0
 800137e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  DownSideFinishHandle = osSemaphoreCreate(osSemaphore(DownSideFinish), 1);
 8001382:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001386:	2101      	movs	r1, #1
 8001388:	4618      	mov	r0, r3
 800138a:	f009 fde6 	bl	800af5a <osSemaphoreCreate>
 800138e:	4603      	mov	r3, r0
 8001390:	4a44      	ldr	r2, [pc, #272]	; (80014a4 <main+0x280>)
 8001392:	6013      	str	r3, [r2, #0]

  /* definition and creation of DeepFinish */
  osSemaphoreDef(DeepFinish);
 8001394:	2300      	movs	r3, #0
 8001396:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800139a:	2300      	movs	r3, #0
 800139c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  DeepFinishHandle = osSemaphoreCreate(osSemaphore(DeepFinish), 1);
 80013a0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80013a4:	2101      	movs	r1, #1
 80013a6:	4618      	mov	r0, r3
 80013a8:	f009 fdd7 	bl	800af5a <osSemaphoreCreate>
 80013ac:	4603      	mov	r3, r0
 80013ae:	4a3e      	ldr	r2, [pc, #248]	; (80014a8 <main+0x284>)
 80013b0:	6013      	str	r3, [r2, #0]

  /* definition and creation of GY39Finish */
  osSemaphoreDef(GY39Finish);
 80013b2:	2300      	movs	r3, #0
 80013b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80013b6:	2300      	movs	r3, #0
 80013b8:	67fb      	str	r3, [r7, #124]	; 0x7c
  GY39FinishHandle = osSemaphoreCreate(osSemaphore(GY39Finish), 1);
 80013ba:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80013be:	2101      	movs	r1, #1
 80013c0:	4618      	mov	r0, r3
 80013c2:	f009 fdca 	bl	800af5a <osSemaphoreCreate>
 80013c6:	4603      	mov	r3, r0
 80013c8:	4a38      	ldr	r2, [pc, #224]	; (80014ac <main+0x288>)
 80013ca:	6013      	str	r3, [r2, #0]

  /* definition and creation of WT931Finish */
  osSemaphoreDef(WT931Finish);
 80013cc:	2300      	movs	r3, #0
 80013ce:	673b      	str	r3, [r7, #112]	; 0x70
 80013d0:	2300      	movs	r3, #0
 80013d2:	677b      	str	r3, [r7, #116]	; 0x74
  WT931FinishHandle = osSemaphoreCreate(osSemaphore(WT931Finish), 1);
 80013d4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80013d8:	2101      	movs	r1, #1
 80013da:	4618      	mov	r0, r3
 80013dc:	f009 fdbd 	bl	800af5a <osSemaphoreCreate>
 80013e0:	4603      	mov	r3, r0
 80013e2:	4a33      	ldr	r2, [pc, #204]	; (80014b0 <main+0x28c>)
 80013e4:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of EmptyTask */
  osThreadDef(EmptyTask, EmptyTaskFunction, osPriorityIdle, 0, 128);
 80013e6:	4b33      	ldr	r3, [pc, #204]	; (80014b4 <main+0x290>)
 80013e8:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80013ec:	461d      	mov	r5, r3
 80013ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  EmptyTaskHandle = osThreadCreate(osThread(EmptyTask), NULL);
 80013fa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80013fe:	2100      	movs	r1, #0
 8001400:	4618      	mov	r0, r3
 8001402:	f009 fd32 	bl	800ae6a <osThreadCreate>
 8001406:	4603      	mov	r3, r0
 8001408:	4a2b      	ldr	r2, [pc, #172]	; (80014b8 <main+0x294>)
 800140a:	6013      	str	r3, [r2, #0]

  /* definition and creation of SensorTask */
  osThreadDef(SensorTask, SensorTaskFunction, osPriorityNormal, 0, 128);
 800140c:	4b2b      	ldr	r3, [pc, #172]	; (80014bc <main+0x298>)
 800140e:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001412:	461d      	mov	r5, r3
 8001414:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001416:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001418:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800141c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 8001420:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001424:	2100      	movs	r1, #0
 8001426:	4618      	mov	r0, r3
 8001428:	f009 fd1f 	bl	800ae6a <osThreadCreate>
 800142c:	4603      	mov	r3, r0
 800142e:	4a24      	ldr	r2, [pc, #144]	; (80014c0 <main+0x29c>)
 8001430:	6013      	str	r3, [r2, #0]

  /* definition and creation of UptoBaseTask */
  osThreadDef(UptoBaseTask, UptoBaseTaskFunction, osPriorityNormal, 0, 128);
 8001432:	4b24      	ldr	r3, [pc, #144]	; (80014c4 <main+0x2a0>)
 8001434:	f107 041c 	add.w	r4, r7, #28
 8001438:	461d      	mov	r5, r3
 800143a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800143c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800143e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001442:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UptoBaseTaskHandle = osThreadCreate(osThread(UptoBaseTask), NULL);
 8001446:	f107 031c 	add.w	r3, r7, #28
 800144a:	2100      	movs	r1, #0
 800144c:	4618      	mov	r0, r3
 800144e:	f009 fd0c 	bl	800ae6a <osThreadCreate>
 8001452:	4603      	mov	r3, r0
 8001454:	4a1c      	ldr	r2, [pc, #112]	; (80014c8 <main+0x2a4>)
 8001456:	6013      	str	r3, [r2, #0]

  /* definition and creation of BasetoUpTask */
  osThreadDef(BasetoUpTask, BasetoUpTaskFunction, osPriorityNormal, 0, 128);
 8001458:	4b1c      	ldr	r3, [pc, #112]	; (80014cc <main+0x2a8>)
 800145a:	463c      	mov	r4, r7
 800145c:	461d      	mov	r5, r3
 800145e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001460:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001462:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001466:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BasetoUpTaskHandle = osThreadCreate(osThread(BasetoUpTask), NULL);
 800146a:	463b      	mov	r3, r7
 800146c:	2100      	movs	r1, #0
 800146e:	4618      	mov	r0, r3
 8001470:	f009 fcfb 	bl	800ae6a <osThreadCreate>
 8001474:	4603      	mov	r3, r0
 8001476:	4a16      	ldr	r2, [pc, #88]	; (80014d0 <main+0x2ac>)
 8001478:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800147a:	f009 fcef 	bl	800ae5c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800147e:	e7fe      	b.n	800147e <main+0x25a>
 8001480:	e000ed00 	.word	0xe000ed00
 8001484:	58021000 	.word	0x58021000
 8001488:	200047bc 	.word	0x200047bc
 800148c:	200044b4 	.word	0x200044b4
 8001490:	200042b8 	.word	0x200042b8
 8001494:	200041fc 	.word	0x200041fc
 8001498:	2000466c 	.word	0x2000466c
 800149c:	20004708 	.word	0x20004708
 80014a0:	20004784 	.word	0x20004784
 80014a4:	20004540 	.word	0x20004540
 80014a8:	20004674 	.word	0x20004674
 80014ac:	2000453c 	.word	0x2000453c
 80014b0:	200041f8 	.word	0x200041f8
 80014b4:	0800d470 	.word	0x0800d470
 80014b8:	200041f4 	.word	0x200041f4
 80014bc:	0800d48c 	.word	0x0800d48c
 80014c0:	20003fe8 	.word	0x20003fe8
 80014c4:	0800d4a8 	.word	0x0800d4a8
 80014c8:	20004668 	.word	0x20004668
 80014cc:	0800d4c4 	.word	0x0800d4c4
 80014d0:	20004670 	.word	0x20004670

080014d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b09c      	sub	sp, #112	; 0x70
 80014d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014de:	224c      	movs	r2, #76	; 0x4c
 80014e0:	2100      	movs	r1, #0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f00b ff94 	bl	800d410 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014e8:	1d3b      	adds	r3, r7, #4
 80014ea:	2220      	movs	r2, #32
 80014ec:	2100      	movs	r1, #0
 80014ee:	4618      	mov	r0, r3
 80014f0:	f00b ff8e 	bl	800d410 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80014f4:	2002      	movs	r0, #2
 80014f6:	f005 f815 	bl	8006524 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014fa:	2300      	movs	r3, #0
 80014fc:	603b      	str	r3, [r7, #0]
 80014fe:	4b35      	ldr	r3, [pc, #212]	; (80015d4 <SystemClock_Config+0x100>)
 8001500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001502:	4a34      	ldr	r2, [pc, #208]	; (80015d4 <SystemClock_Config+0x100>)
 8001504:	f023 0301 	bic.w	r3, r3, #1
 8001508:	62d3      	str	r3, [r2, #44]	; 0x2c
 800150a:	4b32      	ldr	r3, [pc, #200]	; (80015d4 <SystemClock_Config+0x100>)
 800150c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800150e:	f003 0301 	and.w	r3, r3, #1
 8001512:	603b      	str	r3, [r7, #0]
 8001514:	4b30      	ldr	r3, [pc, #192]	; (80015d8 <SystemClock_Config+0x104>)
 8001516:	699b      	ldr	r3, [r3, #24]
 8001518:	4a2f      	ldr	r2, [pc, #188]	; (80015d8 <SystemClock_Config+0x104>)
 800151a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800151e:	6193      	str	r3, [r2, #24]
 8001520:	4b2d      	ldr	r3, [pc, #180]	; (80015d8 <SystemClock_Config+0x104>)
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001528:	603b      	str	r3, [r7, #0]
 800152a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800152c:	bf00      	nop
 800152e:	4b2a      	ldr	r3, [pc, #168]	; (80015d8 <SystemClock_Config+0x104>)
 8001530:	699b      	ldr	r3, [r3, #24]
 8001532:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001536:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800153a:	d1f8      	bne.n	800152e <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800153c:	4b27      	ldr	r3, [pc, #156]	; (80015dc <SystemClock_Config+0x108>)
 800153e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001540:	f023 0303 	bic.w	r3, r3, #3
 8001544:	4a25      	ldr	r2, [pc, #148]	; (80015dc <SystemClock_Config+0x108>)
 8001546:	f043 0302 	orr.w	r3, r3, #2
 800154a:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800154c:	2309      	movs	r3, #9
 800154e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001550:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001554:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001556:	2301      	movs	r3, #1
 8001558:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800155a:	2302      	movs	r3, #2
 800155c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800155e:	2302      	movs	r3, #2
 8001560:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001562:	2305      	movs	r3, #5
 8001564:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8001566:	23a0      	movs	r3, #160	; 0xa0
 8001568:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800156a:	2302      	movs	r3, #2
 800156c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 800156e:	2306      	movs	r3, #6
 8001570:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001572:	2302      	movs	r3, #2
 8001574:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001576:	2308      	movs	r3, #8
 8001578:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800157a:	2300      	movs	r3, #0
 800157c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800157e:	2300      	movs	r3, #0
 8001580:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001582:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001586:	4618      	mov	r0, r3
 8001588:	f005 f806 	bl	8006598 <HAL_RCC_OscConfig>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001592:	f000 fdc7 	bl	8002124 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001596:	233f      	movs	r3, #63	; 0x3f
 8001598:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800159a:	2303      	movs	r3, #3
 800159c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800159e:	2300      	movs	r3, #0
 80015a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80015a2:	2308      	movs	r3, #8
 80015a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80015a6:	2340      	movs	r3, #64	; 0x40
 80015a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80015aa:	2340      	movs	r3, #64	; 0x40
 80015ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80015ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015b2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80015b4:	2340      	movs	r3, #64	; 0x40
 80015b6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015b8:	1d3b      	adds	r3, r7, #4
 80015ba:	2102      	movs	r1, #2
 80015bc:	4618      	mov	r0, r3
 80015be:	f005 fbfb 	bl	8006db8 <HAL_RCC_ClockConfig>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <SystemClock_Config+0xf8>
  {
    Error_Handler();
 80015c8:	f000 fdac 	bl	8002124 <Error_Handler>
  }
}
 80015cc:	bf00      	nop
 80015ce:	3770      	adds	r7, #112	; 0x70
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	58000400 	.word	0x58000400
 80015d8:	58024800 	.word	0x58024800
 80015dc:	58024400 	.word	0x58024400

080015e0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b0b0      	sub	sp, #192	; 0xc0
 80015e4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015e6:	1d3b      	adds	r3, r7, #4
 80015e8:	22bc      	movs	r2, #188	; 0xbc
 80015ea:	2100      	movs	r1, #0
 80015ec:	4618      	mov	r0, r3
 80015ee:	f00b ff0f 	bl	800d410 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8|RCC_PERIPHCLK_USART1
 80015f2:	2303      	movs	r3, #3
 80015f4:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_USART2
                              |RCC_PERIPHCLK_USART3;
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 80015f6:	2319      	movs	r3, #25
 80015f8:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 192;
 80015fa:	23c0      	movs	r3, #192	; 0xc0
 80015fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 80015fe:	2302      	movs	r3, #2
 8001600:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8001602:	2302      	movs	r3, #2
 8001604:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 8001606:	2302      	movs	r3, #2
 8001608:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 800160a:	2300      	movs	r3, #0
 800160c:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 800160e:	2300      	movs	r3, #0
 8001610:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8001612:	2300      	movs	r3, #0
 8001614:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PLL3;
 8001616:	2302      	movs	r3, #2
 8001618:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_PLL3;
 800161a:	2310      	movs	r3, #16
 800161c:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	4618      	mov	r0, r3
 8001622:	f005 ff97 	bl	8007554 <HAL_RCCEx_PeriphCLKConfig>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <PeriphCommonClock_Config+0x50>
  {
    Error_Handler();
 800162c:	f000 fd7a 	bl	8002124 <Error_Handler>
  }
}
 8001630:	bf00      	nop
 8001632:	37c0      	adds	r7, #192	; 0xc0
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <MX_IWDG1_Init>:
  * @brief IWDG1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG1_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG1_Init 0 */

  /* USER CODE BEGIN IWDG1_Init 1 */

  /* USER CODE END IWDG1_Init 1 */
  hiwdg1.Instance = IWDG1;
 800163c:	4b0b      	ldr	r3, [pc, #44]	; (800166c <MX_IWDG1_Init+0x34>)
 800163e:	4a0c      	ldr	r2, [pc, #48]	; (8001670 <MX_IWDG1_Init+0x38>)
 8001640:	601a      	str	r2, [r3, #0]
  hiwdg1.Init.Prescaler = IWDG_PRESCALER_4;
 8001642:	4b0a      	ldr	r3, [pc, #40]	; (800166c <MX_IWDG1_Init+0x34>)
 8001644:	2200      	movs	r2, #0
 8001646:	605a      	str	r2, [r3, #4]
  hiwdg1.Init.Window = 4095;
 8001648:	4b08      	ldr	r3, [pc, #32]	; (800166c <MX_IWDG1_Init+0x34>)
 800164a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800164e:	60da      	str	r2, [r3, #12]
  hiwdg1.Init.Reload = 4095;
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <MX_IWDG1_Init+0x34>)
 8001652:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001656:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 8001658:	4804      	ldr	r0, [pc, #16]	; (800166c <MX_IWDG1_Init+0x34>)
 800165a:	f004 ff04 	bl	8006466 <HAL_IWDG_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_IWDG1_Init+0x30>
  {
    Error_Handler();
 8001664:	f000 fd5e 	bl	8002124 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG1_Init 2 */

  /* USER CODE END IWDG1_Init 2 */

}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}
 800166c:	200040dc 	.word	0x200040dc
 8001670:	58004800 	.word	0x58004800

08001674 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001678:	4b22      	ldr	r3, [pc, #136]	; (8001704 <MX_UART4_Init+0x90>)
 800167a:	4a23      	ldr	r2, [pc, #140]	; (8001708 <MX_UART4_Init+0x94>)
 800167c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 921600;
 800167e:	4b21      	ldr	r3, [pc, #132]	; (8001704 <MX_UART4_Init+0x90>)
 8001680:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001684:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001686:	4b1f      	ldr	r3, [pc, #124]	; (8001704 <MX_UART4_Init+0x90>)
 8001688:	2200      	movs	r2, #0
 800168a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800168c:	4b1d      	ldr	r3, [pc, #116]	; (8001704 <MX_UART4_Init+0x90>)
 800168e:	2200      	movs	r2, #0
 8001690:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001692:	4b1c      	ldr	r3, [pc, #112]	; (8001704 <MX_UART4_Init+0x90>)
 8001694:	2200      	movs	r2, #0
 8001696:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001698:	4b1a      	ldr	r3, [pc, #104]	; (8001704 <MX_UART4_Init+0x90>)
 800169a:	220c      	movs	r2, #12
 800169c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800169e:	4b19      	ldr	r3, [pc, #100]	; (8001704 <MX_UART4_Init+0x90>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80016a4:	4b17      	ldr	r3, [pc, #92]	; (8001704 <MX_UART4_Init+0x90>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016aa:	4b16      	ldr	r3, [pc, #88]	; (8001704 <MX_UART4_Init+0x90>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016b0:	4b14      	ldr	r3, [pc, #80]	; (8001704 <MX_UART4_Init+0x90>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016b6:	4b13      	ldr	r3, [pc, #76]	; (8001704 <MX_UART4_Init+0x90>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80016bc:	4811      	ldr	r0, [pc, #68]	; (8001704 <MX_UART4_Init+0x90>)
 80016be:	f007 fd7d 	bl	80091bc <HAL_UART_Init>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80016c8:	f000 fd2c 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016cc:	2100      	movs	r1, #0
 80016ce:	480d      	ldr	r0, [pc, #52]	; (8001704 <MX_UART4_Init+0x90>)
 80016d0:	f009 fae2 	bl	800ac98 <HAL_UARTEx_SetTxFifoThreshold>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80016da:	f000 fd23 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016de:	2100      	movs	r1, #0
 80016e0:	4808      	ldr	r0, [pc, #32]	; (8001704 <MX_UART4_Init+0x90>)
 80016e2:	f009 fb17 	bl	800ad14 <HAL_UARTEx_SetRxFifoThreshold>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80016ec:	f000 fd1a 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80016f0:	4804      	ldr	r0, [pc, #16]	; (8001704 <MX_UART4_Init+0x90>)
 80016f2:	f009 fa98 	bl	800ac26 <HAL_UARTEx_DisableFifoMode>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80016fc:	f000 fd12 	bl	8002124 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}
 8001704:	200045d8 	.word	0x200045d8
 8001708:	40004c00 	.word	0x40004c00

0800170c <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8001710:	4b22      	ldr	r3, [pc, #136]	; (800179c <MX_UART8_Init+0x90>)
 8001712:	4a23      	ldr	r2, [pc, #140]	; (80017a0 <MX_UART8_Init+0x94>)
 8001714:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8001716:	4b21      	ldr	r3, [pc, #132]	; (800179c <MX_UART8_Init+0x90>)
 8001718:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800171c:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 800171e:	4b1f      	ldr	r3, [pc, #124]	; (800179c <MX_UART8_Init+0x90>)
 8001720:	2200      	movs	r2, #0
 8001722:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8001724:	4b1d      	ldr	r3, [pc, #116]	; (800179c <MX_UART8_Init+0x90>)
 8001726:	2200      	movs	r2, #0
 8001728:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 800172a:	4b1c      	ldr	r3, [pc, #112]	; (800179c <MX_UART8_Init+0x90>)
 800172c:	2200      	movs	r2, #0
 800172e:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8001730:	4b1a      	ldr	r3, [pc, #104]	; (800179c <MX_UART8_Init+0x90>)
 8001732:	220c      	movs	r2, #12
 8001734:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001736:	4b19      	ldr	r3, [pc, #100]	; (800179c <MX_UART8_Init+0x90>)
 8001738:	2200      	movs	r2, #0
 800173a:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 800173c:	4b17      	ldr	r3, [pc, #92]	; (800179c <MX_UART8_Init+0x90>)
 800173e:	2200      	movs	r2, #0
 8001740:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001742:	4b16      	ldr	r3, [pc, #88]	; (800179c <MX_UART8_Init+0x90>)
 8001744:	2200      	movs	r2, #0
 8001746:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001748:	4b14      	ldr	r3, [pc, #80]	; (800179c <MX_UART8_Init+0x90>)
 800174a:	2200      	movs	r2, #0
 800174c:	625a      	str	r2, [r3, #36]	; 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800174e:	4b13      	ldr	r3, [pc, #76]	; (800179c <MX_UART8_Init+0x90>)
 8001750:	2200      	movs	r2, #0
 8001752:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8001754:	4811      	ldr	r0, [pc, #68]	; (800179c <MX_UART8_Init+0x90>)
 8001756:	f007 fd31 	bl	80091bc <HAL_UART_Init>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_UART8_Init+0x58>
  {
    Error_Handler();
 8001760:	f000 fce0 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001764:	2100      	movs	r1, #0
 8001766:	480d      	ldr	r0, [pc, #52]	; (800179c <MX_UART8_Init+0x90>)
 8001768:	f009 fa96 	bl	800ac98 <HAL_UARTEx_SetTxFifoThreshold>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 8001772:	f000 fcd7 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001776:	2100      	movs	r1, #0
 8001778:	4808      	ldr	r0, [pc, #32]	; (800179c <MX_UART8_Init+0x90>)
 800177a:	f009 facb 	bl	800ad14 <HAL_UARTEx_SetRxFifoThreshold>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 8001784:	f000 fcce 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8001788:	4804      	ldr	r0, [pc, #16]	; (800179c <MX_UART8_Init+0x90>)
 800178a:	f009 fa4c 	bl	800ac26 <HAL_UARTEx_DisableFifoMode>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 8001794:	f000 fcc6 	bl	8002124 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8001798:	bf00      	nop
 800179a:	bd80      	pop	{r7, pc}
 800179c:	20004544 	.word	0x20004544
 80017a0:	40007c00 	.word	0x40007c00

080017a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017a8:	4b22      	ldr	r3, [pc, #136]	; (8001834 <MX_USART1_UART_Init+0x90>)
 80017aa:	4a23      	ldr	r2, [pc, #140]	; (8001838 <MX_USART1_UART_Init+0x94>)
 80017ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 80017ae:	4b21      	ldr	r3, [pc, #132]	; (8001834 <MX_USART1_UART_Init+0x90>)
 80017b0:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80017b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017b6:	4b1f      	ldr	r3, [pc, #124]	; (8001834 <MX_USART1_UART_Init+0x90>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017bc:	4b1d      	ldr	r3, [pc, #116]	; (8001834 <MX_USART1_UART_Init+0x90>)
 80017be:	2200      	movs	r2, #0
 80017c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017c2:	4b1c      	ldr	r3, [pc, #112]	; (8001834 <MX_USART1_UART_Init+0x90>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017c8:	4b1a      	ldr	r3, [pc, #104]	; (8001834 <MX_USART1_UART_Init+0x90>)
 80017ca:	220c      	movs	r2, #12
 80017cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ce:	4b19      	ldr	r3, [pc, #100]	; (8001834 <MX_USART1_UART_Init+0x90>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017d4:	4b17      	ldr	r3, [pc, #92]	; (8001834 <MX_USART1_UART_Init+0x90>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017da:	4b16      	ldr	r3, [pc, #88]	; (8001834 <MX_USART1_UART_Init+0x90>)
 80017dc:	2200      	movs	r2, #0
 80017de:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017e0:	4b14      	ldr	r3, [pc, #80]	; (8001834 <MX_USART1_UART_Init+0x90>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017e6:	4b13      	ldr	r3, [pc, #76]	; (8001834 <MX_USART1_UART_Init+0x90>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017ec:	4811      	ldr	r0, [pc, #68]	; (8001834 <MX_USART1_UART_Init+0x90>)
 80017ee:	f007 fce5 	bl	80091bc <HAL_UART_Init>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80017f8:	f000 fc94 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017fc:	2100      	movs	r1, #0
 80017fe:	480d      	ldr	r0, [pc, #52]	; (8001834 <MX_USART1_UART_Init+0x90>)
 8001800:	f009 fa4a 	bl	800ac98 <HAL_UARTEx_SetTxFifoThreshold>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800180a:	f000 fc8b 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800180e:	2100      	movs	r1, #0
 8001810:	4808      	ldr	r0, [pc, #32]	; (8001834 <MX_USART1_UART_Init+0x90>)
 8001812:	f009 fa7f 	bl	800ad14 <HAL_UARTEx_SetRxFifoThreshold>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800181c:	f000 fc82 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001820:	4804      	ldr	r0, [pc, #16]	; (8001834 <MX_USART1_UART_Init+0x90>)
 8001822:	f009 fa00 	bl	800ac26 <HAL_UARTEx_DisableFifoMode>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800182c:	f000 fc7a 	bl	8002124 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20004424 	.word	0x20004424
 8001838:	40011000 	.word	0x40011000

0800183c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001840:	4b22      	ldr	r3, [pc, #136]	; (80018cc <MX_USART2_UART_Init+0x90>)
 8001842:	4a23      	ldr	r2, [pc, #140]	; (80018d0 <MX_USART2_UART_Init+0x94>)
 8001844:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001846:	4b21      	ldr	r3, [pc, #132]	; (80018cc <MX_USART2_UART_Init+0x90>)
 8001848:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800184c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800184e:	4b1f      	ldr	r3, [pc, #124]	; (80018cc <MX_USART2_UART_Init+0x90>)
 8001850:	2200      	movs	r2, #0
 8001852:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001854:	4b1d      	ldr	r3, [pc, #116]	; (80018cc <MX_USART2_UART_Init+0x90>)
 8001856:	2200      	movs	r2, #0
 8001858:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800185a:	4b1c      	ldr	r3, [pc, #112]	; (80018cc <MX_USART2_UART_Init+0x90>)
 800185c:	2200      	movs	r2, #0
 800185e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001860:	4b1a      	ldr	r3, [pc, #104]	; (80018cc <MX_USART2_UART_Init+0x90>)
 8001862:	220c      	movs	r2, #12
 8001864:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001866:	4b19      	ldr	r3, [pc, #100]	; (80018cc <MX_USART2_UART_Init+0x90>)
 8001868:	2200      	movs	r2, #0
 800186a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800186c:	4b17      	ldr	r3, [pc, #92]	; (80018cc <MX_USART2_UART_Init+0x90>)
 800186e:	2200      	movs	r2, #0
 8001870:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001872:	4b16      	ldr	r3, [pc, #88]	; (80018cc <MX_USART2_UART_Init+0x90>)
 8001874:	2200      	movs	r2, #0
 8001876:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001878:	4b14      	ldr	r3, [pc, #80]	; (80018cc <MX_USART2_UART_Init+0x90>)
 800187a:	2200      	movs	r2, #0
 800187c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800187e:	4b13      	ldr	r3, [pc, #76]	; (80018cc <MX_USART2_UART_Init+0x90>)
 8001880:	2200      	movs	r2, #0
 8001882:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001884:	4811      	ldr	r0, [pc, #68]	; (80018cc <MX_USART2_UART_Init+0x90>)
 8001886:	f007 fc99 	bl	80091bc <HAL_UART_Init>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001890:	f000 fc48 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001894:	2100      	movs	r1, #0
 8001896:	480d      	ldr	r0, [pc, #52]	; (80018cc <MX_USART2_UART_Init+0x90>)
 8001898:	f009 f9fe 	bl	800ac98 <HAL_UARTEx_SetTxFifoThreshold>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80018a2:	f000 fc3f 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018a6:	2100      	movs	r1, #0
 80018a8:	4808      	ldr	r0, [pc, #32]	; (80018cc <MX_USART2_UART_Init+0x90>)
 80018aa:	f009 fa33 	bl	800ad14 <HAL_UARTEx_SetRxFifoThreshold>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80018b4:	f000 fc36 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80018b8:	4804      	ldr	r0, [pc, #16]	; (80018cc <MX_USART2_UART_Init+0x90>)
 80018ba:	f009 f9b4 	bl	800ac26 <HAL_UARTEx_DisableFifoMode>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80018c4:	f000 fc2e 	bl	8002124 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018c8:	bf00      	nop
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20004678 	.word	0x20004678
 80018d0:	40004400 	.word	0x40004400

080018d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018d8:	4b22      	ldr	r3, [pc, #136]	; (8001964 <MX_USART3_UART_Init+0x90>)
 80018da:	4a23      	ldr	r2, [pc, #140]	; (8001968 <MX_USART3_UART_Init+0x94>)
 80018dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 80018de:	4b21      	ldr	r3, [pc, #132]	; (8001964 <MX_USART3_UART_Init+0x90>)
 80018e0:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80018e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018e6:	4b1f      	ldr	r3, [pc, #124]	; (8001964 <MX_USART3_UART_Init+0x90>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80018ec:	4b1d      	ldr	r3, [pc, #116]	; (8001964 <MX_USART3_UART_Init+0x90>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80018f2:	4b1c      	ldr	r3, [pc, #112]	; (8001964 <MX_USART3_UART_Init+0x90>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80018f8:	4b1a      	ldr	r3, [pc, #104]	; (8001964 <MX_USART3_UART_Init+0x90>)
 80018fa:	220c      	movs	r2, #12
 80018fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018fe:	4b19      	ldr	r3, [pc, #100]	; (8001964 <MX_USART3_UART_Init+0x90>)
 8001900:	2200      	movs	r2, #0
 8001902:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001904:	4b17      	ldr	r3, [pc, #92]	; (8001964 <MX_USART3_UART_Init+0x90>)
 8001906:	2200      	movs	r2, #0
 8001908:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800190a:	4b16      	ldr	r3, [pc, #88]	; (8001964 <MX_USART3_UART_Init+0x90>)
 800190c:	2200      	movs	r2, #0
 800190e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001910:	4b14      	ldr	r3, [pc, #80]	; (8001964 <MX_USART3_UART_Init+0x90>)
 8001912:	2200      	movs	r2, #0
 8001914:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001916:	4b13      	ldr	r3, [pc, #76]	; (8001964 <MX_USART3_UART_Init+0x90>)
 8001918:	2200      	movs	r2, #0
 800191a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800191c:	4811      	ldr	r0, [pc, #68]	; (8001964 <MX_USART3_UART_Init+0x90>)
 800191e:	f007 fc4d 	bl	80091bc <HAL_UART_Init>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001928:	f000 fbfc 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800192c:	2100      	movs	r1, #0
 800192e:	480d      	ldr	r0, [pc, #52]	; (8001964 <MX_USART3_UART_Init+0x90>)
 8001930:	f009 f9b2 	bl	800ac98 <HAL_UARTEx_SetTxFifoThreshold>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800193a:	f000 fbf3 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800193e:	2100      	movs	r1, #0
 8001940:	4808      	ldr	r0, [pc, #32]	; (8001964 <MX_USART3_UART_Init+0x90>)
 8001942:	f009 f9e7 	bl	800ad14 <HAL_UARTEx_SetRxFifoThreshold>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800194c:	f000 fbea 	bl	8002124 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001950:	4804      	ldr	r0, [pc, #16]	; (8001964 <MX_USART3_UART_Init+0x90>)
 8001952:	f009 f968 	bl	800ac26 <HAL_UARTEx_DisableFifoMode>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800195c:	f000 fbe2 	bl	8002124 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001960:	bf00      	nop
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20004164 	.word	0x20004164
 8001968:	40004800 	.word	0x40004800

0800196c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001972:	4b35      	ldr	r3, [pc, #212]	; (8001a48 <MX_DMA_Init+0xdc>)
 8001974:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001978:	4a33      	ldr	r2, [pc, #204]	; (8001a48 <MX_DMA_Init+0xdc>)
 800197a:	f043 0301 	orr.w	r3, r3, #1
 800197e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001982:	4b31      	ldr	r3, [pc, #196]	; (8001a48 <MX_DMA_Init+0xdc>)
 8001984:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001988:	f003 0301 	and.w	r3, r3, #1
 800198c:	607b      	str	r3, [r7, #4]
 800198e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001990:	4b2d      	ldr	r3, [pc, #180]	; (8001a48 <MX_DMA_Init+0xdc>)
 8001992:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001996:	4a2c      	ldr	r2, [pc, #176]	; (8001a48 <MX_DMA_Init+0xdc>)
 8001998:	f043 0302 	orr.w	r3, r3, #2
 800199c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80019a0:	4b29      	ldr	r3, [pc, #164]	; (8001a48 <MX_DMA_Init+0xdc>)
 80019a2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	603b      	str	r3, [r7, #0]
 80019ac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80019ae:	2200      	movs	r2, #0
 80019b0:	2105      	movs	r1, #5
 80019b2:	200b      	movs	r0, #11
 80019b4:	f001 fd08 	bl	80033c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80019b8:	200b      	movs	r0, #11
 80019ba:	f001 fd1f 	bl	80033fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80019be:	2200      	movs	r2, #0
 80019c0:	2105      	movs	r1, #5
 80019c2:	200c      	movs	r0, #12
 80019c4:	f001 fd00 	bl	80033c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80019c8:	200c      	movs	r0, #12
 80019ca:	f001 fd17 	bl	80033fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 80019ce:	2200      	movs	r2, #0
 80019d0:	2105      	movs	r1, #5
 80019d2:	200d      	movs	r0, #13
 80019d4:	f001 fcf8 	bl	80033c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80019d8:	200d      	movs	r0, #13
 80019da:	f001 fd0f 	bl	80033fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 80019de:	2200      	movs	r2, #0
 80019e0:	2105      	movs	r1, #5
 80019e2:	200e      	movs	r0, #14
 80019e4:	f001 fcf0 	bl	80033c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80019e8:	200e      	movs	r0, #14
 80019ea:	f001 fd07 	bl	80033fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 80019ee:	2200      	movs	r2, #0
 80019f0:	2105      	movs	r1, #5
 80019f2:	200f      	movs	r0, #15
 80019f4:	f001 fce8 	bl	80033c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80019f8:	200f      	movs	r0, #15
 80019fa:	f001 fcff 	bl	80033fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80019fe:	2200      	movs	r2, #0
 8001a00:	2105      	movs	r1, #5
 8001a02:	2010      	movs	r0, #16
 8001a04:	f001 fce0 	bl	80033c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001a08:	2010      	movs	r0, #16
 8001a0a:	f001 fcf7 	bl	80033fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	2105      	movs	r1, #5
 8001a12:	2011      	movs	r0, #17
 8001a14:	f001 fcd8 	bl	80033c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001a18:	2011      	movs	r0, #17
 8001a1a:	f001 fcef 	bl	80033fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8001a1e:	2200      	movs	r2, #0
 8001a20:	2105      	movs	r1, #5
 8001a22:	202f      	movs	r0, #47	; 0x2f
 8001a24:	f001 fcd0 	bl	80033c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001a28:	202f      	movs	r0, #47	; 0x2f
 8001a2a:	f001 fce7 	bl	80033fc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	2105      	movs	r1, #5
 8001a32:	2038      	movs	r0, #56	; 0x38
 8001a34:	f001 fcc8 	bl	80033c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001a38:	2038      	movs	r0, #56	; 0x38
 8001a3a:	f001 fcdf 	bl	80033fc <HAL_NVIC_EnableIRQ>

}
 8001a3e:	bf00      	nop
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	58024400 	.word	0x58024400

08001a4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08a      	sub	sp, #40	; 0x28
 8001a50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a52:	f107 0314 	add.w	r3, r7, #20
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	609a      	str	r2, [r3, #8]
 8001a5e:	60da      	str	r2, [r3, #12]
 8001a60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a62:	4b37      	ldr	r3, [pc, #220]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001a64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a68:	4a35      	ldr	r2, [pc, #212]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001a6a:	f043 0310 	orr.w	r3, r3, #16
 8001a6e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a72:	4b33      	ldr	r3, [pc, #204]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001a74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a78:	f003 0310 	and.w	r3, r3, #16
 8001a7c:	613b      	str	r3, [r7, #16]
 8001a7e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a80:	4b2f      	ldr	r3, [pc, #188]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001a82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a86:	4a2e      	ldr	r2, [pc, #184]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001a88:	f043 0304 	orr.w	r3, r3, #4
 8001a8c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a90:	4b2b      	ldr	r3, [pc, #172]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001a92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a96:	f003 0304 	and.w	r3, r3, #4
 8001a9a:	60fb      	str	r3, [r7, #12]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a9e:	4b28      	ldr	r3, [pc, #160]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001aa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001aa4:	4a26      	ldr	r2, [pc, #152]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001aa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001aaa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001aae:	4b24      	ldr	r3, [pc, #144]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001ab0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ab4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abc:	4b20      	ldr	r3, [pc, #128]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001abe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ac2:	4a1f      	ldr	r2, [pc, #124]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001acc:	4b1c      	ldr	r3, [pc, #112]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001ace:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ada:	4b19      	ldr	r3, [pc, #100]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001adc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ae0:	4a17      	ldr	r2, [pc, #92]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001ae2:	f043 0302 	orr.w	r3, r3, #2
 8001ae6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001aea:	4b15      	ldr	r3, [pc, #84]	; (8001b40 <MX_GPIO_Init+0xf4>)
 8001aec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001af0:	f003 0302 	and.w	r3, r3, #2
 8001af4:	603b      	str	r3, [r7, #0]
 8001af6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8001af8:	2200      	movs	r2, #0
 8001afa:	2110      	movs	r1, #16
 8001afc:	4811      	ldr	r0, [pc, #68]	; (8001b44 <MX_GPIO_Init+0xf8>)
 8001afe:	f004 fc99 	bl	8006434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b02:	2310      	movs	r3, #16
 8001b04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b06:	2301      	movs	r3, #1
 8001b08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b12:	f107 0314 	add.w	r3, r7, #20
 8001b16:	4619      	mov	r1, r3
 8001b18:	480a      	ldr	r0, [pc, #40]	; (8001b44 <MX_GPIO_Init+0xf8>)
 8001b1a:	f004 fac3 	bl	80060a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b1e:	2340      	movs	r3, #64	; 0x40
 8001b20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b22:	2300      	movs	r3, #0
 8001b24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b2a:	f107 0314 	add.w	r3, r7, #20
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4804      	ldr	r0, [pc, #16]	; (8001b44 <MX_GPIO_Init+0xf8>)
 8001b32:	f004 fab7 	bl	80060a4 <HAL_GPIO_Init>

}
 8001b36:	bf00      	nop
 8001b38:	3728      	adds	r7, #40	; 0x28
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	58024400 	.word	0x58024400
 8001b44:	58021000 	.word	0x58021000

08001b48 <EmptyTaskFunction>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_EmptyTaskFunction */
void EmptyTaskFunction(void const * argument)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;)
	{
		HAL_IWDG_Refresh(&hiwdg1);
 8001b50:	4801      	ldr	r0, [pc, #4]	; (8001b58 <EmptyTaskFunction+0x10>)
 8001b52:	f004 fcd7 	bl	8006504 <HAL_IWDG_Refresh>
 8001b56:	e7fb      	b.n	8001b50 <EmptyTaskFunction+0x8>
 8001b58:	200040dc 	.word	0x200040dc

08001b5c <SensorTaskFunction>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_SensorTaskFunction */
void SensorTaskFunction(void const * argument)
{
 8001b5c:	b5b0      	push	{r4, r5, r7, lr}
 8001b5e:	b08c      	sub	sp, #48	; 0x30
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* USER CODE BEGIN SensorTaskFunction */
	//Finish:二进制信号量，串口传输结束位
	//IO:互斥信号量，读写保护????
	InitGY39();
 8001b64:	f7ff fa00 	bl	8000f68 <InitGY39>
	osDelay(100);
 8001b68:	2064      	movs	r0, #100	; 0x64
 8001b6a:	f009 f9ca 	bl	800af02 <osDelay>
	ReceiveDeep();
 8001b6e:	f7ff fb07 	bl	8001180 <ReceiveDeep>
	ReceiveGY39();
 8001b72:	f107 0318 	add.w	r3, r7, #24
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff fa0c 	bl	8000f94 <ReceiveGY39>
	ReceiveWT931();
 8001b7c:	463b      	mov	r3, r7
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff fa4e 	bl	8001020 <ReceiveWT931>
	osDelay(100);
 8001b84:	2064      	movs	r0, #100	; 0x64
 8001b86:	f009 f9bc 	bl	800af02 <osDelay>
	DeepSensorData = ReceiveDeep();
 8001b8a:	f7ff faf9 	bl	8001180 <ReceiveDeep>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	4b5a      	ldr	r3, [pc, #360]	; (8001cfc <SensorTaskFunction+0x1a0>)
 8001b92:	4611      	mov	r1, r2
 8001b94:	8019      	strh	r1, [r3, #0]
 8001b96:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8001b9a:	805a      	strh	r2, [r3, #2]
	GY39SensorData = ReceiveGY39();
 8001b9c:	4c58      	ldr	r4, [pc, #352]	; (8001d00 <SensorTaskFunction+0x1a4>)
 8001b9e:	463b      	mov	r3, r7
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff f9f7 	bl	8000f94 <ReceiveGY39>
 8001ba6:	463b      	mov	r3, r7
 8001ba8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001bac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	WT931SensorData = ReceiveWT931();
 8001bb0:	4c54      	ldr	r4, [pc, #336]	; (8001d04 <SensorTaskFunction+0x1a8>)
 8001bb2:	463b      	mov	r3, r7
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff fa33 	bl	8001020 <ReceiveWT931>
 8001bba:	4622      	mov	r2, r4
 8001bbc:	463b      	mov	r3, r7
 8001bbe:	6818      	ldr	r0, [r3, #0]
 8001bc0:	6859      	ldr	r1, [r3, #4]
 8001bc2:	689d      	ldr	r5, [r3, #8]
 8001bc4:	68dc      	ldr	r4, [r3, #12]
 8001bc6:	6010      	str	r0, [r2, #0]
 8001bc8:	6051      	str	r1, [r2, #4]
 8001bca:	6095      	str	r5, [r2, #8]
 8001bcc:	60d4      	str	r4, [r2, #12]
 8001bce:	6918      	ldr	r0, [r3, #16]
 8001bd0:	6959      	ldr	r1, [r3, #20]
 8001bd2:	6110      	str	r0, [r2, #16]
 8001bd4:	6151      	str	r1, [r2, #20]
	osDelay(200);
 8001bd6:	20c8      	movs	r0, #200	; 0xc8
 8001bd8:	f009 f993 	bl	800af02 <osDelay>
	xSemaphoreGive(DeepIOHandle);
 8001bdc:	4b4a      	ldr	r3, [pc, #296]	; (8001d08 <SensorTaskFunction+0x1ac>)
 8001bde:	6818      	ldr	r0, [r3, #0]
 8001be0:	2300      	movs	r3, #0
 8001be2:	2200      	movs	r2, #0
 8001be4:	2100      	movs	r1, #0
 8001be6:	f009 fc25 	bl	800b434 <xQueueGenericSend>
	xSemaphoreGive(GY39IOHandle);
 8001bea:	4b48      	ldr	r3, [pc, #288]	; (8001d0c <SensorTaskFunction+0x1b0>)
 8001bec:	6818      	ldr	r0, [r3, #0]
 8001bee:	2300      	movs	r3, #0
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	f009 fc1e 	bl	800b434 <xQueueGenericSend>
	xSemaphoreGive(WT931IOHandle);
 8001bf8:	4b45      	ldr	r3, [pc, #276]	; (8001d10 <SensorTaskFunction+0x1b4>)
 8001bfa:	6818      	ldr	r0, [r3, #0]
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2100      	movs	r1, #0
 8001c02:	f009 fc17 	bl	800b434 <xQueueGenericSend>
	/* Infinite loop */
	for (;;)
	{
		//收取深度数据
		if (xSemaphoreTake(DeepFinishHandle,portMAX_DELAY) == pdTRUE)
 8001c06:	4b43      	ldr	r3, [pc, #268]	; (8001d14 <SensorTaskFunction+0x1b8>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f04f 31ff 	mov.w	r1, #4294967295
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f009 fd9c 	bl	800b74c <xQueueSemaphoreTake>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d119      	bne.n	8001c4e <SensorTaskFunction+0xf2>
		{
			if (xSemaphoreTake(DeepIOHandle,portMAX_DELAY) == pdTRUE)
 8001c1a:	4b3b      	ldr	r3, [pc, #236]	; (8001d08 <SensorTaskFunction+0x1ac>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f04f 31ff 	mov.w	r1, #4294967295
 8001c22:	4618      	mov	r0, r3
 8001c24:	f009 fd92 	bl	800b74c <xQueueSemaphoreTake>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d10f      	bne.n	8001c4e <SensorTaskFunction+0xf2>
			{
				DeepSensorData = ReceiveDeep();
 8001c2e:	f7ff faa7 	bl	8001180 <ReceiveDeep>
 8001c32:	4602      	mov	r2, r0
 8001c34:	4b31      	ldr	r3, [pc, #196]	; (8001cfc <SensorTaskFunction+0x1a0>)
 8001c36:	4611      	mov	r1, r2
 8001c38:	8019      	strh	r1, [r3, #0]
 8001c3a:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8001c3e:	805a      	strh	r2, [r3, #2]
				xSemaphoreGive(DeepIOHandle);
 8001c40:	4b31      	ldr	r3, [pc, #196]	; (8001d08 <SensorTaskFunction+0x1ac>)
 8001c42:	6818      	ldr	r0, [r3, #0]
 8001c44:	2300      	movs	r3, #0
 8001c46:	2200      	movs	r2, #0
 8001c48:	2100      	movs	r1, #0
 8001c4a:	f009 fbf3 	bl	800b434 <xQueueGenericSend>
			}
		}
		//收取九轴数据
		if (xSemaphoreTake(WT931FinishHandle,portMAX_DELAY) == pdTRUE)
 8001c4e:	4b32      	ldr	r3, [pc, #200]	; (8001d18 <SensorTaskFunction+0x1bc>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f04f 31ff 	mov.w	r1, #4294967295
 8001c56:	4618      	mov	r0, r3
 8001c58:	f009 fd78 	bl	800b74c <xQueueSemaphoreTake>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d123      	bne.n	8001caa <SensorTaskFunction+0x14e>
		{
			if (xSemaphoreTake(WT931IOHandle,
 8001c62:	4b2b      	ldr	r3, [pc, #172]	; (8001d10 <SensorTaskFunction+0x1b4>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f04f 31ff 	mov.w	r1, #4294967295
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f009 fd6e 	bl	800b74c <xQueueSemaphoreTake>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d119      	bne.n	8001caa <SensorTaskFunction+0x14e>
					portMAX_DELAY) == pdTRUE)
			{
				WT931SensorData = ReceiveWT931();
 8001c76:	4c23      	ldr	r4, [pc, #140]	; (8001d04 <SensorTaskFunction+0x1a8>)
 8001c78:	463b      	mov	r3, r7
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff f9d0 	bl	8001020 <ReceiveWT931>
 8001c80:	4622      	mov	r2, r4
 8001c82:	463b      	mov	r3, r7
 8001c84:	6818      	ldr	r0, [r3, #0]
 8001c86:	6859      	ldr	r1, [r3, #4]
 8001c88:	689d      	ldr	r5, [r3, #8]
 8001c8a:	68dc      	ldr	r4, [r3, #12]
 8001c8c:	6010      	str	r0, [r2, #0]
 8001c8e:	6051      	str	r1, [r2, #4]
 8001c90:	6095      	str	r5, [r2, #8]
 8001c92:	60d4      	str	r4, [r2, #12]
 8001c94:	6918      	ldr	r0, [r3, #16]
 8001c96:	6959      	ldr	r1, [r3, #20]
 8001c98:	6110      	str	r0, [r2, #16]
 8001c9a:	6151      	str	r1, [r2, #20]
				xSemaphoreGive(WT931IOHandle);
 8001c9c:	4b1c      	ldr	r3, [pc, #112]	; (8001d10 <SensorTaskFunction+0x1b4>)
 8001c9e:	6818      	ldr	r0, [r3, #0]
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	f009 fbc5 	bl	800b434 <xQueueGenericSend>
			}
		}
		//收取温湿度数??
		if (xSemaphoreTake(GY39FinishHandle,portMAX_DELAY) == pdTRUE)
 8001caa:	4b1c      	ldr	r3, [pc, #112]	; (8001d1c <SensorTaskFunction+0x1c0>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f04f 31ff 	mov.w	r1, #4294967295
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f009 fd4a 	bl	800b74c <xQueueSemaphoreTake>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d11a      	bne.n	8001cf4 <SensorTaskFunction+0x198>
		{
			if (xSemaphoreTake(GY39IOHandle,
 8001cbe:	4b13      	ldr	r3, [pc, #76]	; (8001d0c <SensorTaskFunction+0x1b0>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f009 fd40 	bl	800b74c <xQueueSemaphoreTake>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d110      	bne.n	8001cf4 <SensorTaskFunction+0x198>
					portMAX_DELAY) == pdTRUE)
			{
				GY39SensorData = ReceiveGY39();
 8001cd2:	4c0b      	ldr	r4, [pc, #44]	; (8001d00 <SensorTaskFunction+0x1a4>)
 8001cd4:	463b      	mov	r3, r7
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff f95c 	bl	8000f94 <ReceiveGY39>
 8001cdc:	463b      	mov	r3, r7
 8001cde:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001ce2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				xSemaphoreGive(GY39IOHandle);
 8001ce6:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <SensorTaskFunction+0x1b0>)
 8001ce8:	6818      	ldr	r0, [r3, #0]
 8001cea:	2300      	movs	r3, #0
 8001cec:	2200      	movs	r2, #0
 8001cee:	2100      	movs	r1, #0
 8001cf0:	f009 fba0 	bl	800b434 <xQueueGenericSend>
			}
		}

		HAL_IWDG_Refresh(&hiwdg1);
 8001cf4:	480a      	ldr	r0, [pc, #40]	; (8001d20 <SensorTaskFunction+0x1c4>)
 8001cf6:	f004 fc05 	bl	8006504 <HAL_IWDG_Refresh>
		if (xSemaphoreTake(DeepFinishHandle,portMAX_DELAY) == pdTRUE)
 8001cfa:	e784      	b.n	8001c06 <SensorTaskFunction+0xaa>
 8001cfc:	200045d4 	.word	0x200045d4
 8001d00:	200044b8 	.word	0x200044b8
 8001d04:	20004228 	.word	0x20004228
 8001d08:	200047bc 	.word	0x200047bc
 8001d0c:	200044b4 	.word	0x200044b4
 8001d10:	200042b8 	.word	0x200042b8
 8001d14:	20004674 	.word	0x20004674
 8001d18:	200041f8 	.word	0x200041f8
 8001d1c:	2000453c 	.word	0x2000453c
 8001d20:	200040dc 	.word	0x200040dc

08001d24 <UptoBaseTaskFunction>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_UptoBaseTaskFunction */
void UptoBaseTaskFunction(void const * argument)
{
 8001d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d26:	b09d      	sub	sp, #116	; 0x74
 8001d28:	af0a      	add	r7, sp, #40	; 0x28
 8001d2a:	63f8      	str	r0, [r7, #60]	; 0x3c
  /* USER CODE BEGIN UptoBaseTaskFunction */
	//Finish:二进制信号量，串口传输结束位
	//IO:互斥信号量，读写保护???
	u8 DIPFlag = 0;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	u16 DIPStartNum = 0; //PID定向定深预期???
 8001d32:	2300      	movs	r3, #0
 8001d34:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

	CaptureDownData();
 8001d38:	463b      	mov	r3, r7
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7fe fc4c 	bl	80005d8 <CaptureDownData>
	osDelay(200);
 8001d40:	20c8      	movs	r0, #200	; 0xc8
 8001d42:	f009 f8de 	bl	800af02 <osDelay>
	//打开串口接收
	UptoBaseData = CaptureDownData();
 8001d46:	4c52      	ldr	r4, [pc, #328]	; (8001e90 <UptoBaseTaskFunction+0x16c>)
 8001d48:	463b      	mov	r3, r7
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7fe fc44 	bl	80005d8 <CaptureDownData>
 8001d50:	4625      	mov	r5, r4
 8001d52:	463c      	mov	r4, r7
 8001d54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d60:	6823      	ldr	r3, [r4, #0]
 8001d62:	602b      	str	r3, [r5, #0]
	xSemaphoreGive(UpIOHandle);
 8001d64:	4b4b      	ldr	r3, [pc, #300]	; (8001e94 <UptoBaseTaskFunction+0x170>)
 8001d66:	6818      	ldr	r0, [r3, #0]
 8001d68:	2300      	movs	r3, #0
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	f009 fb61 	bl	800b434 <xQueueGenericSend>
	{
		//接收上位机指令并下传到推进器控制???
		//同时控制自主定向定深

		//收取上位机指???
		if (xSemaphoreTake(UpSideFinishHandle,portMAX_DELAY) == pdTRUE)
 8001d72:	4b49      	ldr	r3, [pc, #292]	; (8001e98 <UptoBaseTaskFunction+0x174>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f04f 31ff 	mov.w	r1, #4294967295
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f009 fce6 	bl	800b74c <xQueueSemaphoreTake>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d11f      	bne.n	8001dc6 <UptoBaseTaskFunction+0xa2>
		{
			if (xSemaphoreTake(UpIOHandle,
 8001d86:	4b43      	ldr	r3, [pc, #268]	; (8001e94 <UptoBaseTaskFunction+0x170>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f04f 31ff 	mov.w	r1, #4294967295
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f009 fcdc 	bl	800b74c <xQueueSemaphoreTake>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d115      	bne.n	8001dc6 <UptoBaseTaskFunction+0xa2>
					portMAX_DELAY) == pdTRUE)
			{
				UptoBaseData = CaptureDownData();
 8001d9a:	4c3d      	ldr	r4, [pc, #244]	; (8001e90 <UptoBaseTaskFunction+0x16c>)
 8001d9c:	463b      	mov	r3, r7
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7fe fc1a 	bl	80005d8 <CaptureDownData>
 8001da4:	4625      	mov	r5, r4
 8001da6:	463c      	mov	r4, r7
 8001da8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001daa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001db0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001db2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001db4:	6823      	ldr	r3, [r4, #0]
 8001db6:	602b      	str	r3, [r5, #0]
				xSemaphoreGive(UpIOHandle);
 8001db8:	4b36      	ldr	r3, [pc, #216]	; (8001e94 <UptoBaseTaskFunction+0x170>)
 8001dba:	6818      	ldr	r0, [r3, #0]
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	f009 fb37 	bl	800b434 <xQueueGenericSend>
			}
		}

		//根据控制位判断是否执行自主定向定?
		if (UptoBaseData.Mode == 0b0010) // Mode & 0b0111 == 0b0010,使用定向模式
 8001dc6:	4b32      	ldr	r3, [pc, #200]	; (8001e90 <UptoBaseTaskFunction+0x16c>)
 8001dc8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d113      	bne.n	8001df8 <UptoBaseTaskFunction+0xd4>
		{
			if (DIPFlag == 0)
 8001dd0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d106      	bne.n	8001de6 <UptoBaseTaskFunction+0xc2>
			{
				DIPFlag = 1;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				DIPStartNum = WT931SensorData.EulNum[2];
 8001dde:	4b2f      	ldr	r3, [pc, #188]	; (8001e9c <UptoBaseTaskFunction+0x178>)
 8001de0:	8a1b      	ldrh	r3, [r3, #16]
 8001de2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
			}
			SpecialMovePID(2, DIPStartNum, WT931SensorData.EulNum[2]); //PID定向
 8001de6:	4b2d      	ldr	r3, [pc, #180]	; (8001e9c <UptoBaseTaskFunction+0x178>)
 8001de8:	8a1a      	ldrh	r2, [r3, #16]
 8001dea:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001dee:	4619      	mov	r1, r3
 8001df0:	2002      	movs	r0, #2
 8001df2:	f7fe ff21 	bl	8000c38 <SpecialMovePID>
 8001df6:	e01b      	b.n	8001e30 <UptoBaseTaskFunction+0x10c>
		}
		else if (UptoBaseData.Mode == 0b0100) // Mode & 0b0111 == 0b100,使用定深模式
 8001df8:	4b25      	ldr	r3, [pc, #148]	; (8001e90 <UptoBaseTaskFunction+0x16c>)
 8001dfa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001dfe:	2b04      	cmp	r3, #4
 8001e00:	d113      	bne.n	8001e2a <UptoBaseTaskFunction+0x106>
		{
			if (DIPFlag == 0)
 8001e02:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d106      	bne.n	8001e18 <UptoBaseTaskFunction+0xf4>
			{
				DIPFlag = 1;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				DIPStartNum = DeepSensorData.WaterDepth;
 8001e10:	4b23      	ldr	r3, [pc, #140]	; (8001ea0 <UptoBaseTaskFunction+0x17c>)
 8001e12:	885b      	ldrh	r3, [r3, #2]
 8001e14:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
			}
			SpecialMovePID(4, DIPStartNum, DeepSensorData.WaterDepth); //PID定深
 8001e18:	4b21      	ldr	r3, [pc, #132]	; (8001ea0 <UptoBaseTaskFunction+0x17c>)
 8001e1a:	885a      	ldrh	r2, [r3, #2]
 8001e1c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001e20:	4619      	mov	r1, r3
 8001e22:	2004      	movs	r0, #4
 8001e24:	f7fe ff08 	bl	8000c38 <SpecialMovePID>
 8001e28:	e002      	b.n	8001e30 <UptoBaseTaskFunction+0x10c>
		}
		else
		{
			DIPFlag = 0; //不开启定向定???
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}

		//下传指令
		if (xSemaphoreTake(DownSideFinishHandle,portMAX_DELAY) == pdTRUE)
 8001e30:	4b1c      	ldr	r3, [pc, #112]	; (8001ea4 <UptoBaseTaskFunction+0x180>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f04f 31ff 	mov.w	r1, #4294967295
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f009 fc87 	bl	800b74c <xQueueSemaphoreTake>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d11e      	bne.n	8001e82 <UptoBaseTaskFunction+0x15e>
		{
			if (xSemaphoreTake(DownIOHandle,
 8001e44:	4b18      	ldr	r3, [pc, #96]	; (8001ea8 <UptoBaseTaskFunction+0x184>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f04f 31ff 	mov.w	r1, #4294967295
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f009 fc7d 	bl	800b74c <xQueueSemaphoreTake>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d114      	bne.n	8001e82 <UptoBaseTaskFunction+0x15e>
					portMAX_DELAY) == pdTRUE)
			{
				SendDownData(UptoBaseData);
 8001e58:	4e0d      	ldr	r6, [pc, #52]	; (8001e90 <UptoBaseTaskFunction+0x16c>)
 8001e5a:	466d      	mov	r5, sp
 8001e5c:	f106 0410 	add.w	r4, r6, #16
 8001e60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e68:	6823      	ldr	r3, [r4, #0]
 8001e6a:	602b      	str	r3, [r5, #0]
 8001e6c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001e70:	f7fe fc54 	bl	800071c <SendDownData>
				xSemaphoreGive(DownIOHandle);
 8001e74:	4b0c      	ldr	r3, [pc, #48]	; (8001ea8 <UptoBaseTaskFunction+0x184>)
 8001e76:	6818      	ldr	r0, [r3, #0]
 8001e78:	2300      	movs	r3, #0
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	f009 fad9 	bl	800b434 <xQueueGenericSend>
			}
		}
		HAL_IWDG_Refresh(&hiwdg1);
 8001e82:	480a      	ldr	r0, [pc, #40]	; (8001eac <UptoBaseTaskFunction+0x188>)
 8001e84:	f004 fb3e 	bl	8006504 <HAL_IWDG_Refresh>
		osDelay(1);
 8001e88:	2001      	movs	r0, #1
 8001e8a:	f009 f83a 	bl	800af02 <osDelay>
		if (xSemaphoreTake(UpSideFinishHandle,portMAX_DELAY) == pdTRUE)
 8001e8e:	e770      	b.n	8001d72 <UptoBaseTaskFunction+0x4e>
 8001e90:	20004788 	.word	0x20004788
 8001e94:	200041fc 	.word	0x200041fc
 8001e98:	20004784 	.word	0x20004784
 8001e9c:	20004228 	.word	0x20004228
 8001ea0:	200045d4 	.word	0x200045d4
 8001ea4:	20004540 	.word	0x20004540
 8001ea8:	2000466c 	.word	0x2000466c
 8001eac:	200040dc 	.word	0x200040dc

08001eb0 <BasetoUpTaskFunction>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_BasetoUpTaskFunction */
void BasetoUpTaskFunction(void const * argument)
{
 8001eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eb2:	b095      	sub	sp, #84	; 0x54
 8001eb4:	af06      	add	r7, sp, #24
 8001eb6:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* USER CODE BEGIN BasetoUpTaskFunction */
	//用于指示当前传输数据是哪个仓位的标志
	//置为1的时候表示推进器控制???
	//置为0的时候表示主控仓
	volatile u8 SensorCarbin = 0;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	CaptureUpData();
 8001ebe:	463b      	mov	r3, r7
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7fe fccf 	bl	8000864 <CaptureUpData>
	osDelay(200);
 8001ec6:	20c8      	movs	r0, #200	; 0xc8
 8001ec8:	f009 f81b 	bl	800af02 <osDelay>
	//打开串口接收
	BasetoUpData = CaptureUpData();
 8001ecc:	4c80      	ldr	r4, [pc, #512]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8001ece:	463b      	mov	r3, r7
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7fe fcc7 	bl	8000864 <CaptureUpData>
 8001ed6:	4625      	mov	r5, r4
 8001ed8:	463c      	mov	r4, r7
 8001eda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001edc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ede:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ee0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ee2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ee6:	e885 0003 	stmia.w	r5, {r0, r1}
	xSemaphoreGive(DownIOHandle);
 8001eea:	4b7a      	ldr	r3, [pc, #488]	; (80020d4 <BasetoUpTaskFunction+0x224>)
 8001eec:	6818      	ldr	r0, [r3, #0]
 8001eee:	2300      	movs	r3, #0
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	f009 fa9e 	bl	800b434 <xQueueGenericSend>
	/* Infinite loop */
	for (;;)
	{
		//上传数据
		if (xSemaphoreTake(UpIOHandle,portMAX_DELAY) == pdTRUE)
 8001ef8:	4b77      	ldr	r3, [pc, #476]	; (80020d8 <BasetoUpTaskFunction+0x228>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f04f 31ff 	mov.w	r1, #4294967295
 8001f00:	4618      	mov	r0, r3
 8001f02:	f009 fc23 	bl	800b74c <xQueueSemaphoreTake>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	f040 80dc 	bne.w	80020c6 <BasetoUpTaskFunction+0x216>
		{
			//汇�?�传感器数据并上传到主控,循环发�?�不同的舱室数据
			if (SensorCarbin == 0) //发�?�推进器控制仓数??
 8001f0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d13b      	bne.n	8001f90 <BasetoUpTaskFunction+0xe0>
			{
				SensorCarbin = 1; //轮换要发送的仓位数据
 8001f18:	2301      	movs	r3, #1
 8001f1a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				//收取下位仓上传数???
				if (xSemaphoreTake(DownSideFinishHandle,portMAX_DELAY) == pdTRUE)
 8001f1e:	4b6f      	ldr	r3, [pc, #444]	; (80020dc <BasetoUpTaskFunction+0x22c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f04f 31ff 	mov.w	r1, #4294967295
 8001f26:	4618      	mov	r0, r3
 8001f28:	f009 fc10 	bl	800b74c <xQueueSemaphoreTake>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d11f      	bne.n	8001f72 <BasetoUpTaskFunction+0xc2>
				{
					if (xSemaphoreTake(DownIOHandle,portMAX_DELAY) == pdTRUE)
 8001f32:	4b68      	ldr	r3, [pc, #416]	; (80020d4 <BasetoUpTaskFunction+0x224>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f04f 31ff 	mov.w	r1, #4294967295
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f009 fc06 	bl	800b74c <xQueueSemaphoreTake>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d115      	bne.n	8001f72 <BasetoUpTaskFunction+0xc2>
					{
						BasetoUpData = CaptureUpData();
 8001f46:	4c62      	ldr	r4, [pc, #392]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8001f48:	463b      	mov	r3, r7
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7fe fc8a 	bl	8000864 <CaptureUpData>
 8001f50:	4625      	mov	r5, r4
 8001f52:	463c      	mov	r4, r7
 8001f54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f5c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f60:	e885 0003 	stmia.w	r5, {r0, r1}
						xSemaphoreGive(DownIOHandle);
 8001f64:	4b5b      	ldr	r3, [pc, #364]	; (80020d4 <BasetoUpTaskFunction+0x224>)
 8001f66:	6818      	ldr	r0, [r3, #0]
 8001f68:	2300      	movs	r3, #0
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	f009 fa61 	bl	800b434 <xQueueGenericSend>
					}
				}
				SendUpData(BasetoUpData);
 8001f72:	4e57      	ldr	r6, [pc, #348]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8001f74:	466d      	mov	r5, sp
 8001f76:	f106 0410 	add.w	r4, r6, #16
 8001f7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f7e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f82:	e885 0003 	stmia.w	r5, {r0, r1}
 8001f86:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001f8a:	f7fe fd6b 	bl	8000a64 <SendUpData>
 8001f8e:	e093      	b.n	80020b8 <BasetoUpTaskFunction+0x208>
			}
			else //发�?�主控仓数据
			{
				SensorCarbin = 0; //轮换要发送的仓位数据
 8001f90:	2300      	movs	r3, #0
 8001f92:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				//汇�?�本仓传感器数据
				//仓位数据
				BasetoUpData.CabinNum = 0;
 8001f96:	4b4e      	ldr	r3, [pc, #312]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	701a      	strb	r2, [r3, #0]
				//漏水??????
				BasetoUpData.WaterDetect = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_6)
 8001f9c:	2140      	movs	r1, #64	; 0x40
 8001f9e:	4850      	ldr	r0, [pc, #320]	; (80020e0 <BasetoUpTaskFunction+0x230>)
 8001fa0:	f004 fa30 	bl	8006404 <HAL_GPIO_ReadPin>
 8001fa4:	4603      	mov	r3, r0
						<< 2;
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	b2da      	uxtb	r2, r3
				BasetoUpData.WaterDetect = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_6)
 8001faa:	4b49      	ldr	r3, [pc, #292]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8001fac:	705a      	strb	r2, [r3, #1]
				//九轴数据
				if (xSemaphoreTake(WT931IOHandle,
 8001fae:	4b4d      	ldr	r3, [pc, #308]	; (80020e4 <BasetoUpTaskFunction+0x234>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f04f 31ff 	mov.w	r1, #4294967295
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f009 fbc8 	bl	800b74c <xQueueSemaphoreTake>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d136      	bne.n	8002030 <BasetoUpTaskFunction+0x180>
						portMAX_DELAY) == pdTRUE)
				{
					BasetoUpData.AccNum[0] = WT931SensorData.AccNum[0];
 8001fc2:	4b49      	ldr	r3, [pc, #292]	; (80020e8 <BasetoUpTaskFunction+0x238>)
 8001fc4:	881a      	ldrh	r2, [r3, #0]
 8001fc6:	4b42      	ldr	r3, [pc, #264]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8001fc8:	815a      	strh	r2, [r3, #10]
					BasetoUpData.AccNum[1] = WT931SensorData.AccNum[1];
 8001fca:	4b47      	ldr	r3, [pc, #284]	; (80020e8 <BasetoUpTaskFunction+0x238>)
 8001fcc:	885a      	ldrh	r2, [r3, #2]
 8001fce:	4b40      	ldr	r3, [pc, #256]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8001fd0:	819a      	strh	r2, [r3, #12]
					BasetoUpData.AccNum[2] = WT931SensorData.AccNum[2];
 8001fd2:	4b45      	ldr	r3, [pc, #276]	; (80020e8 <BasetoUpTaskFunction+0x238>)
 8001fd4:	889a      	ldrh	r2, [r3, #4]
 8001fd6:	4b3e      	ldr	r3, [pc, #248]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8001fd8:	81da      	strh	r2, [r3, #14]
					BasetoUpData.RotNum[0] = WT931SensorData.RotNum[0];
 8001fda:	4b43      	ldr	r3, [pc, #268]	; (80020e8 <BasetoUpTaskFunction+0x238>)
 8001fdc:	88da      	ldrh	r2, [r3, #6]
 8001fde:	4b3c      	ldr	r3, [pc, #240]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8001fe0:	821a      	strh	r2, [r3, #16]
					BasetoUpData.RotNum[1] = WT931SensorData.RotNum[1];
 8001fe2:	4b41      	ldr	r3, [pc, #260]	; (80020e8 <BasetoUpTaskFunction+0x238>)
 8001fe4:	891a      	ldrh	r2, [r3, #8]
 8001fe6:	4b3a      	ldr	r3, [pc, #232]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8001fe8:	825a      	strh	r2, [r3, #18]
					BasetoUpData.RotNum[2] = WT931SensorData.RotNum[2];
 8001fea:	4b3f      	ldr	r3, [pc, #252]	; (80020e8 <BasetoUpTaskFunction+0x238>)
 8001fec:	895a      	ldrh	r2, [r3, #10]
 8001fee:	4b38      	ldr	r3, [pc, #224]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8001ff0:	829a      	strh	r2, [r3, #20]
					BasetoUpData.EulNum[0] = WT931SensorData.EulNum[0];
 8001ff2:	4b3d      	ldr	r3, [pc, #244]	; (80020e8 <BasetoUpTaskFunction+0x238>)
 8001ff4:	899a      	ldrh	r2, [r3, #12]
 8001ff6:	4b36      	ldr	r3, [pc, #216]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8001ff8:	82da      	strh	r2, [r3, #22]
					BasetoUpData.EulNum[1] = WT931SensorData.EulNum[1];
 8001ffa:	4b3b      	ldr	r3, [pc, #236]	; (80020e8 <BasetoUpTaskFunction+0x238>)
 8001ffc:	89da      	ldrh	r2, [r3, #14]
 8001ffe:	4b34      	ldr	r3, [pc, #208]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8002000:	831a      	strh	r2, [r3, #24]
					BasetoUpData.EulNum[2] = WT931SensorData.EulNum[2];
 8002002:	4b39      	ldr	r3, [pc, #228]	; (80020e8 <BasetoUpTaskFunction+0x238>)
 8002004:	8a1a      	ldrh	r2, [r3, #16]
 8002006:	4b32      	ldr	r3, [pc, #200]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8002008:	835a      	strh	r2, [r3, #26]
					BasetoUpData.MagNum[0] = WT931SensorData.MagNum[0];
 800200a:	4b37      	ldr	r3, [pc, #220]	; (80020e8 <BasetoUpTaskFunction+0x238>)
 800200c:	8a5a      	ldrh	r2, [r3, #18]
 800200e:	4b30      	ldr	r3, [pc, #192]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8002010:	839a      	strh	r2, [r3, #28]
					BasetoUpData.MagNum[1] = WT931SensorData.MagNum[1];
 8002012:	4b35      	ldr	r3, [pc, #212]	; (80020e8 <BasetoUpTaskFunction+0x238>)
 8002014:	8a9a      	ldrh	r2, [r3, #20]
 8002016:	4b2e      	ldr	r3, [pc, #184]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8002018:	83da      	strh	r2, [r3, #30]
					BasetoUpData.MagNum[2] = WT931SensorData.MagNum[2];
 800201a:	4b33      	ldr	r3, [pc, #204]	; (80020e8 <BasetoUpTaskFunction+0x238>)
 800201c:	8ada      	ldrh	r2, [r3, #22]
 800201e:	4b2c      	ldr	r3, [pc, #176]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8002020:	841a      	strh	r2, [r3, #32]
					xSemaphoreGive(WT931IOHandle);
 8002022:	4b30      	ldr	r3, [pc, #192]	; (80020e4 <BasetoUpTaskFunction+0x234>)
 8002024:	6818      	ldr	r0, [r3, #0]
 8002026:	2300      	movs	r3, #0
 8002028:	2200      	movs	r2, #0
 800202a:	2100      	movs	r1, #0
 800202c:	f009 fa02 	bl	800b434 <xQueueGenericSend>
				}
				//温湿度大气压数据
				if (xSemaphoreTake(GY39IOHandle,
 8002030:	4b2e      	ldr	r3, [pc, #184]	; (80020ec <BasetoUpTaskFunction+0x23c>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f04f 31ff 	mov.w	r1, #4294967295
 8002038:	4618      	mov	r0, r3
 800203a:	f009 fb87 	bl	800b74c <xQueueSemaphoreTake>
 800203e:	4603      	mov	r3, r0
 8002040:	2b01      	cmp	r3, #1
 8002042:	d112      	bne.n	800206a <BasetoUpTaskFunction+0x1ba>
						portMAX_DELAY) == pdTRUE)
				{
					BasetoUpData.CabinBaro = GY39SensorData.Baro;
 8002044:	4b2a      	ldr	r3, [pc, #168]	; (80020f0 <BasetoUpTaskFunction+0x240>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	4a21      	ldr	r2, [pc, #132]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 800204a:	6053      	str	r3, [r2, #4]
					BasetoUpData.CabinHum = GY39SensorData.Hum;
 800204c:	4b28      	ldr	r3, [pc, #160]	; (80020f0 <BasetoUpTaskFunction+0x240>)
 800204e:	891a      	ldrh	r2, [r3, #8]
 8002050:	4b1f      	ldr	r3, [pc, #124]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8002052:	811a      	strh	r2, [r3, #8]
					BasetoUpData.CabinTemperature = GY39SensorData.Temperature;
 8002054:	4b26      	ldr	r3, [pc, #152]	; (80020f0 <BasetoUpTaskFunction+0x240>)
 8002056:	881a      	ldrh	r2, [r3, #0]
 8002058:	4b1d      	ldr	r3, [pc, #116]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 800205a:	805a      	strh	r2, [r3, #2]
					xSemaphoreGive(GY39IOHandle);
 800205c:	4b23      	ldr	r3, [pc, #140]	; (80020ec <BasetoUpTaskFunction+0x23c>)
 800205e:	6818      	ldr	r0, [r3, #0]
 8002060:	2300      	movs	r3, #0
 8002062:	2200      	movs	r2, #0
 8002064:	2100      	movs	r1, #0
 8002066:	f009 f9e5 	bl	800b434 <xQueueGenericSend>
				}
				//水深水温数据
				if (xSemaphoreTake(DeepIOHandle,
 800206a:	4b22      	ldr	r3, [pc, #136]	; (80020f4 <BasetoUpTaskFunction+0x244>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f04f 31ff 	mov.w	r1, #4294967295
 8002072:	4618      	mov	r0, r3
 8002074:	f009 fb6a 	bl	800b74c <xQueueSemaphoreTake>
 8002078:	4603      	mov	r3, r0
 800207a:	2b01      	cmp	r3, #1
 800207c:	d10e      	bne.n	800209c <BasetoUpTaskFunction+0x1ec>
						portMAX_DELAY) == pdTRUE)
				{
					BasetoUpData.WaterDepth = DeepSensorData.WaterDepth;
 800207e:	4b1e      	ldr	r3, [pc, #120]	; (80020f8 <BasetoUpTaskFunction+0x248>)
 8002080:	885a      	ldrh	r2, [r3, #2]
 8002082:	4b13      	ldr	r3, [pc, #76]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 8002084:	849a      	strh	r2, [r3, #36]	; 0x24
					BasetoUpData.WaterTemperature =
							DeepSensorData.WaterTemperature;
 8002086:	4b1c      	ldr	r3, [pc, #112]	; (80020f8 <BasetoUpTaskFunction+0x248>)
 8002088:	881a      	ldrh	r2, [r3, #0]
					BasetoUpData.WaterTemperature =
 800208a:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 800208c:	845a      	strh	r2, [r3, #34]	; 0x22
					xSemaphoreGive(DeepIOHandle);
 800208e:	4b19      	ldr	r3, [pc, #100]	; (80020f4 <BasetoUpTaskFunction+0x244>)
 8002090:	6818      	ldr	r0, [r3, #0]
 8002092:	2300      	movs	r3, #0
 8002094:	2200      	movs	r2, #0
 8002096:	2100      	movs	r1, #0
 8002098:	f009 f9cc 	bl	800b434 <xQueueGenericSend>
				}
				SendUpData(BasetoUpData);
 800209c:	4e0c      	ldr	r6, [pc, #48]	; (80020d0 <BasetoUpTaskFunction+0x220>)
 800209e:	466d      	mov	r5, sp
 80020a0:	f106 0410 	add.w	r4, r6, #16
 80020a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020a8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020ac:	e885 0003 	stmia.w	r5, {r0, r1}
 80020b0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80020b4:	f7fe fcd6 	bl	8000a64 <SendUpData>
			}

			xSemaphoreGive(UpIOHandle);
 80020b8:	4b07      	ldr	r3, [pc, #28]	; (80020d8 <BasetoUpTaskFunction+0x228>)
 80020ba:	6818      	ldr	r0, [r3, #0]
 80020bc:	2300      	movs	r3, #0
 80020be:	2200      	movs	r2, #0
 80020c0:	2100      	movs	r1, #0
 80020c2:	f009 f9b7 	bl	800b434 <xQueueGenericSend>
		}

		HAL_IWDG_Refresh(&hiwdg1);
 80020c6:	480d      	ldr	r0, [pc, #52]	; (80020fc <BasetoUpTaskFunction+0x24c>)
 80020c8:	f004 fa1c 	bl	8006504 <HAL_IWDG_Refresh>
		if (xSemaphoreTake(UpIOHandle,portMAX_DELAY) == pdTRUE)
 80020cc:	e714      	b.n	8001ef8 <BasetoUpTaskFunction+0x48>
 80020ce:	bf00      	nop
 80020d0:	20004200 	.word	0x20004200
 80020d4:	2000466c 	.word	0x2000466c
 80020d8:	200041fc 	.word	0x200041fc
 80020dc:	20004540 	.word	0x20004540
 80020e0:	58021000 	.word	0x58021000
 80020e4:	200042b8 	.word	0x200042b8
 80020e8:	20004228 	.word	0x20004228
 80020ec:	200044b4 	.word	0x200044b4
 80020f0:	200044b8 	.word	0x200044b8
 80020f4:	200047bc 	.word	0x200047bc
 80020f8:	200045d4 	.word	0x200045d4
 80020fc:	200040dc 	.word	0x200040dc

08002100 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a04      	ldr	r2, [pc, #16]	; (8002120 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d101      	bne.n	8002116 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002112:	f001 f875 	bl	8003200 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002116:	bf00      	nop
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40001000 	.word	0x40001000

08002124 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002128:	b672      	cpsid	i
}
 800212a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800212c:	e7fe      	b.n	800212c <Error_Handler+0x8>
	...

08002130 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002136:	4b0c      	ldr	r3, [pc, #48]	; (8002168 <HAL_MspInit+0x38>)
 8002138:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800213c:	4a0a      	ldr	r2, [pc, #40]	; (8002168 <HAL_MspInit+0x38>)
 800213e:	f043 0302 	orr.w	r3, r3, #2
 8002142:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002146:	4b08      	ldr	r3, [pc, #32]	; (8002168 <HAL_MspInit+0x38>)
 8002148:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800214c:	f003 0302 	and.w	r3, r3, #2
 8002150:	607b      	str	r3, [r7, #4]
 8002152:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002154:	2200      	movs	r2, #0
 8002156:	210f      	movs	r1, #15
 8002158:	f06f 0001 	mvn.w	r0, #1
 800215c:	f001 f934 	bl	80033c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002160:	bf00      	nop
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	58024400 	.word	0x58024400

0800216c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b092      	sub	sp, #72	; 0x48
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a95      	ldr	r2, [pc, #596]	; (80023e0 <HAL_UART_MspInit+0x274>)
 800218a:	4293      	cmp	r3, r2
 800218c:	f040 8091 	bne.w	80022b2 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002190:	4b94      	ldr	r3, [pc, #592]	; (80023e4 <HAL_UART_MspInit+0x278>)
 8002192:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002196:	4a93      	ldr	r2, [pc, #588]	; (80023e4 <HAL_UART_MspInit+0x278>)
 8002198:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800219c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80021a0:	4b90      	ldr	r3, [pc, #576]	; (80023e4 <HAL_UART_MspInit+0x278>)
 80021a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80021a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021aa:	633b      	str	r3, [r7, #48]	; 0x30
 80021ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ae:	4b8d      	ldr	r3, [pc, #564]	; (80023e4 <HAL_UART_MspInit+0x278>)
 80021b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021b4:	4a8b      	ldr	r2, [pc, #556]	; (80023e4 <HAL_UART_MspInit+0x278>)
 80021b6:	f043 0301 	orr.w	r3, r3, #1
 80021ba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80021be:	4b89      	ldr	r3, [pc, #548]	; (80023e4 <HAL_UART_MspInit+0x278>)
 80021c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021c4:	f003 0301 	and.w	r3, r3, #1
 80021c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80021cc:	2303      	movs	r3, #3
 80021ce:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d0:	2302      	movs	r3, #2
 80021d2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d8:	2300      	movs	r3, #0
 80021da:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80021dc:	2308      	movs	r3, #8
 80021de:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80021e4:	4619      	mov	r1, r3
 80021e6:	4880      	ldr	r0, [pc, #512]	; (80023e8 <HAL_UART_MspInit+0x27c>)
 80021e8:	f003 ff5c 	bl	80060a4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream4;
 80021ec:	4b7f      	ldr	r3, [pc, #508]	; (80023ec <HAL_UART_MspInit+0x280>)
 80021ee:	4a80      	ldr	r2, [pc, #512]	; (80023f0 <HAL_UART_MspInit+0x284>)
 80021f0:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 80021f2:	4b7e      	ldr	r3, [pc, #504]	; (80023ec <HAL_UART_MspInit+0x280>)
 80021f4:	223f      	movs	r2, #63	; 0x3f
 80021f6:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021f8:	4b7c      	ldr	r3, [pc, #496]	; (80023ec <HAL_UART_MspInit+0x280>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021fe:	4b7b      	ldr	r3, [pc, #492]	; (80023ec <HAL_UART_MspInit+0x280>)
 8002200:	2200      	movs	r2, #0
 8002202:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002204:	4b79      	ldr	r3, [pc, #484]	; (80023ec <HAL_UART_MspInit+0x280>)
 8002206:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800220a:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800220c:	4b77      	ldr	r3, [pc, #476]	; (80023ec <HAL_UART_MspInit+0x280>)
 800220e:	2200      	movs	r2, #0
 8002210:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002212:	4b76      	ldr	r3, [pc, #472]	; (80023ec <HAL_UART_MspInit+0x280>)
 8002214:	2200      	movs	r2, #0
 8002216:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8002218:	4b74      	ldr	r3, [pc, #464]	; (80023ec <HAL_UART_MspInit+0x280>)
 800221a:	2200      	movs	r2, #0
 800221c:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800221e:	4b73      	ldr	r3, [pc, #460]	; (80023ec <HAL_UART_MspInit+0x280>)
 8002220:	2200      	movs	r2, #0
 8002222:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002224:	4b71      	ldr	r3, [pc, #452]	; (80023ec <HAL_UART_MspInit+0x280>)
 8002226:	2200      	movs	r2, #0
 8002228:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800222a:	4870      	ldr	r0, [pc, #448]	; (80023ec <HAL_UART_MspInit+0x280>)
 800222c:	f001 f8f4 	bl	8003418 <HAL_DMA_Init>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002236:	f7ff ff75 	bl	8002124 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a6b      	ldr	r2, [pc, #428]	; (80023ec <HAL_UART_MspInit+0x280>)
 800223e:	67da      	str	r2, [r3, #124]	; 0x7c
 8002240:	4a6a      	ldr	r2, [pc, #424]	; (80023ec <HAL_UART_MspInit+0x280>)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream5;
 8002246:	4b6b      	ldr	r3, [pc, #428]	; (80023f4 <HAL_UART_MspInit+0x288>)
 8002248:	4a6b      	ldr	r2, [pc, #428]	; (80023f8 <HAL_UART_MspInit+0x28c>)
 800224a:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 800224c:	4b69      	ldr	r3, [pc, #420]	; (80023f4 <HAL_UART_MspInit+0x288>)
 800224e:	2240      	movs	r2, #64	; 0x40
 8002250:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002252:	4b68      	ldr	r3, [pc, #416]	; (80023f4 <HAL_UART_MspInit+0x288>)
 8002254:	2240      	movs	r2, #64	; 0x40
 8002256:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002258:	4b66      	ldr	r3, [pc, #408]	; (80023f4 <HAL_UART_MspInit+0x288>)
 800225a:	2200      	movs	r2, #0
 800225c:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800225e:	4b65      	ldr	r3, [pc, #404]	; (80023f4 <HAL_UART_MspInit+0x288>)
 8002260:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002264:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002266:	4b63      	ldr	r3, [pc, #396]	; (80023f4 <HAL_UART_MspInit+0x288>)
 8002268:	2200      	movs	r2, #0
 800226a:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800226c:	4b61      	ldr	r3, [pc, #388]	; (80023f4 <HAL_UART_MspInit+0x288>)
 800226e:	2200      	movs	r2, #0
 8002270:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8002272:	4b60      	ldr	r3, [pc, #384]	; (80023f4 <HAL_UART_MspInit+0x288>)
 8002274:	2200      	movs	r2, #0
 8002276:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002278:	4b5e      	ldr	r3, [pc, #376]	; (80023f4 <HAL_UART_MspInit+0x288>)
 800227a:	2200      	movs	r2, #0
 800227c:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800227e:	4b5d      	ldr	r3, [pc, #372]	; (80023f4 <HAL_UART_MspInit+0x288>)
 8002280:	2200      	movs	r2, #0
 8002282:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8002284:	485b      	ldr	r0, [pc, #364]	; (80023f4 <HAL_UART_MspInit+0x288>)
 8002286:	f001 f8c7 	bl	8003418 <HAL_DMA_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8002290:	f7ff ff48 	bl	8002124 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a57      	ldr	r2, [pc, #348]	; (80023f4 <HAL_UART_MspInit+0x288>)
 8002298:	679a      	str	r2, [r3, #120]	; 0x78
 800229a:	4a56      	ldr	r2, [pc, #344]	; (80023f4 <HAL_UART_MspInit+0x288>)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80022a0:	2200      	movs	r2, #0
 80022a2:	2105      	movs	r1, #5
 80022a4:	2034      	movs	r0, #52	; 0x34
 80022a6:	f001 f88f 	bl	80033c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80022aa:	2034      	movs	r0, #52	; 0x34
 80022ac:	f001 f8a6 	bl	80033fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80022b0:	e263      	b.n	800277a <HAL_UART_MspInit+0x60e>
  else if(huart->Instance==UART8)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a51      	ldr	r2, [pc, #324]	; (80023fc <HAL_UART_MspInit+0x290>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	f040 80ab 	bne.w	8002414 <HAL_UART_MspInit+0x2a8>
    __HAL_RCC_UART8_CLK_ENABLE();
 80022be:	4b49      	ldr	r3, [pc, #292]	; (80023e4 <HAL_UART_MspInit+0x278>)
 80022c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80022c4:	4a47      	ldr	r2, [pc, #284]	; (80023e4 <HAL_UART_MspInit+0x278>)
 80022c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80022ca:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80022ce:	4b45      	ldr	r3, [pc, #276]	; (80023e4 <HAL_UART_MspInit+0x278>)
 80022d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80022d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80022d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80022da:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022dc:	4b41      	ldr	r3, [pc, #260]	; (80023e4 <HAL_UART_MspInit+0x278>)
 80022de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022e2:	4a40      	ldr	r2, [pc, #256]	; (80023e4 <HAL_UART_MspInit+0x278>)
 80022e4:	f043 0310 	orr.w	r3, r3, #16
 80022e8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80022ec:	4b3d      	ldr	r3, [pc, #244]	; (80023e4 <HAL_UART_MspInit+0x278>)
 80022ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022f2:	f003 0310 	and.w	r3, r3, #16
 80022f6:	627b      	str	r3, [r7, #36]	; 0x24
 80022f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80022fa:	2303      	movs	r3, #3
 80022fc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fe:	2302      	movs	r3, #2
 8002300:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002302:	2300      	movs	r3, #0
 8002304:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002306:	2300      	movs	r3, #0
 8002308:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800230a:	2308      	movs	r3, #8
 800230c:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800230e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002312:	4619      	mov	r1, r3
 8002314:	483a      	ldr	r0, [pc, #232]	; (8002400 <HAL_UART_MspInit+0x294>)
 8002316:	f003 fec5 	bl	80060a4 <HAL_GPIO_Init>
    hdma_uart8_rx.Instance = DMA1_Stream6;
 800231a:	4b3a      	ldr	r3, [pc, #232]	; (8002404 <HAL_UART_MspInit+0x298>)
 800231c:	4a3a      	ldr	r2, [pc, #232]	; (8002408 <HAL_UART_MspInit+0x29c>)
 800231e:	601a      	str	r2, [r3, #0]
    hdma_uart8_rx.Init.Request = DMA_REQUEST_UART8_RX;
 8002320:	4b38      	ldr	r3, [pc, #224]	; (8002404 <HAL_UART_MspInit+0x298>)
 8002322:	2251      	movs	r2, #81	; 0x51
 8002324:	605a      	str	r2, [r3, #4]
    hdma_uart8_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002326:	4b37      	ldr	r3, [pc, #220]	; (8002404 <HAL_UART_MspInit+0x298>)
 8002328:	2200      	movs	r2, #0
 800232a:	609a      	str	r2, [r3, #8]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800232c:	4b35      	ldr	r3, [pc, #212]	; (8002404 <HAL_UART_MspInit+0x298>)
 800232e:	2200      	movs	r2, #0
 8002330:	60da      	str	r2, [r3, #12]
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002332:	4b34      	ldr	r3, [pc, #208]	; (8002404 <HAL_UART_MspInit+0x298>)
 8002334:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002338:	611a      	str	r2, [r3, #16]
    hdma_uart8_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800233a:	4b32      	ldr	r3, [pc, #200]	; (8002404 <HAL_UART_MspInit+0x298>)
 800233c:	2200      	movs	r2, #0
 800233e:	615a      	str	r2, [r3, #20]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002340:	4b30      	ldr	r3, [pc, #192]	; (8002404 <HAL_UART_MspInit+0x298>)
 8002342:	2200      	movs	r2, #0
 8002344:	619a      	str	r2, [r3, #24]
    hdma_uart8_rx.Init.Mode = DMA_NORMAL;
 8002346:	4b2f      	ldr	r3, [pc, #188]	; (8002404 <HAL_UART_MspInit+0x298>)
 8002348:	2200      	movs	r2, #0
 800234a:	61da      	str	r2, [r3, #28]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_LOW;
 800234c:	4b2d      	ldr	r3, [pc, #180]	; (8002404 <HAL_UART_MspInit+0x298>)
 800234e:	2200      	movs	r2, #0
 8002350:	621a      	str	r2, [r3, #32]
    hdma_uart8_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002352:	4b2c      	ldr	r3, [pc, #176]	; (8002404 <HAL_UART_MspInit+0x298>)
 8002354:	2200      	movs	r2, #0
 8002356:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 8002358:	482a      	ldr	r0, [pc, #168]	; (8002404 <HAL_UART_MspInit+0x298>)
 800235a:	f001 f85d 	bl	8003418 <HAL_DMA_Init>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 8002364:	f7ff fede 	bl	8002124 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart8_rx);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a26      	ldr	r2, [pc, #152]	; (8002404 <HAL_UART_MspInit+0x298>)
 800236c:	67da      	str	r2, [r3, #124]	; 0x7c
 800236e:	4a25      	ldr	r2, [pc, #148]	; (8002404 <HAL_UART_MspInit+0x298>)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_uart8_tx.Instance = DMA1_Stream7;
 8002374:	4b25      	ldr	r3, [pc, #148]	; (800240c <HAL_UART_MspInit+0x2a0>)
 8002376:	4a26      	ldr	r2, [pc, #152]	; (8002410 <HAL_UART_MspInit+0x2a4>)
 8002378:	601a      	str	r2, [r3, #0]
    hdma_uart8_tx.Init.Request = DMA_REQUEST_UART8_TX;
 800237a:	4b24      	ldr	r3, [pc, #144]	; (800240c <HAL_UART_MspInit+0x2a0>)
 800237c:	2252      	movs	r2, #82	; 0x52
 800237e:	605a      	str	r2, [r3, #4]
    hdma_uart8_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002380:	4b22      	ldr	r3, [pc, #136]	; (800240c <HAL_UART_MspInit+0x2a0>)
 8002382:	2240      	movs	r2, #64	; 0x40
 8002384:	609a      	str	r2, [r3, #8]
    hdma_uart8_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002386:	4b21      	ldr	r3, [pc, #132]	; (800240c <HAL_UART_MspInit+0x2a0>)
 8002388:	2200      	movs	r2, #0
 800238a:	60da      	str	r2, [r3, #12]
    hdma_uart8_tx.Init.MemInc = DMA_MINC_ENABLE;
 800238c:	4b1f      	ldr	r3, [pc, #124]	; (800240c <HAL_UART_MspInit+0x2a0>)
 800238e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002392:	611a      	str	r2, [r3, #16]
    hdma_uart8_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002394:	4b1d      	ldr	r3, [pc, #116]	; (800240c <HAL_UART_MspInit+0x2a0>)
 8002396:	2200      	movs	r2, #0
 8002398:	615a      	str	r2, [r3, #20]
    hdma_uart8_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800239a:	4b1c      	ldr	r3, [pc, #112]	; (800240c <HAL_UART_MspInit+0x2a0>)
 800239c:	2200      	movs	r2, #0
 800239e:	619a      	str	r2, [r3, #24]
    hdma_uart8_tx.Init.Mode = DMA_NORMAL;
 80023a0:	4b1a      	ldr	r3, [pc, #104]	; (800240c <HAL_UART_MspInit+0x2a0>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	61da      	str	r2, [r3, #28]
    hdma_uart8_tx.Init.Priority = DMA_PRIORITY_LOW;
 80023a6:	4b19      	ldr	r3, [pc, #100]	; (800240c <HAL_UART_MspInit+0x2a0>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	621a      	str	r2, [r3, #32]
    hdma_uart8_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023ac:	4b17      	ldr	r3, [pc, #92]	; (800240c <HAL_UART_MspInit+0x2a0>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart8_tx) != HAL_OK)
 80023b2:	4816      	ldr	r0, [pc, #88]	; (800240c <HAL_UART_MspInit+0x2a0>)
 80023b4:	f001 f830 	bl	8003418 <HAL_DMA_Init>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <HAL_UART_MspInit+0x256>
      Error_Handler();
 80023be:	f7ff feb1 	bl	8002124 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart8_tx);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a11      	ldr	r2, [pc, #68]	; (800240c <HAL_UART_MspInit+0x2a0>)
 80023c6:	679a      	str	r2, [r3, #120]	; 0x78
 80023c8:	4a10      	ldr	r2, [pc, #64]	; (800240c <HAL_UART_MspInit+0x2a0>)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART8_IRQn, 5, 0);
 80023ce:	2200      	movs	r2, #0
 80023d0:	2105      	movs	r1, #5
 80023d2:	2053      	movs	r0, #83	; 0x53
 80023d4:	f000 fff8 	bl	80033c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 80023d8:	2053      	movs	r0, #83	; 0x53
 80023da:	f001 f80f 	bl	80033fc <HAL_NVIC_EnableIRQ>
}
 80023de:	e1cc      	b.n	800277a <HAL_UART_MspInit+0x60e>
 80023e0:	40004c00 	.word	0x40004c00
 80023e4:	58024400 	.word	0x58024400
 80023e8:	58020000 	.word	0x58020000
 80023ec:	20003fec 	.word	0x20003fec
 80023f0:	40020070 	.word	0x40020070
 80023f4:	2000470c 	.word	0x2000470c
 80023f8:	40020088 	.word	0x40020088
 80023fc:	40007c00 	.word	0x40007c00
 8002400:	58021000 	.word	0x58021000
 8002404:	200043ac 	.word	0x200043ac
 8002408:	400200a0 	.word	0x400200a0
 800240c:	200044c4 	.word	0x200044c4
 8002410:	400200b8 	.word	0x400200b8
  else if(huart->Instance==USART1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a96      	ldr	r2, [pc, #600]	; (8002674 <HAL_UART_MspInit+0x508>)
 800241a:	4293      	cmp	r3, r2
 800241c:	f040 8092 	bne.w	8002544 <HAL_UART_MspInit+0x3d8>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002420:	4b95      	ldr	r3, [pc, #596]	; (8002678 <HAL_UART_MspInit+0x50c>)
 8002422:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002426:	4a94      	ldr	r2, [pc, #592]	; (8002678 <HAL_UART_MspInit+0x50c>)
 8002428:	f043 0310 	orr.w	r3, r3, #16
 800242c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002430:	4b91      	ldr	r3, [pc, #580]	; (8002678 <HAL_UART_MspInit+0x50c>)
 8002432:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002436:	f003 0310 	and.w	r3, r3, #16
 800243a:	623b      	str	r3, [r7, #32]
 800243c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800243e:	4b8e      	ldr	r3, [pc, #568]	; (8002678 <HAL_UART_MspInit+0x50c>)
 8002440:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002444:	4a8c      	ldr	r2, [pc, #560]	; (8002678 <HAL_UART_MspInit+0x50c>)
 8002446:	f043 0302 	orr.w	r3, r3, #2
 800244a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800244e:	4b8a      	ldr	r3, [pc, #552]	; (8002678 <HAL_UART_MspInit+0x50c>)
 8002450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002454:	f003 0302 	and.w	r3, r3, #2
 8002458:	61fb      	str	r3, [r7, #28]
 800245a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800245c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002460:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002462:	2302      	movs	r3, #2
 8002464:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002466:	2300      	movs	r3, #0
 8002468:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800246a:	2300      	movs	r3, #0
 800246c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800246e:	2304      	movs	r3, #4
 8002470:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002472:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002476:	4619      	mov	r1, r3
 8002478:	4880      	ldr	r0, [pc, #512]	; (800267c <HAL_UART_MspInit+0x510>)
 800247a:	f003 fe13 	bl	80060a4 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream0;
 800247e:	4b80      	ldr	r3, [pc, #512]	; (8002680 <HAL_UART_MspInit+0x514>)
 8002480:	4a80      	ldr	r2, [pc, #512]	; (8002684 <HAL_UART_MspInit+0x518>)
 8002482:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002484:	4b7e      	ldr	r3, [pc, #504]	; (8002680 <HAL_UART_MspInit+0x514>)
 8002486:	2229      	movs	r2, #41	; 0x29
 8002488:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800248a:	4b7d      	ldr	r3, [pc, #500]	; (8002680 <HAL_UART_MspInit+0x514>)
 800248c:	2200      	movs	r2, #0
 800248e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002490:	4b7b      	ldr	r3, [pc, #492]	; (8002680 <HAL_UART_MspInit+0x514>)
 8002492:	2200      	movs	r2, #0
 8002494:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002496:	4b7a      	ldr	r3, [pc, #488]	; (8002680 <HAL_UART_MspInit+0x514>)
 8002498:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800249c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800249e:	4b78      	ldr	r3, [pc, #480]	; (8002680 <HAL_UART_MspInit+0x514>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024a4:	4b76      	ldr	r3, [pc, #472]	; (8002680 <HAL_UART_MspInit+0x514>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80024aa:	4b75      	ldr	r3, [pc, #468]	; (8002680 <HAL_UART_MspInit+0x514>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80024b0:	4b73      	ldr	r3, [pc, #460]	; (8002680 <HAL_UART_MspInit+0x514>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024b6:	4b72      	ldr	r3, [pc, #456]	; (8002680 <HAL_UART_MspInit+0x514>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80024bc:	4870      	ldr	r0, [pc, #448]	; (8002680 <HAL_UART_MspInit+0x514>)
 80024be:	f000 ffab 	bl	8003418 <HAL_DMA_Init>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <HAL_UART_MspInit+0x360>
      Error_Handler();
 80024c8:	f7ff fe2c 	bl	8002124 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a6c      	ldr	r2, [pc, #432]	; (8002680 <HAL_UART_MspInit+0x514>)
 80024d0:	67da      	str	r2, [r3, #124]	; 0x7c
 80024d2:	4a6b      	ldr	r2, [pc, #428]	; (8002680 <HAL_UART_MspInit+0x514>)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart1_tx.Instance = DMA1_Stream1;
 80024d8:	4b6b      	ldr	r3, [pc, #428]	; (8002688 <HAL_UART_MspInit+0x51c>)
 80024da:	4a6c      	ldr	r2, [pc, #432]	; (800268c <HAL_UART_MspInit+0x520>)
 80024dc:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80024de:	4b6a      	ldr	r3, [pc, #424]	; (8002688 <HAL_UART_MspInit+0x51c>)
 80024e0:	222a      	movs	r2, #42	; 0x2a
 80024e2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024e4:	4b68      	ldr	r3, [pc, #416]	; (8002688 <HAL_UART_MspInit+0x51c>)
 80024e6:	2240      	movs	r2, #64	; 0x40
 80024e8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024ea:	4b67      	ldr	r3, [pc, #412]	; (8002688 <HAL_UART_MspInit+0x51c>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024f0:	4b65      	ldr	r3, [pc, #404]	; (8002688 <HAL_UART_MspInit+0x51c>)
 80024f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024f6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024f8:	4b63      	ldr	r3, [pc, #396]	; (8002688 <HAL_UART_MspInit+0x51c>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024fe:	4b62      	ldr	r3, [pc, #392]	; (8002688 <HAL_UART_MspInit+0x51c>)
 8002500:	2200      	movs	r2, #0
 8002502:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002504:	4b60      	ldr	r3, [pc, #384]	; (8002688 <HAL_UART_MspInit+0x51c>)
 8002506:	2200      	movs	r2, #0
 8002508:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800250a:	4b5f      	ldr	r3, [pc, #380]	; (8002688 <HAL_UART_MspInit+0x51c>)
 800250c:	2200      	movs	r2, #0
 800250e:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002510:	4b5d      	ldr	r3, [pc, #372]	; (8002688 <HAL_UART_MspInit+0x51c>)
 8002512:	2200      	movs	r2, #0
 8002514:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002516:	485c      	ldr	r0, [pc, #368]	; (8002688 <HAL_UART_MspInit+0x51c>)
 8002518:	f000 ff7e 	bl	8003418 <HAL_DMA_Init>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <HAL_UART_MspInit+0x3ba>
      Error_Handler();
 8002522:	f7ff fdff 	bl	8002124 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a57      	ldr	r2, [pc, #348]	; (8002688 <HAL_UART_MspInit+0x51c>)
 800252a:	679a      	str	r2, [r3, #120]	; 0x78
 800252c:	4a56      	ldr	r2, [pc, #344]	; (8002688 <HAL_UART_MspInit+0x51c>)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002532:	2200      	movs	r2, #0
 8002534:	2105      	movs	r1, #5
 8002536:	2025      	movs	r0, #37	; 0x25
 8002538:	f000 ff46 	bl	80033c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800253c:	2025      	movs	r0, #37	; 0x25
 800253e:	f000 ff5d 	bl	80033fc <HAL_NVIC_EnableIRQ>
}
 8002542:	e11a      	b.n	800277a <HAL_UART_MspInit+0x60e>
  else if(huart->Instance==USART2)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a51      	ldr	r2, [pc, #324]	; (8002690 <HAL_UART_MspInit+0x524>)
 800254a:	4293      	cmp	r3, r2
 800254c:	f040 80ac 	bne.w	80026a8 <HAL_UART_MspInit+0x53c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002550:	4b49      	ldr	r3, [pc, #292]	; (8002678 <HAL_UART_MspInit+0x50c>)
 8002552:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002556:	4a48      	ldr	r2, [pc, #288]	; (8002678 <HAL_UART_MspInit+0x50c>)
 8002558:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800255c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002560:	4b45      	ldr	r3, [pc, #276]	; (8002678 <HAL_UART_MspInit+0x50c>)
 8002562:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800256a:	61bb      	str	r3, [r7, #24]
 800256c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800256e:	4b42      	ldr	r3, [pc, #264]	; (8002678 <HAL_UART_MspInit+0x50c>)
 8002570:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002574:	4a40      	ldr	r2, [pc, #256]	; (8002678 <HAL_UART_MspInit+0x50c>)
 8002576:	f043 0301 	orr.w	r3, r3, #1
 800257a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800257e:	4b3e      	ldr	r3, [pc, #248]	; (8002678 <HAL_UART_MspInit+0x50c>)
 8002580:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	617b      	str	r3, [r7, #20]
 800258a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800258c:	230c      	movs	r3, #12
 800258e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002590:	2302      	movs	r3, #2
 8002592:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002594:	2300      	movs	r3, #0
 8002596:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002598:	2300      	movs	r3, #0
 800259a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800259c:	2307      	movs	r3, #7
 800259e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025a0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80025a4:	4619      	mov	r1, r3
 80025a6:	483b      	ldr	r0, [pc, #236]	; (8002694 <HAL_UART_MspInit+0x528>)
 80025a8:	f003 fd7c 	bl	80060a4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream2;
 80025ac:	4b3a      	ldr	r3, [pc, #232]	; (8002698 <HAL_UART_MspInit+0x52c>)
 80025ae:	4a3b      	ldr	r2, [pc, #236]	; (800269c <HAL_UART_MspInit+0x530>)
 80025b0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80025b2:	4b39      	ldr	r3, [pc, #228]	; (8002698 <HAL_UART_MspInit+0x52c>)
 80025b4:	222b      	movs	r2, #43	; 0x2b
 80025b6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025b8:	4b37      	ldr	r3, [pc, #220]	; (8002698 <HAL_UART_MspInit+0x52c>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025be:	4b36      	ldr	r3, [pc, #216]	; (8002698 <HAL_UART_MspInit+0x52c>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025c4:	4b34      	ldr	r3, [pc, #208]	; (8002698 <HAL_UART_MspInit+0x52c>)
 80025c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025ca:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025cc:	4b32      	ldr	r3, [pc, #200]	; (8002698 <HAL_UART_MspInit+0x52c>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025d2:	4b31      	ldr	r3, [pc, #196]	; (8002698 <HAL_UART_MspInit+0x52c>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80025d8:	4b2f      	ldr	r3, [pc, #188]	; (8002698 <HAL_UART_MspInit+0x52c>)
 80025da:	2200      	movs	r2, #0
 80025dc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80025de:	4b2e      	ldr	r3, [pc, #184]	; (8002698 <HAL_UART_MspInit+0x52c>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025e4:	4b2c      	ldr	r3, [pc, #176]	; (8002698 <HAL_UART_MspInit+0x52c>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80025ea:	482b      	ldr	r0, [pc, #172]	; (8002698 <HAL_UART_MspInit+0x52c>)
 80025ec:	f000 ff14 	bl	8003418 <HAL_DMA_Init>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <HAL_UART_MspInit+0x48e>
      Error_Handler();
 80025f6:	f7ff fd95 	bl	8002124 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a26      	ldr	r2, [pc, #152]	; (8002698 <HAL_UART_MspInit+0x52c>)
 80025fe:	67da      	str	r2, [r3, #124]	; 0x7c
 8002600:	4a25      	ldr	r2, [pc, #148]	; (8002698 <HAL_UART_MspInit+0x52c>)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA2_Stream0;
 8002606:	4b26      	ldr	r3, [pc, #152]	; (80026a0 <HAL_UART_MspInit+0x534>)
 8002608:	4a26      	ldr	r2, [pc, #152]	; (80026a4 <HAL_UART_MspInit+0x538>)
 800260a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800260c:	4b24      	ldr	r3, [pc, #144]	; (80026a0 <HAL_UART_MspInit+0x534>)
 800260e:	222c      	movs	r2, #44	; 0x2c
 8002610:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002612:	4b23      	ldr	r3, [pc, #140]	; (80026a0 <HAL_UART_MspInit+0x534>)
 8002614:	2240      	movs	r2, #64	; 0x40
 8002616:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002618:	4b21      	ldr	r3, [pc, #132]	; (80026a0 <HAL_UART_MspInit+0x534>)
 800261a:	2200      	movs	r2, #0
 800261c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800261e:	4b20      	ldr	r3, [pc, #128]	; (80026a0 <HAL_UART_MspInit+0x534>)
 8002620:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002624:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002626:	4b1e      	ldr	r3, [pc, #120]	; (80026a0 <HAL_UART_MspInit+0x534>)
 8002628:	2200      	movs	r2, #0
 800262a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800262c:	4b1c      	ldr	r3, [pc, #112]	; (80026a0 <HAL_UART_MspInit+0x534>)
 800262e:	2200      	movs	r2, #0
 8002630:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002632:	4b1b      	ldr	r3, [pc, #108]	; (80026a0 <HAL_UART_MspInit+0x534>)
 8002634:	2200      	movs	r2, #0
 8002636:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002638:	4b19      	ldr	r3, [pc, #100]	; (80026a0 <HAL_UART_MspInit+0x534>)
 800263a:	2200      	movs	r2, #0
 800263c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800263e:	4b18      	ldr	r3, [pc, #96]	; (80026a0 <HAL_UART_MspInit+0x534>)
 8002640:	2200      	movs	r2, #0
 8002642:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002644:	4816      	ldr	r0, [pc, #88]	; (80026a0 <HAL_UART_MspInit+0x534>)
 8002646:	f000 fee7 	bl	8003418 <HAL_DMA_Init>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <HAL_UART_MspInit+0x4e8>
      Error_Handler();
 8002650:	f7ff fd68 	bl	8002124 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a12      	ldr	r2, [pc, #72]	; (80026a0 <HAL_UART_MspInit+0x534>)
 8002658:	679a      	str	r2, [r3, #120]	; 0x78
 800265a:	4a11      	ldr	r2, [pc, #68]	; (80026a0 <HAL_UART_MspInit+0x534>)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002660:	2200      	movs	r2, #0
 8002662:	2105      	movs	r1, #5
 8002664:	2026      	movs	r0, #38	; 0x26
 8002666:	f000 feaf 	bl	80033c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800266a:	2026      	movs	r0, #38	; 0x26
 800266c:	f000 fec6 	bl	80033fc <HAL_NVIC_EnableIRQ>
}
 8002670:	e083      	b.n	800277a <HAL_UART_MspInit+0x60e>
 8002672:	bf00      	nop
 8002674:	40011000 	.word	0x40011000
 8002678:	58024400 	.word	0x58024400
 800267c:	58020400 	.word	0x58020400
 8002680:	200042bc 	.word	0x200042bc
 8002684:	40020010 	.word	0x40020010
 8002688:	20004240 	.word	0x20004240
 800268c:	40020028 	.word	0x40020028
 8002690:	40004400 	.word	0x40004400
 8002694:	58020000 	.word	0x58020000
 8002698:	20004064 	.word	0x20004064
 800269c:	40020040 	.word	0x40020040
 80026a0:	20004334 	.word	0x20004334
 80026a4:	40020410 	.word	0x40020410
  else if(huart->Instance==USART3)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a35      	ldr	r2, [pc, #212]	; (8002784 <HAL_UART_MspInit+0x618>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d163      	bne.n	800277a <HAL_UART_MspInit+0x60e>
    __HAL_RCC_USART3_CLK_ENABLE();
 80026b2:	4b35      	ldr	r3, [pc, #212]	; (8002788 <HAL_UART_MspInit+0x61c>)
 80026b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80026b8:	4a33      	ldr	r2, [pc, #204]	; (8002788 <HAL_UART_MspInit+0x61c>)
 80026ba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026be:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80026c2:	4b31      	ldr	r3, [pc, #196]	; (8002788 <HAL_UART_MspInit+0x61c>)
 80026c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80026c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026cc:	613b      	str	r3, [r7, #16]
 80026ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026d0:	4b2d      	ldr	r3, [pc, #180]	; (8002788 <HAL_UART_MspInit+0x61c>)
 80026d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026d6:	4a2c      	ldr	r2, [pc, #176]	; (8002788 <HAL_UART_MspInit+0x61c>)
 80026d8:	f043 0302 	orr.w	r3, r3, #2
 80026dc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026e0:	4b29      	ldr	r3, [pc, #164]	; (8002788 <HAL_UART_MspInit+0x61c>)
 80026e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80026ee:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80026f2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f4:	2302      	movs	r3, #2
 80026f6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f8:	2300      	movs	r3, #0
 80026fa:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fc:	2300      	movs	r3, #0
 80026fe:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002700:	2307      	movs	r3, #7
 8002702:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002704:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002708:	4619      	mov	r1, r3
 800270a:	4820      	ldr	r0, [pc, #128]	; (800278c <HAL_UART_MspInit+0x620>)
 800270c:	f003 fcca 	bl	80060a4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream3;
 8002710:	4b1f      	ldr	r3, [pc, #124]	; (8002790 <HAL_UART_MspInit+0x624>)
 8002712:	4a20      	ldr	r2, [pc, #128]	; (8002794 <HAL_UART_MspInit+0x628>)
 8002714:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8002716:	4b1e      	ldr	r3, [pc, #120]	; (8002790 <HAL_UART_MspInit+0x624>)
 8002718:	222d      	movs	r2, #45	; 0x2d
 800271a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800271c:	4b1c      	ldr	r3, [pc, #112]	; (8002790 <HAL_UART_MspInit+0x624>)
 800271e:	2200      	movs	r2, #0
 8002720:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002722:	4b1b      	ldr	r3, [pc, #108]	; (8002790 <HAL_UART_MspInit+0x624>)
 8002724:	2200      	movs	r2, #0
 8002726:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002728:	4b19      	ldr	r3, [pc, #100]	; (8002790 <HAL_UART_MspInit+0x624>)
 800272a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800272e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002730:	4b17      	ldr	r3, [pc, #92]	; (8002790 <HAL_UART_MspInit+0x624>)
 8002732:	2200      	movs	r2, #0
 8002734:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002736:	4b16      	ldr	r3, [pc, #88]	; (8002790 <HAL_UART_MspInit+0x624>)
 8002738:	2200      	movs	r2, #0
 800273a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800273c:	4b14      	ldr	r3, [pc, #80]	; (8002790 <HAL_UART_MspInit+0x624>)
 800273e:	2200      	movs	r2, #0
 8002740:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002742:	4b13      	ldr	r3, [pc, #76]	; (8002790 <HAL_UART_MspInit+0x624>)
 8002744:	2200      	movs	r2, #0
 8002746:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002748:	4b11      	ldr	r3, [pc, #68]	; (8002790 <HAL_UART_MspInit+0x624>)
 800274a:	2200      	movs	r2, #0
 800274c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800274e:	4810      	ldr	r0, [pc, #64]	; (8002790 <HAL_UART_MspInit+0x624>)
 8002750:	f000 fe62 	bl	8003418 <HAL_DMA_Init>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <HAL_UART_MspInit+0x5f2>
      Error_Handler();
 800275a:	f7ff fce3 	bl	8002124 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a0b      	ldr	r2, [pc, #44]	; (8002790 <HAL_UART_MspInit+0x624>)
 8002762:	67da      	str	r2, [r3, #124]	; 0x7c
 8002764:	4a0a      	ldr	r2, [pc, #40]	; (8002790 <HAL_UART_MspInit+0x624>)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800276a:	2200      	movs	r2, #0
 800276c:	2105      	movs	r1, #5
 800276e:	2027      	movs	r0, #39	; 0x27
 8002770:	f000 fe2a 	bl	80033c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002774:	2027      	movs	r0, #39	; 0x27
 8002776:	f000 fe41 	bl	80033fc <HAL_NVIC_EnableIRQ>
}
 800277a:	bf00      	nop
 800277c:	3748      	adds	r7, #72	; 0x48
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	40004800 	.word	0x40004800
 8002788:	58024400 	.word	0x58024400
 800278c:	58020400 	.word	0x58020400
 8002790:	200040ec 	.word	0x200040ec
 8002794:	40020058 	.word	0x40020058

08002798 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b090      	sub	sp, #64	; 0x40
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b0f      	cmp	r3, #15
 80027a4:	d827      	bhi.n	80027f6 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 80027a6:	2200      	movs	r2, #0
 80027a8:	6879      	ldr	r1, [r7, #4]
 80027aa:	2036      	movs	r0, #54	; 0x36
 80027ac:	f000 fe0c 	bl	80033c8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80027b0:	2036      	movs	r0, #54	; 0x36
 80027b2:	f000 fe23 	bl	80033fc <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 80027b6:	4a29      	ldr	r2, [pc, #164]	; (800285c <HAL_InitTick+0xc4>)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80027bc:	4b28      	ldr	r3, [pc, #160]	; (8002860 <HAL_InitTick+0xc8>)
 80027be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80027c2:	4a27      	ldr	r2, [pc, #156]	; (8002860 <HAL_InitTick+0xc8>)
 80027c4:	f043 0310 	orr.w	r3, r3, #16
 80027c8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80027cc:	4b24      	ldr	r3, [pc, #144]	; (8002860 <HAL_InitTick+0xc8>)
 80027ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80027d2:	f003 0310 	and.w	r3, r3, #16
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80027da:	f107 0210 	add.w	r2, r7, #16
 80027de:	f107 0314 	add.w	r3, r7, #20
 80027e2:	4611      	mov	r1, r2
 80027e4:	4618      	mov	r0, r3
 80027e6:	f004 fe73 	bl	80074d0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80027ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ec:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80027ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d106      	bne.n	8002802 <HAL_InitTick+0x6a>
 80027f4:	e001      	b.n	80027fa <HAL_InitTick+0x62>
    return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e02b      	b.n	8002852 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80027fa:	f004 fe3d 	bl	8007478 <HAL_RCC_GetPCLK1Freq>
 80027fe:	63f8      	str	r0, [r7, #60]	; 0x3c
 8002800:	e004      	b.n	800280c <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002802:	f004 fe39 	bl	8007478 <HAL_RCC_GetPCLK1Freq>
 8002806:	4603      	mov	r3, r0
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800280c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800280e:	4a15      	ldr	r2, [pc, #84]	; (8002864 <HAL_InitTick+0xcc>)
 8002810:	fba2 2303 	umull	r2, r3, r2, r3
 8002814:	0c9b      	lsrs	r3, r3, #18
 8002816:	3b01      	subs	r3, #1
 8002818:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800281a:	4b13      	ldr	r3, [pc, #76]	; (8002868 <HAL_InitTick+0xd0>)
 800281c:	4a13      	ldr	r2, [pc, #76]	; (800286c <HAL_InitTick+0xd4>)
 800281e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002820:	4b11      	ldr	r3, [pc, #68]	; (8002868 <HAL_InitTick+0xd0>)
 8002822:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002826:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002828:	4a0f      	ldr	r2, [pc, #60]	; (8002868 <HAL_InitTick+0xd0>)
 800282a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800282c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800282e:	4b0e      	ldr	r3, [pc, #56]	; (8002868 <HAL_InitTick+0xd0>)
 8002830:	2200      	movs	r2, #0
 8002832:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002834:	4b0c      	ldr	r3, [pc, #48]	; (8002868 <HAL_InitTick+0xd0>)
 8002836:	2200      	movs	r2, #0
 8002838:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800283a:	480b      	ldr	r0, [pc, #44]	; (8002868 <HAL_InitTick+0xd0>)
 800283c:	f006 f9ec 	bl	8008c18 <HAL_TIM_Base_Init>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d104      	bne.n	8002850 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002846:	4808      	ldr	r0, [pc, #32]	; (8002868 <HAL_InitTick+0xd0>)
 8002848:	f006 fa48 	bl	8008cdc <HAL_TIM_Base_Start_IT>
 800284c:	4603      	mov	r3, r0
 800284e:	e000      	b.n	8002852 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
}
 8002852:	4618      	mov	r0, r3
 8002854:	3740      	adds	r7, #64	; 0x40
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	20000008 	.word	0x20000008
 8002860:	58024400 	.word	0x58024400
 8002864:	431bde83 	.word	0x431bde83
 8002868:	200047c0 	.word	0x200047c0
 800286c:	40001000 	.word	0x40001000

08002870 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8002874:	e7fe      	b.n	8002874 <NMI_Handler+0x4>

08002876 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002876:	b480      	push	{r7}
 8002878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800287a:	e7fe      	b.n	800287a <HardFault_Handler+0x4>

0800287c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002880:	e7fe      	b.n	8002880 <MemManage_Handler+0x4>

08002882 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002882:	b480      	push	{r7}
 8002884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002886:	e7fe      	b.n	8002886 <BusFault_Handler+0x4>

08002888 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800288c:	e7fe      	b.n	800288c <UsageFault_Handler+0x4>

0800288e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800288e:	b480      	push	{r7}
 8002890:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002892:	bf00      	nop
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80028a0:	4802      	ldr	r0, [pc, #8]	; (80028ac <DMA1_Stream0_IRQHandler+0x10>)
 80028a2:	f002 f8e1 	bl	8004a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80028a6:	bf00      	nop
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	200042bc 	.word	0x200042bc

080028b0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80028b4:	4802      	ldr	r0, [pc, #8]	; (80028c0 <DMA1_Stream1_IRQHandler+0x10>)
 80028b6:	f002 f8d7 	bl	8004a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80028ba:	bf00      	nop
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	20004240 	.word	0x20004240

080028c4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80028c8:	4802      	ldr	r0, [pc, #8]	; (80028d4 <DMA1_Stream2_IRQHandler+0x10>)
 80028ca:	f002 f8cd 	bl	8004a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80028ce:	bf00      	nop
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	20004064 	.word	0x20004064

080028d8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80028dc:	4802      	ldr	r0, [pc, #8]	; (80028e8 <DMA1_Stream3_IRQHandler+0x10>)
 80028de:	f002 f8c3 	bl	8004a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80028e2:	bf00      	nop
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	200040ec 	.word	0x200040ec

080028ec <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80028f0:	4802      	ldr	r0, [pc, #8]	; (80028fc <DMA1_Stream4_IRQHandler+0x10>)
 80028f2:	f002 f8b9 	bl	8004a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80028f6:	bf00      	nop
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	20003fec 	.word	0x20003fec

08002900 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8002904:	4802      	ldr	r0, [pc, #8]	; (8002910 <DMA1_Stream5_IRQHandler+0x10>)
 8002906:	f002 f8af 	bl	8004a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800290a:	bf00      	nop
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	2000470c 	.word	0x2000470c

08002914 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
 8002918:	4802      	ldr	r0, [pc, #8]	; (8002924 <DMA1_Stream6_IRQHandler+0x10>)
 800291a:	f002 f8a5 	bl	8004a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800291e:	bf00      	nop
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	200043ac 	.word	0x200043ac

08002928 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	uint32_t tmp_flag = 0;
 800292e:	2300      	movs	r3, #0
 8002930:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE);
 8002932:	4b40      	ldr	r3, [pc, #256]	; (8002a34 <USART1_IRQHandler+0x10c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	69db      	ldr	r3, [r3, #28]
 8002938:	f003 0310 	and.w	r3, r3, #16
 800293c:	2b10      	cmp	r3, #16
 800293e:	bf0c      	ite	eq
 8002940:	2301      	moveq	r3, #1
 8002942:	2300      	movne	r3, #0
 8002944:	b2db      	uxtb	r3, r3
 8002946:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d06b      	beq.n	8002a26 <USART1_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 800294e:	4b39      	ldr	r3, [pc, #228]	; (8002a34 <USART1_IRQHandler+0x10c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2210      	movs	r2, #16
 8002954:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart1);
 8002956:	4837      	ldr	r0, [pc, #220]	; (8002a34 <USART1_IRQHandler+0x10c>)
 8002958:	f006 fd46 	bl	80093e8 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 800295c:	4b36      	ldr	r3, [pc, #216]	; (8002a38 <USART1_IRQHandler+0x110>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a36      	ldr	r2, [pc, #216]	; (8002a3c <USART1_IRQHandler+0x114>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d04a      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 8002966:	4b34      	ldr	r3, [pc, #208]	; (8002a38 <USART1_IRQHandler+0x110>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a35      	ldr	r2, [pc, #212]	; (8002a40 <USART1_IRQHandler+0x118>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d045      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 8002970:	4b31      	ldr	r3, [pc, #196]	; (8002a38 <USART1_IRQHandler+0x110>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a33      	ldr	r2, [pc, #204]	; (8002a44 <USART1_IRQHandler+0x11c>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d040      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 800297a:	4b2f      	ldr	r3, [pc, #188]	; (8002a38 <USART1_IRQHandler+0x110>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a32      	ldr	r2, [pc, #200]	; (8002a48 <USART1_IRQHandler+0x120>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d03b      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 8002984:	4b2c      	ldr	r3, [pc, #176]	; (8002a38 <USART1_IRQHandler+0x110>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a30      	ldr	r2, [pc, #192]	; (8002a4c <USART1_IRQHandler+0x124>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d036      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 800298e:	4b2a      	ldr	r3, [pc, #168]	; (8002a38 <USART1_IRQHandler+0x110>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a2f      	ldr	r2, [pc, #188]	; (8002a50 <USART1_IRQHandler+0x128>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d031      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 8002998:	4b27      	ldr	r3, [pc, #156]	; (8002a38 <USART1_IRQHandler+0x110>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a2d      	ldr	r2, [pc, #180]	; (8002a54 <USART1_IRQHandler+0x12c>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d02c      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 80029a2:	4b25      	ldr	r3, [pc, #148]	; (8002a38 <USART1_IRQHandler+0x110>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a2c      	ldr	r2, [pc, #176]	; (8002a58 <USART1_IRQHandler+0x130>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d027      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 80029ac:	4b22      	ldr	r3, [pc, #136]	; (8002a38 <USART1_IRQHandler+0x110>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a2a      	ldr	r2, [pc, #168]	; (8002a5c <USART1_IRQHandler+0x134>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d022      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 80029b6:	4b20      	ldr	r3, [pc, #128]	; (8002a38 <USART1_IRQHandler+0x110>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a29      	ldr	r2, [pc, #164]	; (8002a60 <USART1_IRQHandler+0x138>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d01d      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 80029c0:	4b1d      	ldr	r3, [pc, #116]	; (8002a38 <USART1_IRQHandler+0x110>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a27      	ldr	r2, [pc, #156]	; (8002a64 <USART1_IRQHandler+0x13c>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d018      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 80029ca:	4b1b      	ldr	r3, [pc, #108]	; (8002a38 <USART1_IRQHandler+0x110>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a26      	ldr	r2, [pc, #152]	; (8002a68 <USART1_IRQHandler+0x140>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d013      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 80029d4:	4b18      	ldr	r3, [pc, #96]	; (8002a38 <USART1_IRQHandler+0x110>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a24      	ldr	r2, [pc, #144]	; (8002a6c <USART1_IRQHandler+0x144>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d00e      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 80029de:	4b16      	ldr	r3, [pc, #88]	; (8002a38 <USART1_IRQHandler+0x110>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a23      	ldr	r2, [pc, #140]	; (8002a70 <USART1_IRQHandler+0x148>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d009      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 80029e8:	4b13      	ldr	r3, [pc, #76]	; (8002a38 <USART1_IRQHandler+0x110>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a21      	ldr	r2, [pc, #132]	; (8002a74 <USART1_IRQHandler+0x14c>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d004      	beq.n	80029fc <USART1_IRQHandler+0xd4>
 80029f2:	4b11      	ldr	r3, [pc, #68]	; (8002a38 <USART1_IRQHandler+0x110>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a20      	ldr	r2, [pc, #128]	; (8002a78 <USART1_IRQHandler+0x150>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d103      	bne.n	8002a04 <USART1_IRQHandler+0xdc>
 80029fc:	4b0e      	ldr	r3, [pc, #56]	; (8002a38 <USART1_IRQHandler+0x110>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	e002      	b.n	8002a0a <USART1_IRQHandler+0xe2>
 8002a04:	4b0c      	ldr	r3, [pc, #48]	; (8002a38 <USART1_IRQHandler+0x110>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
 8002a0a:	4b0a      	ldr	r3, [pc, #40]	; (8002a34 <USART1_IRQHandler+0x10c>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	4b08      	ldr	r3, [pc, #32]	; (8002a34 <USART1_IRQHandler+0x10c>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0210 	bic.w	r2, r2, #16
 8002a18:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(UpSideFinishHandle, pdFALSE);
 8002a1a:	4b18      	ldr	r3, [pc, #96]	; (8002a7c <USART1_IRQHandler+0x154>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2100      	movs	r1, #0
 8002a20:	4618      	mov	r0, r3
 8002a22:	f008 fe05 	bl	800b630 <xQueueGiveFromISR>
	}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a26:	4803      	ldr	r0, [pc, #12]	; (8002a34 <USART1_IRQHandler+0x10c>)
 8002a28:	f006 fd4e 	bl	80094c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a2c:	bf00      	nop
 8002a2e:	3708      	adds	r7, #8
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	20004424 	.word	0x20004424
 8002a38:	200042bc 	.word	0x200042bc
 8002a3c:	40020010 	.word	0x40020010
 8002a40:	40020028 	.word	0x40020028
 8002a44:	40020040 	.word	0x40020040
 8002a48:	40020058 	.word	0x40020058
 8002a4c:	40020070 	.word	0x40020070
 8002a50:	40020088 	.word	0x40020088
 8002a54:	400200a0 	.word	0x400200a0
 8002a58:	400200b8 	.word	0x400200b8
 8002a5c:	40020410 	.word	0x40020410
 8002a60:	40020428 	.word	0x40020428
 8002a64:	40020440 	.word	0x40020440
 8002a68:	40020458 	.word	0x40020458
 8002a6c:	40020470 	.word	0x40020470
 8002a70:	40020488 	.word	0x40020488
 8002a74:	400204a0 	.word	0x400204a0
 8002a78:	400204b8 	.word	0x400204b8
 8002a7c:	20004784 	.word	0x20004784

08002a80 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	uint32_t tmp_flag = 0;
 8002a86:	2300      	movs	r3, #0
 8002a88:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE);
 8002a8a:	4b40      	ldr	r3, [pc, #256]	; (8002b8c <USART2_IRQHandler+0x10c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	69db      	ldr	r3, [r3, #28]
 8002a90:	f003 0310 	and.w	r3, r3, #16
 8002a94:	2b10      	cmp	r3, #16
 8002a96:	bf0c      	ite	eq
 8002a98:	2301      	moveq	r3, #1
 8002a9a:	2300      	movne	r3, #0
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d06b      	beq.n	8002b7e <USART2_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8002aa6:	4b39      	ldr	r3, [pc, #228]	; (8002b8c <USART2_IRQHandler+0x10c>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2210      	movs	r2, #16
 8002aac:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart2);
 8002aae:	4837      	ldr	r0, [pc, #220]	; (8002b8c <USART2_IRQHandler+0x10c>)
 8002ab0:	f006 fc9a 	bl	80093e8 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 8002ab4:	4b36      	ldr	r3, [pc, #216]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a36      	ldr	r2, [pc, #216]	; (8002b94 <USART2_IRQHandler+0x114>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d04a      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002abe:	4b34      	ldr	r3, [pc, #208]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a35      	ldr	r2, [pc, #212]	; (8002b98 <USART2_IRQHandler+0x118>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d045      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002ac8:	4b31      	ldr	r3, [pc, #196]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a33      	ldr	r2, [pc, #204]	; (8002b9c <USART2_IRQHandler+0x11c>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d040      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002ad2:	4b2f      	ldr	r3, [pc, #188]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a32      	ldr	r2, [pc, #200]	; (8002ba0 <USART2_IRQHandler+0x120>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d03b      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002adc:	4b2c      	ldr	r3, [pc, #176]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a30      	ldr	r2, [pc, #192]	; (8002ba4 <USART2_IRQHandler+0x124>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d036      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002ae6:	4b2a      	ldr	r3, [pc, #168]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a2f      	ldr	r2, [pc, #188]	; (8002ba8 <USART2_IRQHandler+0x128>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d031      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002af0:	4b27      	ldr	r3, [pc, #156]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a2d      	ldr	r2, [pc, #180]	; (8002bac <USART2_IRQHandler+0x12c>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d02c      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002afa:	4b25      	ldr	r3, [pc, #148]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a2c      	ldr	r2, [pc, #176]	; (8002bb0 <USART2_IRQHandler+0x130>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d027      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002b04:	4b22      	ldr	r3, [pc, #136]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a2a      	ldr	r2, [pc, #168]	; (8002bb4 <USART2_IRQHandler+0x134>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d022      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002b0e:	4b20      	ldr	r3, [pc, #128]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a29      	ldr	r2, [pc, #164]	; (8002bb8 <USART2_IRQHandler+0x138>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d01d      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002b18:	4b1d      	ldr	r3, [pc, #116]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a27      	ldr	r2, [pc, #156]	; (8002bbc <USART2_IRQHandler+0x13c>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d018      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002b22:	4b1b      	ldr	r3, [pc, #108]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a26      	ldr	r2, [pc, #152]	; (8002bc0 <USART2_IRQHandler+0x140>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d013      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002b2c:	4b18      	ldr	r3, [pc, #96]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a24      	ldr	r2, [pc, #144]	; (8002bc4 <USART2_IRQHandler+0x144>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d00e      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002b36:	4b16      	ldr	r3, [pc, #88]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a23      	ldr	r2, [pc, #140]	; (8002bc8 <USART2_IRQHandler+0x148>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d009      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002b40:	4b13      	ldr	r3, [pc, #76]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a21      	ldr	r2, [pc, #132]	; (8002bcc <USART2_IRQHandler+0x14c>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d004      	beq.n	8002b54 <USART2_IRQHandler+0xd4>
 8002b4a:	4b11      	ldr	r3, [pc, #68]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a20      	ldr	r2, [pc, #128]	; (8002bd0 <USART2_IRQHandler+0x150>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d103      	bne.n	8002b5c <USART2_IRQHandler+0xdc>
 8002b54:	4b0e      	ldr	r3, [pc, #56]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	e002      	b.n	8002b62 <USART2_IRQHandler+0xe2>
 8002b5c:	4b0c      	ldr	r3, [pc, #48]	; (8002b90 <USART2_IRQHandler+0x110>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_IDLE);
 8002b62:	4b0a      	ldr	r3, [pc, #40]	; (8002b8c <USART2_IRQHandler+0x10c>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	4b08      	ldr	r3, [pc, #32]	; (8002b8c <USART2_IRQHandler+0x10c>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f022 0210 	bic.w	r2, r2, #16
 8002b70:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(GY39FinishHandle, pdFALSE);
 8002b72:	4b18      	ldr	r3, [pc, #96]	; (8002bd4 <USART2_IRQHandler+0x154>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2100      	movs	r1, #0
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f008 fd59 	bl	800b630 <xQueueGiveFromISR>
	}
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b7e:	4803      	ldr	r0, [pc, #12]	; (8002b8c <USART2_IRQHandler+0x10c>)
 8002b80:	f006 fca2 	bl	80094c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b84:	bf00      	nop
 8002b86:	3708      	adds	r7, #8
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	20004678 	.word	0x20004678
 8002b90:	20004064 	.word	0x20004064
 8002b94:	40020010 	.word	0x40020010
 8002b98:	40020028 	.word	0x40020028
 8002b9c:	40020040 	.word	0x40020040
 8002ba0:	40020058 	.word	0x40020058
 8002ba4:	40020070 	.word	0x40020070
 8002ba8:	40020088 	.word	0x40020088
 8002bac:	400200a0 	.word	0x400200a0
 8002bb0:	400200b8 	.word	0x400200b8
 8002bb4:	40020410 	.word	0x40020410
 8002bb8:	40020428 	.word	0x40020428
 8002bbc:	40020440 	.word	0x40020440
 8002bc0:	40020458 	.word	0x40020458
 8002bc4:	40020470 	.word	0x40020470
 8002bc8:	40020488 	.word	0x40020488
 8002bcc:	400204a0 	.word	0x400204a0
 8002bd0:	400204b8 	.word	0x400204b8
 8002bd4:	2000453c 	.word	0x2000453c

08002bd8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	uint32_t tmp_flag = 0;
 8002bde:	2300      	movs	r3, #0
 8002be0:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart3, UART_FLAG_IDLE);
 8002be2:	4b40      	ldr	r3, [pc, #256]	; (8002ce4 <USART3_IRQHandler+0x10c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	f003 0310 	and.w	r3, r3, #16
 8002bec:	2b10      	cmp	r3, #16
 8002bee:	bf0c      	ite	eq
 8002bf0:	2301      	moveq	r3, #1
 8002bf2:	2300      	movne	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d06b      	beq.n	8002cd6 <USART3_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8002bfe:	4b39      	ldr	r3, [pc, #228]	; (8002ce4 <USART3_IRQHandler+0x10c>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2210      	movs	r2, #16
 8002c04:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart3);
 8002c06:	4837      	ldr	r0, [pc, #220]	; (8002ce4 <USART3_IRQHandler+0x10c>)
 8002c08:	f006 fbee 	bl	80093e8 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 8002c0c:	4b36      	ldr	r3, [pc, #216]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a36      	ldr	r2, [pc, #216]	; (8002cec <USART3_IRQHandler+0x114>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d04a      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c16:	4b34      	ldr	r3, [pc, #208]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a35      	ldr	r2, [pc, #212]	; (8002cf0 <USART3_IRQHandler+0x118>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d045      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c20:	4b31      	ldr	r3, [pc, #196]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a33      	ldr	r2, [pc, #204]	; (8002cf4 <USART3_IRQHandler+0x11c>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d040      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c2a:	4b2f      	ldr	r3, [pc, #188]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a32      	ldr	r2, [pc, #200]	; (8002cf8 <USART3_IRQHandler+0x120>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d03b      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c34:	4b2c      	ldr	r3, [pc, #176]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a30      	ldr	r2, [pc, #192]	; (8002cfc <USART3_IRQHandler+0x124>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d036      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c3e:	4b2a      	ldr	r3, [pc, #168]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a2f      	ldr	r2, [pc, #188]	; (8002d00 <USART3_IRQHandler+0x128>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d031      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c48:	4b27      	ldr	r3, [pc, #156]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a2d      	ldr	r2, [pc, #180]	; (8002d04 <USART3_IRQHandler+0x12c>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d02c      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c52:	4b25      	ldr	r3, [pc, #148]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a2c      	ldr	r2, [pc, #176]	; (8002d08 <USART3_IRQHandler+0x130>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d027      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c5c:	4b22      	ldr	r3, [pc, #136]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a2a      	ldr	r2, [pc, #168]	; (8002d0c <USART3_IRQHandler+0x134>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d022      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c66:	4b20      	ldr	r3, [pc, #128]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a29      	ldr	r2, [pc, #164]	; (8002d10 <USART3_IRQHandler+0x138>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d01d      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c70:	4b1d      	ldr	r3, [pc, #116]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a27      	ldr	r2, [pc, #156]	; (8002d14 <USART3_IRQHandler+0x13c>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d018      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c7a:	4b1b      	ldr	r3, [pc, #108]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a26      	ldr	r2, [pc, #152]	; (8002d18 <USART3_IRQHandler+0x140>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d013      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c84:	4b18      	ldr	r3, [pc, #96]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a24      	ldr	r2, [pc, #144]	; (8002d1c <USART3_IRQHandler+0x144>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d00e      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c8e:	4b16      	ldr	r3, [pc, #88]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a23      	ldr	r2, [pc, #140]	; (8002d20 <USART3_IRQHandler+0x148>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d009      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002c98:	4b13      	ldr	r3, [pc, #76]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a21      	ldr	r2, [pc, #132]	; (8002d24 <USART3_IRQHandler+0x14c>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d004      	beq.n	8002cac <USART3_IRQHandler+0xd4>
 8002ca2:	4b11      	ldr	r3, [pc, #68]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a20      	ldr	r2, [pc, #128]	; (8002d28 <USART3_IRQHandler+0x150>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d103      	bne.n	8002cb4 <USART3_IRQHandler+0xdc>
 8002cac:	4b0e      	ldr	r3, [pc, #56]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	e002      	b.n	8002cba <USART3_IRQHandler+0xe2>
 8002cb4:	4b0c      	ldr	r3, [pc, #48]	; (8002ce8 <USART3_IRQHandler+0x110>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart3, UART_IT_IDLE);
 8002cba:	4b0a      	ldr	r3, [pc, #40]	; (8002ce4 <USART3_IRQHandler+0x10c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <USART3_IRQHandler+0x10c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 0210 	bic.w	r2, r2, #16
 8002cc8:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(WT931FinishHandle, pdFALSE);
 8002cca:	4b18      	ldr	r3, [pc, #96]	; (8002d2c <USART3_IRQHandler+0x154>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2100      	movs	r1, #0
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f008 fcad 	bl	800b630 <xQueueGiveFromISR>
	}
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002cd6:	4803      	ldr	r0, [pc, #12]	; (8002ce4 <USART3_IRQHandler+0x10c>)
 8002cd8:	f006 fbf6 	bl	80094c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002cdc:	bf00      	nop
 8002cde:	3708      	adds	r7, #8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	20004164 	.word	0x20004164
 8002ce8:	200040ec 	.word	0x200040ec
 8002cec:	40020010 	.word	0x40020010
 8002cf0:	40020028 	.word	0x40020028
 8002cf4:	40020040 	.word	0x40020040
 8002cf8:	40020058 	.word	0x40020058
 8002cfc:	40020070 	.word	0x40020070
 8002d00:	40020088 	.word	0x40020088
 8002d04:	400200a0 	.word	0x400200a0
 8002d08:	400200b8 	.word	0x400200b8
 8002d0c:	40020410 	.word	0x40020410
 8002d10:	40020428 	.word	0x40020428
 8002d14:	40020440 	.word	0x40020440
 8002d18:	40020458 	.word	0x40020458
 8002d1c:	40020470 	.word	0x40020470
 8002d20:	40020488 	.word	0x40020488
 8002d24:	400204a0 	.word	0x400204a0
 8002d28:	400204b8 	.word	0x400204b8
 8002d2c:	200041f8 	.word	0x200041f8

08002d30 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_tx);
 8002d34:	4802      	ldr	r0, [pc, #8]	; (8002d40 <DMA1_Stream7_IRQHandler+0x10>)
 8002d36:	f001 fe97 	bl	8004a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002d3a:	bf00      	nop
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	200044c4 	.word	0x200044c4

08002d44 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	uint32_t tmp_flag = 0;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE);
 8002d4e:	4b40      	ldr	r3, [pc, #256]	; (8002e50 <UART4_IRQHandler+0x10c>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	69db      	ldr	r3, [r3, #28]
 8002d54:	f003 0310 	and.w	r3, r3, #16
 8002d58:	2b10      	cmp	r3, #16
 8002d5a:	bf0c      	ite	eq
 8002d5c:	2301      	moveq	r3, #1
 8002d5e:	2300      	movne	r3, #0
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d06b      	beq.n	8002e42 <UART4_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8002d6a:	4b39      	ldr	r3, [pc, #228]	; (8002e50 <UART4_IRQHandler+0x10c>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2210      	movs	r2, #16
 8002d70:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart4);
 8002d72:	4837      	ldr	r0, [pc, #220]	; (8002e50 <UART4_IRQHandler+0x10c>)
 8002d74:	f006 fb38 	bl	80093e8 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
 8002d78:	4b36      	ldr	r3, [pc, #216]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a36      	ldr	r2, [pc, #216]	; (8002e58 <UART4_IRQHandler+0x114>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d04a      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002d82:	4b34      	ldr	r3, [pc, #208]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a35      	ldr	r2, [pc, #212]	; (8002e5c <UART4_IRQHandler+0x118>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d045      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002d8c:	4b31      	ldr	r3, [pc, #196]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a33      	ldr	r2, [pc, #204]	; (8002e60 <UART4_IRQHandler+0x11c>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d040      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002d96:	4b2f      	ldr	r3, [pc, #188]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a32      	ldr	r2, [pc, #200]	; (8002e64 <UART4_IRQHandler+0x120>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d03b      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002da0:	4b2c      	ldr	r3, [pc, #176]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a30      	ldr	r2, [pc, #192]	; (8002e68 <UART4_IRQHandler+0x124>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d036      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002daa:	4b2a      	ldr	r3, [pc, #168]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a2f      	ldr	r2, [pc, #188]	; (8002e6c <UART4_IRQHandler+0x128>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d031      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002db4:	4b27      	ldr	r3, [pc, #156]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a2d      	ldr	r2, [pc, #180]	; (8002e70 <UART4_IRQHandler+0x12c>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d02c      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002dbe:	4b25      	ldr	r3, [pc, #148]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a2c      	ldr	r2, [pc, #176]	; (8002e74 <UART4_IRQHandler+0x130>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d027      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002dc8:	4b22      	ldr	r3, [pc, #136]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a2a      	ldr	r2, [pc, #168]	; (8002e78 <UART4_IRQHandler+0x134>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d022      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002dd2:	4b20      	ldr	r3, [pc, #128]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a29      	ldr	r2, [pc, #164]	; (8002e7c <UART4_IRQHandler+0x138>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d01d      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002ddc:	4b1d      	ldr	r3, [pc, #116]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a27      	ldr	r2, [pc, #156]	; (8002e80 <UART4_IRQHandler+0x13c>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d018      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002de6:	4b1b      	ldr	r3, [pc, #108]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a26      	ldr	r2, [pc, #152]	; (8002e84 <UART4_IRQHandler+0x140>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d013      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002df0:	4b18      	ldr	r3, [pc, #96]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a24      	ldr	r2, [pc, #144]	; (8002e88 <UART4_IRQHandler+0x144>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d00e      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002dfa:	4b16      	ldr	r3, [pc, #88]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a23      	ldr	r2, [pc, #140]	; (8002e8c <UART4_IRQHandler+0x148>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d009      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002e04:	4b13      	ldr	r3, [pc, #76]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a21      	ldr	r2, [pc, #132]	; (8002e90 <UART4_IRQHandler+0x14c>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d004      	beq.n	8002e18 <UART4_IRQHandler+0xd4>
 8002e0e:	4b11      	ldr	r3, [pc, #68]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a20      	ldr	r2, [pc, #128]	; (8002e94 <UART4_IRQHandler+0x150>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d103      	bne.n	8002e20 <UART4_IRQHandler+0xdc>
 8002e18:	4b0e      	ldr	r3, [pc, #56]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	e002      	b.n	8002e26 <UART4_IRQHandler+0xe2>
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <UART4_IRQHandler+0x110>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart4, UART_IT_IDLE);
 8002e26:	4b0a      	ldr	r3, [pc, #40]	; (8002e50 <UART4_IRQHandler+0x10c>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	4b08      	ldr	r3, [pc, #32]	; (8002e50 <UART4_IRQHandler+0x10c>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 0210 	bic.w	r2, r2, #16
 8002e34:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(DeepFinishHandle, pdFALSE);
 8002e36:	4b18      	ldr	r3, [pc, #96]	; (8002e98 <UART4_IRQHandler+0x154>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2100      	movs	r1, #0
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f008 fbf7 	bl	800b630 <xQueueGiveFromISR>
	}
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002e42:	4803      	ldr	r0, [pc, #12]	; (8002e50 <UART4_IRQHandler+0x10c>)
 8002e44:	f006 fb40 	bl	80094c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002e48:	bf00      	nop
 8002e4a:	3708      	adds	r7, #8
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	200045d8 	.word	0x200045d8
 8002e54:	20003fec 	.word	0x20003fec
 8002e58:	40020010 	.word	0x40020010
 8002e5c:	40020028 	.word	0x40020028
 8002e60:	40020040 	.word	0x40020040
 8002e64:	40020058 	.word	0x40020058
 8002e68:	40020070 	.word	0x40020070
 8002e6c:	40020088 	.word	0x40020088
 8002e70:	400200a0 	.word	0x400200a0
 8002e74:	400200b8 	.word	0x400200b8
 8002e78:	40020410 	.word	0x40020410
 8002e7c:	40020428 	.word	0x40020428
 8002e80:	40020440 	.word	0x40020440
 8002e84:	40020458 	.word	0x40020458
 8002e88:	40020470 	.word	0x40020470
 8002e8c:	40020488 	.word	0x40020488
 8002e90:	400204a0 	.word	0x400204a0
 8002e94:	400204b8 	.word	0x400204b8
 8002e98:	20004674 	.word	0x20004674

08002e9c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002ea0:	4802      	ldr	r0, [pc, #8]	; (8002eac <TIM6_DAC_IRQHandler+0x10>)
 8002ea2:	f005 ff8b 	bl	8008dbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002ea6:	bf00      	nop
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	200047c0 	.word	0x200047c0

08002eb0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002eb4:	4802      	ldr	r0, [pc, #8]	; (8002ec0 <DMA2_Stream0_IRQHandler+0x10>)
 8002eb6:	f001 fdd7 	bl	8004a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002eba:	bf00      	nop
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	20004334 	.word	0x20004334

08002ec4 <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */
	uint32_t tmp_flag = 0;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart8, UART_FLAG_IDLE);
 8002ece:	4b40      	ldr	r3, [pc, #256]	; (8002fd0 <UART8_IRQHandler+0x10c>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	69db      	ldr	r3, [r3, #28]
 8002ed4:	f003 0310 	and.w	r3, r3, #16
 8002ed8:	2b10      	cmp	r3, #16
 8002eda:	bf0c      	ite	eq
 8002edc:	2301      	moveq	r3, #1
 8002ede:	2300      	movne	r3, #0
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d06b      	beq.n	8002fc2 <UART8_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart8);
 8002eea:	4b39      	ldr	r3, [pc, #228]	; (8002fd0 <UART8_IRQHandler+0x10c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2210      	movs	r2, #16
 8002ef0:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart8);
 8002ef2:	4837      	ldr	r0, [pc, #220]	; (8002fd0 <UART8_IRQHandler+0x10c>)
 8002ef4:	f006 fa78 	bl	80093e8 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_uart8_rx);
 8002ef8:	4b36      	ldr	r3, [pc, #216]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a36      	ldr	r2, [pc, #216]	; (8002fd8 <UART8_IRQHandler+0x114>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d04a      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f02:	4b34      	ldr	r3, [pc, #208]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a35      	ldr	r2, [pc, #212]	; (8002fdc <UART8_IRQHandler+0x118>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d045      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f0c:	4b31      	ldr	r3, [pc, #196]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a33      	ldr	r2, [pc, #204]	; (8002fe0 <UART8_IRQHandler+0x11c>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d040      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f16:	4b2f      	ldr	r3, [pc, #188]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a32      	ldr	r2, [pc, #200]	; (8002fe4 <UART8_IRQHandler+0x120>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d03b      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f20:	4b2c      	ldr	r3, [pc, #176]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a30      	ldr	r2, [pc, #192]	; (8002fe8 <UART8_IRQHandler+0x124>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d036      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f2a:	4b2a      	ldr	r3, [pc, #168]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a2f      	ldr	r2, [pc, #188]	; (8002fec <UART8_IRQHandler+0x128>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d031      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f34:	4b27      	ldr	r3, [pc, #156]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a2d      	ldr	r2, [pc, #180]	; (8002ff0 <UART8_IRQHandler+0x12c>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d02c      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f3e:	4b25      	ldr	r3, [pc, #148]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a2c      	ldr	r2, [pc, #176]	; (8002ff4 <UART8_IRQHandler+0x130>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d027      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f48:	4b22      	ldr	r3, [pc, #136]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a2a      	ldr	r2, [pc, #168]	; (8002ff8 <UART8_IRQHandler+0x134>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d022      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f52:	4b20      	ldr	r3, [pc, #128]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a29      	ldr	r2, [pc, #164]	; (8002ffc <UART8_IRQHandler+0x138>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d01d      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f5c:	4b1d      	ldr	r3, [pc, #116]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a27      	ldr	r2, [pc, #156]	; (8003000 <UART8_IRQHandler+0x13c>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d018      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f66:	4b1b      	ldr	r3, [pc, #108]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a26      	ldr	r2, [pc, #152]	; (8003004 <UART8_IRQHandler+0x140>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d013      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f70:	4b18      	ldr	r3, [pc, #96]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a24      	ldr	r2, [pc, #144]	; (8003008 <UART8_IRQHandler+0x144>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d00e      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f7a:	4b16      	ldr	r3, [pc, #88]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a23      	ldr	r2, [pc, #140]	; (800300c <UART8_IRQHandler+0x148>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d009      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f84:	4b13      	ldr	r3, [pc, #76]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a21      	ldr	r2, [pc, #132]	; (8003010 <UART8_IRQHandler+0x14c>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d004      	beq.n	8002f98 <UART8_IRQHandler+0xd4>
 8002f8e:	4b11      	ldr	r3, [pc, #68]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a20      	ldr	r2, [pc, #128]	; (8003014 <UART8_IRQHandler+0x150>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d103      	bne.n	8002fa0 <UART8_IRQHandler+0xdc>
 8002f98:	4b0e      	ldr	r3, [pc, #56]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	e002      	b.n	8002fa6 <UART8_IRQHandler+0xe2>
 8002fa0:	4b0c      	ldr	r3, [pc, #48]	; (8002fd4 <UART8_IRQHandler+0x110>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart8, UART_IT_IDLE);
 8002fa6:	4b0a      	ldr	r3, [pc, #40]	; (8002fd0 <UART8_IRQHandler+0x10c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	4b08      	ldr	r3, [pc, #32]	; (8002fd0 <UART8_IRQHandler+0x10c>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f022 0210 	bic.w	r2, r2, #16
 8002fb4:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(DownSideFinishHandle, pdFALSE);
 8002fb6:	4b18      	ldr	r3, [pc, #96]	; (8003018 <UART8_IRQHandler+0x154>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2100      	movs	r1, #0
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f008 fb37 	bl	800b630 <xQueueGiveFromISR>
	}
  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8002fc2:	4803      	ldr	r0, [pc, #12]	; (8002fd0 <UART8_IRQHandler+0x10c>)
 8002fc4:	f006 fa80 	bl	80094c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 8002fc8:	bf00      	nop
 8002fca:	3708      	adds	r7, #8
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	20004544 	.word	0x20004544
 8002fd4:	200043ac 	.word	0x200043ac
 8002fd8:	40020010 	.word	0x40020010
 8002fdc:	40020028 	.word	0x40020028
 8002fe0:	40020040 	.word	0x40020040
 8002fe4:	40020058 	.word	0x40020058
 8002fe8:	40020070 	.word	0x40020070
 8002fec:	40020088 	.word	0x40020088
 8002ff0:	400200a0 	.word	0x400200a0
 8002ff4:	400200b8 	.word	0x400200b8
 8002ff8:	40020410 	.word	0x40020410
 8002ffc:	40020428 	.word	0x40020428
 8003000:	40020440 	.word	0x40020440
 8003004:	40020458 	.word	0x40020458
 8003008:	40020470 	.word	0x40020470
 800300c:	40020488 	.word	0x40020488
 8003010:	400204a0 	.word	0x400204a0
 8003014:	400204b8 	.word	0x400204b8
 8003018:	20004540 	.word	0x20004540

0800301c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003020:	4b39      	ldr	r3, [pc, #228]	; (8003108 <SystemInit+0xec>)
 8003022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003026:	4a38      	ldr	r2, [pc, #224]	; (8003108 <SystemInit+0xec>)
 8003028:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800302c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003030:	4b36      	ldr	r3, [pc, #216]	; (800310c <SystemInit+0xf0>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 030f 	and.w	r3, r3, #15
 8003038:	2b06      	cmp	r3, #6
 800303a:	d807      	bhi.n	800304c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800303c:	4b33      	ldr	r3, [pc, #204]	; (800310c <SystemInit+0xf0>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f023 030f 	bic.w	r3, r3, #15
 8003044:	4a31      	ldr	r2, [pc, #196]	; (800310c <SystemInit+0xf0>)
 8003046:	f043 0307 	orr.w	r3, r3, #7
 800304a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800304c:	4b30      	ldr	r3, [pc, #192]	; (8003110 <SystemInit+0xf4>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a2f      	ldr	r2, [pc, #188]	; (8003110 <SystemInit+0xf4>)
 8003052:	f043 0301 	orr.w	r3, r3, #1
 8003056:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003058:	4b2d      	ldr	r3, [pc, #180]	; (8003110 <SystemInit+0xf4>)
 800305a:	2200      	movs	r2, #0
 800305c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800305e:	4b2c      	ldr	r3, [pc, #176]	; (8003110 <SystemInit+0xf4>)
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	492b      	ldr	r1, [pc, #172]	; (8003110 <SystemInit+0xf4>)
 8003064:	4b2b      	ldr	r3, [pc, #172]	; (8003114 <SystemInit+0xf8>)
 8003066:	4013      	ands	r3, r2
 8003068:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800306a:	4b28      	ldr	r3, [pc, #160]	; (800310c <SystemInit+0xf0>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0308 	and.w	r3, r3, #8
 8003072:	2b00      	cmp	r3, #0
 8003074:	d007      	beq.n	8003086 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003076:	4b25      	ldr	r3, [pc, #148]	; (800310c <SystemInit+0xf0>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f023 030f 	bic.w	r3, r3, #15
 800307e:	4a23      	ldr	r2, [pc, #140]	; (800310c <SystemInit+0xf0>)
 8003080:	f043 0307 	orr.w	r3, r3, #7
 8003084:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003086:	4b22      	ldr	r3, [pc, #136]	; (8003110 <SystemInit+0xf4>)
 8003088:	2200      	movs	r2, #0
 800308a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800308c:	4b20      	ldr	r3, [pc, #128]	; (8003110 <SystemInit+0xf4>)
 800308e:	2200      	movs	r2, #0
 8003090:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003092:	4b1f      	ldr	r3, [pc, #124]	; (8003110 <SystemInit+0xf4>)
 8003094:	2200      	movs	r2, #0
 8003096:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003098:	4b1d      	ldr	r3, [pc, #116]	; (8003110 <SystemInit+0xf4>)
 800309a:	4a1f      	ldr	r2, [pc, #124]	; (8003118 <SystemInit+0xfc>)
 800309c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800309e:	4b1c      	ldr	r3, [pc, #112]	; (8003110 <SystemInit+0xf4>)
 80030a0:	4a1e      	ldr	r2, [pc, #120]	; (800311c <SystemInit+0x100>)
 80030a2:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80030a4:	4b1a      	ldr	r3, [pc, #104]	; (8003110 <SystemInit+0xf4>)
 80030a6:	4a1e      	ldr	r2, [pc, #120]	; (8003120 <SystemInit+0x104>)
 80030a8:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80030aa:	4b19      	ldr	r3, [pc, #100]	; (8003110 <SystemInit+0xf4>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80030b0:	4b17      	ldr	r3, [pc, #92]	; (8003110 <SystemInit+0xf4>)
 80030b2:	4a1b      	ldr	r2, [pc, #108]	; (8003120 <SystemInit+0x104>)
 80030b4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80030b6:	4b16      	ldr	r3, [pc, #88]	; (8003110 <SystemInit+0xf4>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80030bc:	4b14      	ldr	r3, [pc, #80]	; (8003110 <SystemInit+0xf4>)
 80030be:	4a18      	ldr	r2, [pc, #96]	; (8003120 <SystemInit+0x104>)
 80030c0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80030c2:	4b13      	ldr	r3, [pc, #76]	; (8003110 <SystemInit+0xf4>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80030c8:	4b11      	ldr	r3, [pc, #68]	; (8003110 <SystemInit+0xf4>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a10      	ldr	r2, [pc, #64]	; (8003110 <SystemInit+0xf4>)
 80030ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030d2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80030d4:	4b0e      	ldr	r3, [pc, #56]	; (8003110 <SystemInit+0xf4>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80030da:	4b12      	ldr	r3, [pc, #72]	; (8003124 <SystemInit+0x108>)
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	4b12      	ldr	r3, [pc, #72]	; (8003128 <SystemInit+0x10c>)
 80030e0:	4013      	ands	r3, r2
 80030e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80030e6:	d202      	bcs.n	80030ee <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80030e8:	4b10      	ldr	r3, [pc, #64]	; (800312c <SystemInit+0x110>)
 80030ea:	2201      	movs	r2, #1
 80030ec:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80030ee:	4b10      	ldr	r3, [pc, #64]	; (8003130 <SystemInit+0x114>)
 80030f0:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80030f4:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80030f6:	4b04      	ldr	r3, [pc, #16]	; (8003108 <SystemInit+0xec>)
 80030f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80030fc:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80030fe:	bf00      	nop
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr
 8003108:	e000ed00 	.word	0xe000ed00
 800310c:	52002000 	.word	0x52002000
 8003110:	58024400 	.word	0x58024400
 8003114:	eaf6ed7f 	.word	0xeaf6ed7f
 8003118:	02020200 	.word	0x02020200
 800311c:	01ff0000 	.word	0x01ff0000
 8003120:	01010280 	.word	0x01010280
 8003124:	5c001000 	.word	0x5c001000
 8003128:	ffff0000 	.word	0xffff0000
 800312c:	51008108 	.word	0x51008108
 8003130:	52004000 	.word	0x52004000

08003134 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003134:	f8df d034 	ldr.w	sp, [pc, #52]	; 800316c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003138:	f7ff ff70 	bl	800301c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800313c:	480c      	ldr	r0, [pc, #48]	; (8003170 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800313e:	490d      	ldr	r1, [pc, #52]	; (8003174 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003140:	4a0d      	ldr	r2, [pc, #52]	; (8003178 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003142:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003144:	e002      	b.n	800314c <LoopCopyDataInit>

08003146 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003146:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003148:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800314a:	3304      	adds	r3, #4

0800314c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800314c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800314e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003150:	d3f9      	bcc.n	8003146 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003152:	4a0a      	ldr	r2, [pc, #40]	; (800317c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003154:	4c0a      	ldr	r4, [pc, #40]	; (8003180 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003156:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003158:	e001      	b.n	800315e <LoopFillZerobss>

0800315a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800315a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800315c:	3204      	adds	r2, #4

0800315e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800315e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003160:	d3fb      	bcc.n	800315a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003162:	f00a f923 	bl	800d3ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003166:	f7fe f85d 	bl	8001224 <main>
  bx  lr
 800316a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800316c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003170:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003174:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8003178:	0800d538 	.word	0x0800d538
  ldr r2, =_sbss
 800317c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8003180:	20004810 	.word	0x20004810

08003184 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003184:	e7fe      	b.n	8003184 <ADC3_IRQHandler>
	...

08003188 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800318e:	2003      	movs	r0, #3
 8003190:	f000 f90f 	bl	80033b2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003194:	f003 ffc6 	bl	8007124 <HAL_RCC_GetSysClockFreq>
 8003198:	4602      	mov	r2, r0
 800319a:	4b15      	ldr	r3, [pc, #84]	; (80031f0 <HAL_Init+0x68>)
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	0a1b      	lsrs	r3, r3, #8
 80031a0:	f003 030f 	and.w	r3, r3, #15
 80031a4:	4913      	ldr	r1, [pc, #76]	; (80031f4 <HAL_Init+0x6c>)
 80031a6:	5ccb      	ldrb	r3, [r1, r3]
 80031a8:	f003 031f 	and.w	r3, r3, #31
 80031ac:	fa22 f303 	lsr.w	r3, r2, r3
 80031b0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80031b2:	4b0f      	ldr	r3, [pc, #60]	; (80031f0 <HAL_Init+0x68>)
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	f003 030f 	and.w	r3, r3, #15
 80031ba:	4a0e      	ldr	r2, [pc, #56]	; (80031f4 <HAL_Init+0x6c>)
 80031bc:	5cd3      	ldrb	r3, [r2, r3]
 80031be:	f003 031f 	and.w	r3, r3, #31
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	fa22 f303 	lsr.w	r3, r2, r3
 80031c8:	4a0b      	ldr	r2, [pc, #44]	; (80031f8 <HAL_Init+0x70>)
 80031ca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80031cc:	4a0b      	ldr	r2, [pc, #44]	; (80031fc <HAL_Init+0x74>)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031d2:	2000      	movs	r0, #0
 80031d4:	f7ff fae0 	bl	8002798 <HAL_InitTick>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e002      	b.n	80031e8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80031e2:	f7fe ffa5 	bl	8002130 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3708      	adds	r7, #8
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	58024400 	.word	0x58024400
 80031f4:	0800d4e8 	.word	0x0800d4e8
 80031f8:	20000004 	.word	0x20000004
 80031fc:	20000000 	.word	0x20000000

08003200 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003204:	4b06      	ldr	r3, [pc, #24]	; (8003220 <HAL_IncTick+0x20>)
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	461a      	mov	r2, r3
 800320a:	4b06      	ldr	r3, [pc, #24]	; (8003224 <HAL_IncTick+0x24>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4413      	add	r3, r2
 8003210:	4a04      	ldr	r2, [pc, #16]	; (8003224 <HAL_IncTick+0x24>)
 8003212:	6013      	str	r3, [r2, #0]
}
 8003214:	bf00      	nop
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	2000000c 	.word	0x2000000c
 8003224:	2000480c 	.word	0x2000480c

08003228 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  return uwTick;
 800322c:	4b03      	ldr	r3, [pc, #12]	; (800323c <HAL_GetTick+0x14>)
 800322e:	681b      	ldr	r3, [r3, #0]
}
 8003230:	4618      	mov	r0, r3
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	2000480c 	.word	0x2000480c

08003240 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003244:	4b03      	ldr	r3, [pc, #12]	; (8003254 <HAL_GetREVID+0x14>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	0c1b      	lsrs	r3, r3, #16
}
 800324a:	4618      	mov	r0, r3
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	5c001000 	.word	0x5c001000

08003258 <__NVIC_SetPriorityGrouping>:
{
 8003258:	b480      	push	{r7}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f003 0307 	and.w	r3, r3, #7
 8003266:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003268:	4b0b      	ldr	r3, [pc, #44]	; (8003298 <__NVIC_SetPriorityGrouping+0x40>)
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800326e:	68ba      	ldr	r2, [r7, #8]
 8003270:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003274:	4013      	ands	r3, r2
 8003276:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003280:	4b06      	ldr	r3, [pc, #24]	; (800329c <__NVIC_SetPriorityGrouping+0x44>)
 8003282:	4313      	orrs	r3, r2
 8003284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003286:	4a04      	ldr	r2, [pc, #16]	; (8003298 <__NVIC_SetPriorityGrouping+0x40>)
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	60d3      	str	r3, [r2, #12]
}
 800328c:	bf00      	nop
 800328e:	3714      	adds	r7, #20
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr
 8003298:	e000ed00 	.word	0xe000ed00
 800329c:	05fa0000 	.word	0x05fa0000

080032a0 <__NVIC_GetPriorityGrouping>:
{
 80032a0:	b480      	push	{r7}
 80032a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032a4:	4b04      	ldr	r3, [pc, #16]	; (80032b8 <__NVIC_GetPriorityGrouping+0x18>)
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	0a1b      	lsrs	r3, r3, #8
 80032aa:	f003 0307 	and.w	r3, r3, #7
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr
 80032b8:	e000ed00 	.word	0xe000ed00

080032bc <__NVIC_EnableIRQ>:
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	4603      	mov	r3, r0
 80032c4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80032c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	db0b      	blt.n	80032e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032ce:	88fb      	ldrh	r3, [r7, #6]
 80032d0:	f003 021f 	and.w	r2, r3, #31
 80032d4:	4907      	ldr	r1, [pc, #28]	; (80032f4 <__NVIC_EnableIRQ+0x38>)
 80032d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032da:	095b      	lsrs	r3, r3, #5
 80032dc:	2001      	movs	r0, #1
 80032de:	fa00 f202 	lsl.w	r2, r0, r2
 80032e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80032e6:	bf00      	nop
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	e000e100 	.word	0xe000e100

080032f8 <__NVIC_SetPriority>:
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	4603      	mov	r3, r0
 8003300:	6039      	str	r1, [r7, #0]
 8003302:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003304:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003308:	2b00      	cmp	r3, #0
 800330a:	db0a      	blt.n	8003322 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	b2da      	uxtb	r2, r3
 8003310:	490c      	ldr	r1, [pc, #48]	; (8003344 <__NVIC_SetPriority+0x4c>)
 8003312:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003316:	0112      	lsls	r2, r2, #4
 8003318:	b2d2      	uxtb	r2, r2
 800331a:	440b      	add	r3, r1
 800331c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003320:	e00a      	b.n	8003338 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	b2da      	uxtb	r2, r3
 8003326:	4908      	ldr	r1, [pc, #32]	; (8003348 <__NVIC_SetPriority+0x50>)
 8003328:	88fb      	ldrh	r3, [r7, #6]
 800332a:	f003 030f 	and.w	r3, r3, #15
 800332e:	3b04      	subs	r3, #4
 8003330:	0112      	lsls	r2, r2, #4
 8003332:	b2d2      	uxtb	r2, r2
 8003334:	440b      	add	r3, r1
 8003336:	761a      	strb	r2, [r3, #24]
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr
 8003344:	e000e100 	.word	0xe000e100
 8003348:	e000ed00 	.word	0xe000ed00

0800334c <NVIC_EncodePriority>:
{
 800334c:	b480      	push	{r7}
 800334e:	b089      	sub	sp, #36	; 0x24
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f003 0307 	and.w	r3, r3, #7
 800335e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	f1c3 0307 	rsb	r3, r3, #7
 8003366:	2b04      	cmp	r3, #4
 8003368:	bf28      	it	cs
 800336a:	2304      	movcs	r3, #4
 800336c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	3304      	adds	r3, #4
 8003372:	2b06      	cmp	r3, #6
 8003374:	d902      	bls.n	800337c <NVIC_EncodePriority+0x30>
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	3b03      	subs	r3, #3
 800337a:	e000      	b.n	800337e <NVIC_EncodePriority+0x32>
 800337c:	2300      	movs	r3, #0
 800337e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003380:	f04f 32ff 	mov.w	r2, #4294967295
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	fa02 f303 	lsl.w	r3, r2, r3
 800338a:	43da      	mvns	r2, r3
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	401a      	ands	r2, r3
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003394:	f04f 31ff 	mov.w	r1, #4294967295
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	fa01 f303 	lsl.w	r3, r1, r3
 800339e:	43d9      	mvns	r1, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033a4:	4313      	orrs	r3, r2
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3724      	adds	r7, #36	; 0x24
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr

080033b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033b2:	b580      	push	{r7, lr}
 80033b4:	b082      	sub	sp, #8
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f7ff ff4c 	bl	8003258 <__NVIC_SetPriorityGrouping>
}
 80033c0:	bf00      	nop
 80033c2:	3708      	adds	r7, #8
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	4603      	mov	r3, r0
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	607a      	str	r2, [r7, #4]
 80033d4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80033d6:	f7ff ff63 	bl	80032a0 <__NVIC_GetPriorityGrouping>
 80033da:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	68b9      	ldr	r1, [r7, #8]
 80033e0:	6978      	ldr	r0, [r7, #20]
 80033e2:	f7ff ffb3 	bl	800334c <NVIC_EncodePriority>
 80033e6:	4602      	mov	r2, r0
 80033e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80033ec:	4611      	mov	r1, r2
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7ff ff82 	bl	80032f8 <__NVIC_SetPriority>
}
 80033f4:	bf00      	nop
 80033f6:	3718      	adds	r7, #24
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	4603      	mov	r3, r0
 8003404:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003406:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff ff56 	bl	80032bc <__NVIC_EnableIRQ>
}
 8003410:	bf00      	nop
 8003412:	3708      	adds	r7, #8
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}

08003418 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003420:	f7ff ff02 	bl	8003228 <HAL_GetTick>
 8003424:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d101      	bne.n	8003430 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e316      	b.n	8003a5e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a66      	ldr	r2, [pc, #408]	; (80035d0 <HAL_DMA_Init+0x1b8>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d04a      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a65      	ldr	r2, [pc, #404]	; (80035d4 <HAL_DMA_Init+0x1bc>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d045      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a63      	ldr	r2, [pc, #396]	; (80035d8 <HAL_DMA_Init+0x1c0>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d040      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a62      	ldr	r2, [pc, #392]	; (80035dc <HAL_DMA_Init+0x1c4>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d03b      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a60      	ldr	r2, [pc, #384]	; (80035e0 <HAL_DMA_Init+0x1c8>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d036      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a5f      	ldr	r2, [pc, #380]	; (80035e4 <HAL_DMA_Init+0x1cc>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d031      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a5d      	ldr	r2, [pc, #372]	; (80035e8 <HAL_DMA_Init+0x1d0>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d02c      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a5c      	ldr	r2, [pc, #368]	; (80035ec <HAL_DMA_Init+0x1d4>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d027      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a5a      	ldr	r2, [pc, #360]	; (80035f0 <HAL_DMA_Init+0x1d8>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d022      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a59      	ldr	r2, [pc, #356]	; (80035f4 <HAL_DMA_Init+0x1dc>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d01d      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a57      	ldr	r2, [pc, #348]	; (80035f8 <HAL_DMA_Init+0x1e0>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d018      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a56      	ldr	r2, [pc, #344]	; (80035fc <HAL_DMA_Init+0x1e4>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d013      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a54      	ldr	r2, [pc, #336]	; (8003600 <HAL_DMA_Init+0x1e8>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d00e      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a53      	ldr	r2, [pc, #332]	; (8003604 <HAL_DMA_Init+0x1ec>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d009      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a51      	ldr	r2, [pc, #324]	; (8003608 <HAL_DMA_Init+0x1f0>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d004      	beq.n	80034d0 <HAL_DMA_Init+0xb8>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a50      	ldr	r2, [pc, #320]	; (800360c <HAL_DMA_Init+0x1f4>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d101      	bne.n	80034d4 <HAL_DMA_Init+0xbc>
 80034d0:	2301      	movs	r3, #1
 80034d2:	e000      	b.n	80034d6 <HAL_DMA_Init+0xbe>
 80034d4:	2300      	movs	r3, #0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f000 813b 	beq.w	8003752 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2202      	movs	r2, #2
 80034e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a37      	ldr	r2, [pc, #220]	; (80035d0 <HAL_DMA_Init+0x1b8>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d04a      	beq.n	800358c <HAL_DMA_Init+0x174>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a36      	ldr	r2, [pc, #216]	; (80035d4 <HAL_DMA_Init+0x1bc>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d045      	beq.n	800358c <HAL_DMA_Init+0x174>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a34      	ldr	r2, [pc, #208]	; (80035d8 <HAL_DMA_Init+0x1c0>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d040      	beq.n	800358c <HAL_DMA_Init+0x174>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a33      	ldr	r2, [pc, #204]	; (80035dc <HAL_DMA_Init+0x1c4>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d03b      	beq.n	800358c <HAL_DMA_Init+0x174>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a31      	ldr	r2, [pc, #196]	; (80035e0 <HAL_DMA_Init+0x1c8>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d036      	beq.n	800358c <HAL_DMA_Init+0x174>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a30      	ldr	r2, [pc, #192]	; (80035e4 <HAL_DMA_Init+0x1cc>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d031      	beq.n	800358c <HAL_DMA_Init+0x174>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a2e      	ldr	r2, [pc, #184]	; (80035e8 <HAL_DMA_Init+0x1d0>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d02c      	beq.n	800358c <HAL_DMA_Init+0x174>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a2d      	ldr	r2, [pc, #180]	; (80035ec <HAL_DMA_Init+0x1d4>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d027      	beq.n	800358c <HAL_DMA_Init+0x174>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a2b      	ldr	r2, [pc, #172]	; (80035f0 <HAL_DMA_Init+0x1d8>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d022      	beq.n	800358c <HAL_DMA_Init+0x174>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a2a      	ldr	r2, [pc, #168]	; (80035f4 <HAL_DMA_Init+0x1dc>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d01d      	beq.n	800358c <HAL_DMA_Init+0x174>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a28      	ldr	r2, [pc, #160]	; (80035f8 <HAL_DMA_Init+0x1e0>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d018      	beq.n	800358c <HAL_DMA_Init+0x174>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a27      	ldr	r2, [pc, #156]	; (80035fc <HAL_DMA_Init+0x1e4>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d013      	beq.n	800358c <HAL_DMA_Init+0x174>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a25      	ldr	r2, [pc, #148]	; (8003600 <HAL_DMA_Init+0x1e8>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d00e      	beq.n	800358c <HAL_DMA_Init+0x174>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a24      	ldr	r2, [pc, #144]	; (8003604 <HAL_DMA_Init+0x1ec>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d009      	beq.n	800358c <HAL_DMA_Init+0x174>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a22      	ldr	r2, [pc, #136]	; (8003608 <HAL_DMA_Init+0x1f0>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d004      	beq.n	800358c <HAL_DMA_Init+0x174>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a21      	ldr	r2, [pc, #132]	; (800360c <HAL_DMA_Init+0x1f4>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d108      	bne.n	800359e <HAL_DMA_Init+0x186>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f022 0201 	bic.w	r2, r2, #1
 800359a:	601a      	str	r2, [r3, #0]
 800359c:	e007      	b.n	80035ae <HAL_DMA_Init+0x196>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 0201 	bic.w	r2, r2, #1
 80035ac:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80035ae:	e02f      	b.n	8003610 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035b0:	f7ff fe3a 	bl	8003228 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b05      	cmp	r3, #5
 80035bc:	d928      	bls.n	8003610 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2220      	movs	r2, #32
 80035c2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2203      	movs	r2, #3
 80035c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e246      	b.n	8003a5e <HAL_DMA_Init+0x646>
 80035d0:	40020010 	.word	0x40020010
 80035d4:	40020028 	.word	0x40020028
 80035d8:	40020040 	.word	0x40020040
 80035dc:	40020058 	.word	0x40020058
 80035e0:	40020070 	.word	0x40020070
 80035e4:	40020088 	.word	0x40020088
 80035e8:	400200a0 	.word	0x400200a0
 80035ec:	400200b8 	.word	0x400200b8
 80035f0:	40020410 	.word	0x40020410
 80035f4:	40020428 	.word	0x40020428
 80035f8:	40020440 	.word	0x40020440
 80035fc:	40020458 	.word	0x40020458
 8003600:	40020470 	.word	0x40020470
 8003604:	40020488 	.word	0x40020488
 8003608:	400204a0 	.word	0x400204a0
 800360c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1c8      	bne.n	80035b0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	4b83      	ldr	r3, [pc, #524]	; (8003838 <HAL_DMA_Init+0x420>)
 800362a:	4013      	ands	r3, r2
 800362c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003636:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	691b      	ldr	r3, [r3, #16]
 800363c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003642:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800364e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a1b      	ldr	r3, [r3, #32]
 8003654:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	4313      	orrs	r3, r2
 800365a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003660:	2b04      	cmp	r3, #4
 8003662:	d107      	bne.n	8003674 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366c:	4313      	orrs	r3, r2
 800366e:	697a      	ldr	r2, [r7, #20]
 8003670:	4313      	orrs	r3, r2
 8003672:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003674:	4b71      	ldr	r3, [pc, #452]	; (800383c <HAL_DMA_Init+0x424>)
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	4b71      	ldr	r3, [pc, #452]	; (8003840 <HAL_DMA_Init+0x428>)
 800367a:	4013      	ands	r3, r2
 800367c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003680:	d328      	bcc.n	80036d4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	2b28      	cmp	r3, #40	; 0x28
 8003688:	d903      	bls.n	8003692 <HAL_DMA_Init+0x27a>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	2b2e      	cmp	r3, #46	; 0x2e
 8003690:	d917      	bls.n	80036c2 <HAL_DMA_Init+0x2aa>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2b3e      	cmp	r3, #62	; 0x3e
 8003698:	d903      	bls.n	80036a2 <HAL_DMA_Init+0x28a>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	2b42      	cmp	r3, #66	; 0x42
 80036a0:	d90f      	bls.n	80036c2 <HAL_DMA_Init+0x2aa>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	2b46      	cmp	r3, #70	; 0x46
 80036a8:	d903      	bls.n	80036b2 <HAL_DMA_Init+0x29a>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2b48      	cmp	r3, #72	; 0x48
 80036b0:	d907      	bls.n	80036c2 <HAL_DMA_Init+0x2aa>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2b4e      	cmp	r3, #78	; 0x4e
 80036b8:	d905      	bls.n	80036c6 <HAL_DMA_Init+0x2ae>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	2b52      	cmp	r3, #82	; 0x52
 80036c0:	d801      	bhi.n	80036c6 <HAL_DMA_Init+0x2ae>
 80036c2:	2301      	movs	r3, #1
 80036c4:	e000      	b.n	80036c8 <HAL_DMA_Init+0x2b0>
 80036c6:	2300      	movs	r3, #0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d003      	beq.n	80036d4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036d2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	697a      	ldr	r2, [r7, #20]
 80036da:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	695b      	ldr	r3, [r3, #20]
 80036e2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	f023 0307 	bic.w	r3, r3, #7
 80036ea:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fa:	2b04      	cmp	r3, #4
 80036fc:	d117      	bne.n	800372e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003702:	697a      	ldr	r2, [r7, #20]
 8003704:	4313      	orrs	r3, r2
 8003706:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370c:	2b00      	cmp	r3, #0
 800370e:	d00e      	beq.n	800372e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f002 fb3d 	bl	8005d90 <DMA_CheckFifoParam>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d008      	beq.n	800372e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2240      	movs	r2, #64	; 0x40
 8003720:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e197      	b.n	8003a5e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	697a      	ldr	r2, [r7, #20]
 8003734:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f002 fa78 	bl	8005c2c <DMA_CalcBaseAndBitshift>
 800373c:	4603      	mov	r3, r0
 800373e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003744:	f003 031f 	and.w	r3, r3, #31
 8003748:	223f      	movs	r2, #63	; 0x3f
 800374a:	409a      	lsls	r2, r3
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	609a      	str	r2, [r3, #8]
 8003750:	e0cd      	b.n	80038ee <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a3b      	ldr	r2, [pc, #236]	; (8003844 <HAL_DMA_Init+0x42c>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d022      	beq.n	80037a2 <HAL_DMA_Init+0x38a>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a39      	ldr	r2, [pc, #228]	; (8003848 <HAL_DMA_Init+0x430>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d01d      	beq.n	80037a2 <HAL_DMA_Init+0x38a>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a38      	ldr	r2, [pc, #224]	; (800384c <HAL_DMA_Init+0x434>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d018      	beq.n	80037a2 <HAL_DMA_Init+0x38a>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a36      	ldr	r2, [pc, #216]	; (8003850 <HAL_DMA_Init+0x438>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d013      	beq.n	80037a2 <HAL_DMA_Init+0x38a>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a35      	ldr	r2, [pc, #212]	; (8003854 <HAL_DMA_Init+0x43c>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d00e      	beq.n	80037a2 <HAL_DMA_Init+0x38a>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a33      	ldr	r2, [pc, #204]	; (8003858 <HAL_DMA_Init+0x440>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d009      	beq.n	80037a2 <HAL_DMA_Init+0x38a>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a32      	ldr	r2, [pc, #200]	; (800385c <HAL_DMA_Init+0x444>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d004      	beq.n	80037a2 <HAL_DMA_Init+0x38a>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a30      	ldr	r2, [pc, #192]	; (8003860 <HAL_DMA_Init+0x448>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d101      	bne.n	80037a6 <HAL_DMA_Init+0x38e>
 80037a2:	2301      	movs	r3, #1
 80037a4:	e000      	b.n	80037a8 <HAL_DMA_Init+0x390>
 80037a6:	2300      	movs	r3, #0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f000 8097 	beq.w	80038dc <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a24      	ldr	r2, [pc, #144]	; (8003844 <HAL_DMA_Init+0x42c>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d021      	beq.n	80037fc <HAL_DMA_Init+0x3e4>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a22      	ldr	r2, [pc, #136]	; (8003848 <HAL_DMA_Init+0x430>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d01c      	beq.n	80037fc <HAL_DMA_Init+0x3e4>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a21      	ldr	r2, [pc, #132]	; (800384c <HAL_DMA_Init+0x434>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d017      	beq.n	80037fc <HAL_DMA_Init+0x3e4>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a1f      	ldr	r2, [pc, #124]	; (8003850 <HAL_DMA_Init+0x438>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d012      	beq.n	80037fc <HAL_DMA_Init+0x3e4>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a1e      	ldr	r2, [pc, #120]	; (8003854 <HAL_DMA_Init+0x43c>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d00d      	beq.n	80037fc <HAL_DMA_Init+0x3e4>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a1c      	ldr	r2, [pc, #112]	; (8003858 <HAL_DMA_Init+0x440>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d008      	beq.n	80037fc <HAL_DMA_Init+0x3e4>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a1b      	ldr	r2, [pc, #108]	; (800385c <HAL_DMA_Init+0x444>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d003      	beq.n	80037fc <HAL_DMA_Init+0x3e4>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a19      	ldr	r2, [pc, #100]	; (8003860 <HAL_DMA_Init+0x448>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2202      	movs	r2, #2
 800380a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	4b12      	ldr	r3, [pc, #72]	; (8003864 <HAL_DMA_Init+0x44c>)
 800381a:	4013      	ands	r3, r2
 800381c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	2b40      	cmp	r3, #64	; 0x40
 8003824:	d020      	beq.n	8003868 <HAL_DMA_Init+0x450>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	2b80      	cmp	r3, #128	; 0x80
 800382c:	d102      	bne.n	8003834 <HAL_DMA_Init+0x41c>
 800382e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003832:	e01a      	b.n	800386a <HAL_DMA_Init+0x452>
 8003834:	2300      	movs	r3, #0
 8003836:	e018      	b.n	800386a <HAL_DMA_Init+0x452>
 8003838:	fe10803f 	.word	0xfe10803f
 800383c:	5c001000 	.word	0x5c001000
 8003840:	ffff0000 	.word	0xffff0000
 8003844:	58025408 	.word	0x58025408
 8003848:	5802541c 	.word	0x5802541c
 800384c:	58025430 	.word	0x58025430
 8003850:	58025444 	.word	0x58025444
 8003854:	58025458 	.word	0x58025458
 8003858:	5802546c 	.word	0x5802546c
 800385c:	58025480 	.word	0x58025480
 8003860:	58025494 	.word	0x58025494
 8003864:	fffe000f 	.word	0xfffe000f
 8003868:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	68d2      	ldr	r2, [r2, #12]
 800386e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003870:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003878:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003880:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	699b      	ldr	r3, [r3, #24]
 8003886:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003888:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	69db      	ldr	r3, [r3, #28]
 800388e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003890:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a1b      	ldr	r3, [r3, #32]
 8003896:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003898:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800389a:	697a      	ldr	r2, [r7, #20]
 800389c:	4313      	orrs	r3, r2
 800389e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	697a      	ldr	r2, [r7, #20]
 80038a6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	461a      	mov	r2, r3
 80038ae:	4b6e      	ldr	r3, [pc, #440]	; (8003a68 <HAL_DMA_Init+0x650>)
 80038b0:	4413      	add	r3, r2
 80038b2:	4a6e      	ldr	r2, [pc, #440]	; (8003a6c <HAL_DMA_Init+0x654>)
 80038b4:	fba2 2303 	umull	r2, r3, r2, r3
 80038b8:	091b      	lsrs	r3, r3, #4
 80038ba:	009a      	lsls	r2, r3, #2
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f002 f9b3 	bl	8005c2c <DMA_CalcBaseAndBitshift>
 80038c6:	4603      	mov	r3, r0
 80038c8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ce:	f003 031f 	and.w	r3, r3, #31
 80038d2:	2201      	movs	r2, #1
 80038d4:	409a      	lsls	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	605a      	str	r2, [r3, #4]
 80038da:	e008      	b.n	80038ee <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2240      	movs	r2, #64	; 0x40
 80038e0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2203      	movs	r2, #3
 80038e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e0b7      	b.n	8003a5e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a5f      	ldr	r2, [pc, #380]	; (8003a70 <HAL_DMA_Init+0x658>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d072      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a5d      	ldr	r2, [pc, #372]	; (8003a74 <HAL_DMA_Init+0x65c>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d06d      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a5c      	ldr	r2, [pc, #368]	; (8003a78 <HAL_DMA_Init+0x660>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d068      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a5a      	ldr	r2, [pc, #360]	; (8003a7c <HAL_DMA_Init+0x664>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d063      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a59      	ldr	r2, [pc, #356]	; (8003a80 <HAL_DMA_Init+0x668>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d05e      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a57      	ldr	r2, [pc, #348]	; (8003a84 <HAL_DMA_Init+0x66c>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d059      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a56      	ldr	r2, [pc, #344]	; (8003a88 <HAL_DMA_Init+0x670>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d054      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a54      	ldr	r2, [pc, #336]	; (8003a8c <HAL_DMA_Init+0x674>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d04f      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a53      	ldr	r2, [pc, #332]	; (8003a90 <HAL_DMA_Init+0x678>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d04a      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a51      	ldr	r2, [pc, #324]	; (8003a94 <HAL_DMA_Init+0x67c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d045      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a50      	ldr	r2, [pc, #320]	; (8003a98 <HAL_DMA_Init+0x680>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d040      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a4e      	ldr	r2, [pc, #312]	; (8003a9c <HAL_DMA_Init+0x684>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d03b      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a4d      	ldr	r2, [pc, #308]	; (8003aa0 <HAL_DMA_Init+0x688>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d036      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a4b      	ldr	r2, [pc, #300]	; (8003aa4 <HAL_DMA_Init+0x68c>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d031      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a4a      	ldr	r2, [pc, #296]	; (8003aa8 <HAL_DMA_Init+0x690>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d02c      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a48      	ldr	r2, [pc, #288]	; (8003aac <HAL_DMA_Init+0x694>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d027      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a47      	ldr	r2, [pc, #284]	; (8003ab0 <HAL_DMA_Init+0x698>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d022      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a45      	ldr	r2, [pc, #276]	; (8003ab4 <HAL_DMA_Init+0x69c>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d01d      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a44      	ldr	r2, [pc, #272]	; (8003ab8 <HAL_DMA_Init+0x6a0>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d018      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a42      	ldr	r2, [pc, #264]	; (8003abc <HAL_DMA_Init+0x6a4>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d013      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a41      	ldr	r2, [pc, #260]	; (8003ac0 <HAL_DMA_Init+0x6a8>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d00e      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a3f      	ldr	r2, [pc, #252]	; (8003ac4 <HAL_DMA_Init+0x6ac>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d009      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a3e      	ldr	r2, [pc, #248]	; (8003ac8 <HAL_DMA_Init+0x6b0>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d004      	beq.n	80039de <HAL_DMA_Init+0x5c6>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a3c      	ldr	r2, [pc, #240]	; (8003acc <HAL_DMA_Init+0x6b4>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d101      	bne.n	80039e2 <HAL_DMA_Init+0x5ca>
 80039de:	2301      	movs	r3, #1
 80039e0:	e000      	b.n	80039e4 <HAL_DMA_Init+0x5cc>
 80039e2:	2300      	movs	r3, #0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d032      	beq.n	8003a4e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f002 fa4d 	bl	8005e88 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	2b80      	cmp	r3, #128	; 0x80
 80039f4:	d102      	bne.n	80039fc <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685a      	ldr	r2, [r3, #4]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a04:	b2d2      	uxtb	r2, r2
 8003a06:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003a10:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d010      	beq.n	8003a3c <HAL_DMA_Init+0x624>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	2b08      	cmp	r3, #8
 8003a20:	d80c      	bhi.n	8003a3c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f002 faca 	bl	8005fbc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003a38:	605a      	str	r2, [r3, #4]
 8003a3a:	e008      	b.n	8003a4e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3718      	adds	r7, #24
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	a7fdabf8 	.word	0xa7fdabf8
 8003a6c:	cccccccd 	.word	0xcccccccd
 8003a70:	40020010 	.word	0x40020010
 8003a74:	40020028 	.word	0x40020028
 8003a78:	40020040 	.word	0x40020040
 8003a7c:	40020058 	.word	0x40020058
 8003a80:	40020070 	.word	0x40020070
 8003a84:	40020088 	.word	0x40020088
 8003a88:	400200a0 	.word	0x400200a0
 8003a8c:	400200b8 	.word	0x400200b8
 8003a90:	40020410 	.word	0x40020410
 8003a94:	40020428 	.word	0x40020428
 8003a98:	40020440 	.word	0x40020440
 8003a9c:	40020458 	.word	0x40020458
 8003aa0:	40020470 	.word	0x40020470
 8003aa4:	40020488 	.word	0x40020488
 8003aa8:	400204a0 	.word	0x400204a0
 8003aac:	400204b8 	.word	0x400204b8
 8003ab0:	58025408 	.word	0x58025408
 8003ab4:	5802541c 	.word	0x5802541c
 8003ab8:	58025430 	.word	0x58025430
 8003abc:	58025444 	.word	0x58025444
 8003ac0:	58025458 	.word	0x58025458
 8003ac4:	5802546c 	.word	0x5802546c
 8003ac8:	58025480 	.word	0x58025480
 8003acc:	58025494 	.word	0x58025494

08003ad0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
 8003adc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e226      	b.n	8003f3a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d101      	bne.n	8003afa <HAL_DMA_Start_IT+0x2a>
 8003af6:	2302      	movs	r3, #2
 8003af8:	e21f      	b.n	8003f3a <HAL_DMA_Start_IT+0x46a>
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2201      	movs	r2, #1
 8003afe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	f040 820a 	bne.w	8003f24 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2202      	movs	r2, #2
 8003b14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a68      	ldr	r2, [pc, #416]	; (8003cc4 <HAL_DMA_Start_IT+0x1f4>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d04a      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a66      	ldr	r2, [pc, #408]	; (8003cc8 <HAL_DMA_Start_IT+0x1f8>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d045      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a65      	ldr	r2, [pc, #404]	; (8003ccc <HAL_DMA_Start_IT+0x1fc>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d040      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a63      	ldr	r2, [pc, #396]	; (8003cd0 <HAL_DMA_Start_IT+0x200>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d03b      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a62      	ldr	r2, [pc, #392]	; (8003cd4 <HAL_DMA_Start_IT+0x204>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d036      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a60      	ldr	r2, [pc, #384]	; (8003cd8 <HAL_DMA_Start_IT+0x208>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d031      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a5f      	ldr	r2, [pc, #380]	; (8003cdc <HAL_DMA_Start_IT+0x20c>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d02c      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a5d      	ldr	r2, [pc, #372]	; (8003ce0 <HAL_DMA_Start_IT+0x210>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d027      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a5c      	ldr	r2, [pc, #368]	; (8003ce4 <HAL_DMA_Start_IT+0x214>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d022      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a5a      	ldr	r2, [pc, #360]	; (8003ce8 <HAL_DMA_Start_IT+0x218>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d01d      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a59      	ldr	r2, [pc, #356]	; (8003cec <HAL_DMA_Start_IT+0x21c>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d018      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a57      	ldr	r2, [pc, #348]	; (8003cf0 <HAL_DMA_Start_IT+0x220>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d013      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a56      	ldr	r2, [pc, #344]	; (8003cf4 <HAL_DMA_Start_IT+0x224>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d00e      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a54      	ldr	r2, [pc, #336]	; (8003cf8 <HAL_DMA_Start_IT+0x228>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d009      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a53      	ldr	r2, [pc, #332]	; (8003cfc <HAL_DMA_Start_IT+0x22c>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d004      	beq.n	8003bbe <HAL_DMA_Start_IT+0xee>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a51      	ldr	r2, [pc, #324]	; (8003d00 <HAL_DMA_Start_IT+0x230>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d108      	bne.n	8003bd0 <HAL_DMA_Start_IT+0x100>
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f022 0201 	bic.w	r2, r2, #1
 8003bcc:	601a      	str	r2, [r3, #0]
 8003bce:	e007      	b.n	8003be0 <HAL_DMA_Start_IT+0x110>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f022 0201 	bic.w	r2, r2, #1
 8003bde:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	68b9      	ldr	r1, [r7, #8]
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f001 fe74 	bl	80058d4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a34      	ldr	r2, [pc, #208]	; (8003cc4 <HAL_DMA_Start_IT+0x1f4>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d04a      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a33      	ldr	r2, [pc, #204]	; (8003cc8 <HAL_DMA_Start_IT+0x1f8>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d045      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a31      	ldr	r2, [pc, #196]	; (8003ccc <HAL_DMA_Start_IT+0x1fc>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d040      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a30      	ldr	r2, [pc, #192]	; (8003cd0 <HAL_DMA_Start_IT+0x200>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d03b      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a2e      	ldr	r2, [pc, #184]	; (8003cd4 <HAL_DMA_Start_IT+0x204>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d036      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a2d      	ldr	r2, [pc, #180]	; (8003cd8 <HAL_DMA_Start_IT+0x208>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d031      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a2b      	ldr	r2, [pc, #172]	; (8003cdc <HAL_DMA_Start_IT+0x20c>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d02c      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a2a      	ldr	r2, [pc, #168]	; (8003ce0 <HAL_DMA_Start_IT+0x210>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d027      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a28      	ldr	r2, [pc, #160]	; (8003ce4 <HAL_DMA_Start_IT+0x214>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d022      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a27      	ldr	r2, [pc, #156]	; (8003ce8 <HAL_DMA_Start_IT+0x218>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d01d      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a25      	ldr	r2, [pc, #148]	; (8003cec <HAL_DMA_Start_IT+0x21c>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d018      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a24      	ldr	r2, [pc, #144]	; (8003cf0 <HAL_DMA_Start_IT+0x220>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d013      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a22      	ldr	r2, [pc, #136]	; (8003cf4 <HAL_DMA_Start_IT+0x224>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d00e      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a21      	ldr	r2, [pc, #132]	; (8003cf8 <HAL_DMA_Start_IT+0x228>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d009      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a1f      	ldr	r2, [pc, #124]	; (8003cfc <HAL_DMA_Start_IT+0x22c>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d004      	beq.n	8003c8c <HAL_DMA_Start_IT+0x1bc>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a1e      	ldr	r2, [pc, #120]	; (8003d00 <HAL_DMA_Start_IT+0x230>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d101      	bne.n	8003c90 <HAL_DMA_Start_IT+0x1c0>
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e000      	b.n	8003c92 <HAL_DMA_Start_IT+0x1c2>
 8003c90:	2300      	movs	r3, #0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d036      	beq.n	8003d04 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f023 021e 	bic.w	r2, r3, #30
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f042 0216 	orr.w	r2, r2, #22
 8003ca8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d03e      	beq.n	8003d30 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f042 0208 	orr.w	r2, r2, #8
 8003cc0:	601a      	str	r2, [r3, #0]
 8003cc2:	e035      	b.n	8003d30 <HAL_DMA_Start_IT+0x260>
 8003cc4:	40020010 	.word	0x40020010
 8003cc8:	40020028 	.word	0x40020028
 8003ccc:	40020040 	.word	0x40020040
 8003cd0:	40020058 	.word	0x40020058
 8003cd4:	40020070 	.word	0x40020070
 8003cd8:	40020088 	.word	0x40020088
 8003cdc:	400200a0 	.word	0x400200a0
 8003ce0:	400200b8 	.word	0x400200b8
 8003ce4:	40020410 	.word	0x40020410
 8003ce8:	40020428 	.word	0x40020428
 8003cec:	40020440 	.word	0x40020440
 8003cf0:	40020458 	.word	0x40020458
 8003cf4:	40020470 	.word	0x40020470
 8003cf8:	40020488 	.word	0x40020488
 8003cfc:	400204a0 	.word	0x400204a0
 8003d00:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f023 020e 	bic.w	r2, r3, #14
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f042 020a 	orr.w	r2, r2, #10
 8003d16:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d007      	beq.n	8003d30 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f042 0204 	orr.w	r2, r2, #4
 8003d2e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a83      	ldr	r2, [pc, #524]	; (8003f44 <HAL_DMA_Start_IT+0x474>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d072      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a82      	ldr	r2, [pc, #520]	; (8003f48 <HAL_DMA_Start_IT+0x478>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d06d      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a80      	ldr	r2, [pc, #512]	; (8003f4c <HAL_DMA_Start_IT+0x47c>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d068      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a7f      	ldr	r2, [pc, #508]	; (8003f50 <HAL_DMA_Start_IT+0x480>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d063      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a7d      	ldr	r2, [pc, #500]	; (8003f54 <HAL_DMA_Start_IT+0x484>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d05e      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a7c      	ldr	r2, [pc, #496]	; (8003f58 <HAL_DMA_Start_IT+0x488>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d059      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a7a      	ldr	r2, [pc, #488]	; (8003f5c <HAL_DMA_Start_IT+0x48c>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d054      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a79      	ldr	r2, [pc, #484]	; (8003f60 <HAL_DMA_Start_IT+0x490>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d04f      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a77      	ldr	r2, [pc, #476]	; (8003f64 <HAL_DMA_Start_IT+0x494>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d04a      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a76      	ldr	r2, [pc, #472]	; (8003f68 <HAL_DMA_Start_IT+0x498>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d045      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a74      	ldr	r2, [pc, #464]	; (8003f6c <HAL_DMA_Start_IT+0x49c>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d040      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a73      	ldr	r2, [pc, #460]	; (8003f70 <HAL_DMA_Start_IT+0x4a0>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d03b      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a71      	ldr	r2, [pc, #452]	; (8003f74 <HAL_DMA_Start_IT+0x4a4>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d036      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a70      	ldr	r2, [pc, #448]	; (8003f78 <HAL_DMA_Start_IT+0x4a8>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d031      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a6e      	ldr	r2, [pc, #440]	; (8003f7c <HAL_DMA_Start_IT+0x4ac>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d02c      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a6d      	ldr	r2, [pc, #436]	; (8003f80 <HAL_DMA_Start_IT+0x4b0>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d027      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a6b      	ldr	r2, [pc, #428]	; (8003f84 <HAL_DMA_Start_IT+0x4b4>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d022      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a6a      	ldr	r2, [pc, #424]	; (8003f88 <HAL_DMA_Start_IT+0x4b8>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d01d      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a68      	ldr	r2, [pc, #416]	; (8003f8c <HAL_DMA_Start_IT+0x4bc>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d018      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a67      	ldr	r2, [pc, #412]	; (8003f90 <HAL_DMA_Start_IT+0x4c0>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d013      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a65      	ldr	r2, [pc, #404]	; (8003f94 <HAL_DMA_Start_IT+0x4c4>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d00e      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a64      	ldr	r2, [pc, #400]	; (8003f98 <HAL_DMA_Start_IT+0x4c8>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d009      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a62      	ldr	r2, [pc, #392]	; (8003f9c <HAL_DMA_Start_IT+0x4cc>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d004      	beq.n	8003e20 <HAL_DMA_Start_IT+0x350>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a61      	ldr	r2, [pc, #388]	; (8003fa0 <HAL_DMA_Start_IT+0x4d0>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d101      	bne.n	8003e24 <HAL_DMA_Start_IT+0x354>
 8003e20:	2301      	movs	r3, #1
 8003e22:	e000      	b.n	8003e26 <HAL_DMA_Start_IT+0x356>
 8003e24:	2300      	movs	r3, #0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d01a      	beq.n	8003e60 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d007      	beq.n	8003e48 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e46:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d007      	beq.n	8003e60 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e5e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a37      	ldr	r2, [pc, #220]	; (8003f44 <HAL_DMA_Start_IT+0x474>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d04a      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a36      	ldr	r2, [pc, #216]	; (8003f48 <HAL_DMA_Start_IT+0x478>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d045      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a34      	ldr	r2, [pc, #208]	; (8003f4c <HAL_DMA_Start_IT+0x47c>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d040      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a33      	ldr	r2, [pc, #204]	; (8003f50 <HAL_DMA_Start_IT+0x480>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d03b      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a31      	ldr	r2, [pc, #196]	; (8003f54 <HAL_DMA_Start_IT+0x484>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d036      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a30      	ldr	r2, [pc, #192]	; (8003f58 <HAL_DMA_Start_IT+0x488>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d031      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a2e      	ldr	r2, [pc, #184]	; (8003f5c <HAL_DMA_Start_IT+0x48c>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d02c      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a2d      	ldr	r2, [pc, #180]	; (8003f60 <HAL_DMA_Start_IT+0x490>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d027      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a2b      	ldr	r2, [pc, #172]	; (8003f64 <HAL_DMA_Start_IT+0x494>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d022      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a2a      	ldr	r2, [pc, #168]	; (8003f68 <HAL_DMA_Start_IT+0x498>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d01d      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a28      	ldr	r2, [pc, #160]	; (8003f6c <HAL_DMA_Start_IT+0x49c>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d018      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a27      	ldr	r2, [pc, #156]	; (8003f70 <HAL_DMA_Start_IT+0x4a0>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d013      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a25      	ldr	r2, [pc, #148]	; (8003f74 <HAL_DMA_Start_IT+0x4a4>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d00e      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a24      	ldr	r2, [pc, #144]	; (8003f78 <HAL_DMA_Start_IT+0x4a8>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d009      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a22      	ldr	r2, [pc, #136]	; (8003f7c <HAL_DMA_Start_IT+0x4ac>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d004      	beq.n	8003f00 <HAL_DMA_Start_IT+0x430>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a21      	ldr	r2, [pc, #132]	; (8003f80 <HAL_DMA_Start_IT+0x4b0>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d108      	bne.n	8003f12 <HAL_DMA_Start_IT+0x442>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f042 0201 	orr.w	r2, r2, #1
 8003f0e:	601a      	str	r2, [r3, #0]
 8003f10:	e012      	b.n	8003f38 <HAL_DMA_Start_IT+0x468>
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 0201 	orr.w	r2, r2, #1
 8003f20:	601a      	str	r2, [r3, #0]
 8003f22:	e009      	b.n	8003f38 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f32:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003f38:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3718      	adds	r7, #24
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	40020010 	.word	0x40020010
 8003f48:	40020028 	.word	0x40020028
 8003f4c:	40020040 	.word	0x40020040
 8003f50:	40020058 	.word	0x40020058
 8003f54:	40020070 	.word	0x40020070
 8003f58:	40020088 	.word	0x40020088
 8003f5c:	400200a0 	.word	0x400200a0
 8003f60:	400200b8 	.word	0x400200b8
 8003f64:	40020410 	.word	0x40020410
 8003f68:	40020428 	.word	0x40020428
 8003f6c:	40020440 	.word	0x40020440
 8003f70:	40020458 	.word	0x40020458
 8003f74:	40020470 	.word	0x40020470
 8003f78:	40020488 	.word	0x40020488
 8003f7c:	400204a0 	.word	0x400204a0
 8003f80:	400204b8 	.word	0x400204b8
 8003f84:	58025408 	.word	0x58025408
 8003f88:	5802541c 	.word	0x5802541c
 8003f8c:	58025430 	.word	0x58025430
 8003f90:	58025444 	.word	0x58025444
 8003f94:	58025458 	.word	0x58025458
 8003f98:	5802546c 	.word	0x5802546c
 8003f9c:	58025480 	.word	0x58025480
 8003fa0:	58025494 	.word	0x58025494

08003fa4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b086      	sub	sp, #24
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003fac:	f7ff f93c 	bl	8003228 <HAL_GetTick>
 8003fb0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d101      	bne.n	8003fbc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e2dc      	b.n	8004576 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d008      	beq.n	8003fda <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2280      	movs	r2, #128	; 0x80
 8003fcc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e2cd      	b.n	8004576 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a76      	ldr	r2, [pc, #472]	; (80041b8 <HAL_DMA_Abort+0x214>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d04a      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a74      	ldr	r2, [pc, #464]	; (80041bc <HAL_DMA_Abort+0x218>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d045      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a73      	ldr	r2, [pc, #460]	; (80041c0 <HAL_DMA_Abort+0x21c>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d040      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a71      	ldr	r2, [pc, #452]	; (80041c4 <HAL_DMA_Abort+0x220>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d03b      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a70      	ldr	r2, [pc, #448]	; (80041c8 <HAL_DMA_Abort+0x224>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d036      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a6e      	ldr	r2, [pc, #440]	; (80041cc <HAL_DMA_Abort+0x228>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d031      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a6d      	ldr	r2, [pc, #436]	; (80041d0 <HAL_DMA_Abort+0x22c>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d02c      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a6b      	ldr	r2, [pc, #428]	; (80041d4 <HAL_DMA_Abort+0x230>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d027      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a6a      	ldr	r2, [pc, #424]	; (80041d8 <HAL_DMA_Abort+0x234>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d022      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a68      	ldr	r2, [pc, #416]	; (80041dc <HAL_DMA_Abort+0x238>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d01d      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a67      	ldr	r2, [pc, #412]	; (80041e0 <HAL_DMA_Abort+0x23c>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d018      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a65      	ldr	r2, [pc, #404]	; (80041e4 <HAL_DMA_Abort+0x240>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d013      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a64      	ldr	r2, [pc, #400]	; (80041e8 <HAL_DMA_Abort+0x244>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d00e      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a62      	ldr	r2, [pc, #392]	; (80041ec <HAL_DMA_Abort+0x248>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d009      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a61      	ldr	r2, [pc, #388]	; (80041f0 <HAL_DMA_Abort+0x24c>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d004      	beq.n	800407a <HAL_DMA_Abort+0xd6>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a5f      	ldr	r2, [pc, #380]	; (80041f4 <HAL_DMA_Abort+0x250>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d101      	bne.n	800407e <HAL_DMA_Abort+0xda>
 800407a:	2301      	movs	r3, #1
 800407c:	e000      	b.n	8004080 <HAL_DMA_Abort+0xdc>
 800407e:	2300      	movs	r3, #0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d013      	beq.n	80040ac <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f022 021e 	bic.w	r2, r2, #30
 8004092:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695a      	ldr	r2, [r3, #20]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040a2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	617b      	str	r3, [r7, #20]
 80040aa:	e00a      	b.n	80040c2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 020e 	bic.w	r2, r2, #14
 80040ba:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a3c      	ldr	r2, [pc, #240]	; (80041b8 <HAL_DMA_Abort+0x214>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d072      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a3a      	ldr	r2, [pc, #232]	; (80041bc <HAL_DMA_Abort+0x218>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d06d      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a39      	ldr	r2, [pc, #228]	; (80041c0 <HAL_DMA_Abort+0x21c>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d068      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a37      	ldr	r2, [pc, #220]	; (80041c4 <HAL_DMA_Abort+0x220>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d063      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a36      	ldr	r2, [pc, #216]	; (80041c8 <HAL_DMA_Abort+0x224>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d05e      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a34      	ldr	r2, [pc, #208]	; (80041cc <HAL_DMA_Abort+0x228>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d059      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a33      	ldr	r2, [pc, #204]	; (80041d0 <HAL_DMA_Abort+0x22c>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d054      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a31      	ldr	r2, [pc, #196]	; (80041d4 <HAL_DMA_Abort+0x230>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d04f      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a30      	ldr	r2, [pc, #192]	; (80041d8 <HAL_DMA_Abort+0x234>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d04a      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a2e      	ldr	r2, [pc, #184]	; (80041dc <HAL_DMA_Abort+0x238>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d045      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a2d      	ldr	r2, [pc, #180]	; (80041e0 <HAL_DMA_Abort+0x23c>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d040      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a2b      	ldr	r2, [pc, #172]	; (80041e4 <HAL_DMA_Abort+0x240>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d03b      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a2a      	ldr	r2, [pc, #168]	; (80041e8 <HAL_DMA_Abort+0x244>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d036      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a28      	ldr	r2, [pc, #160]	; (80041ec <HAL_DMA_Abort+0x248>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d031      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a27      	ldr	r2, [pc, #156]	; (80041f0 <HAL_DMA_Abort+0x24c>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d02c      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a25      	ldr	r2, [pc, #148]	; (80041f4 <HAL_DMA_Abort+0x250>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d027      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a24      	ldr	r2, [pc, #144]	; (80041f8 <HAL_DMA_Abort+0x254>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d022      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a22      	ldr	r2, [pc, #136]	; (80041fc <HAL_DMA_Abort+0x258>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d01d      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a21      	ldr	r2, [pc, #132]	; (8004200 <HAL_DMA_Abort+0x25c>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d018      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a1f      	ldr	r2, [pc, #124]	; (8004204 <HAL_DMA_Abort+0x260>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d013      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a1e      	ldr	r2, [pc, #120]	; (8004208 <HAL_DMA_Abort+0x264>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d00e      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a1c      	ldr	r2, [pc, #112]	; (800420c <HAL_DMA_Abort+0x268>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d009      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a1b      	ldr	r2, [pc, #108]	; (8004210 <HAL_DMA_Abort+0x26c>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d004      	beq.n	80041b2 <HAL_DMA_Abort+0x20e>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a19      	ldr	r2, [pc, #100]	; (8004214 <HAL_DMA_Abort+0x270>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d132      	bne.n	8004218 <HAL_DMA_Abort+0x274>
 80041b2:	2301      	movs	r3, #1
 80041b4:	e031      	b.n	800421a <HAL_DMA_Abort+0x276>
 80041b6:	bf00      	nop
 80041b8:	40020010 	.word	0x40020010
 80041bc:	40020028 	.word	0x40020028
 80041c0:	40020040 	.word	0x40020040
 80041c4:	40020058 	.word	0x40020058
 80041c8:	40020070 	.word	0x40020070
 80041cc:	40020088 	.word	0x40020088
 80041d0:	400200a0 	.word	0x400200a0
 80041d4:	400200b8 	.word	0x400200b8
 80041d8:	40020410 	.word	0x40020410
 80041dc:	40020428 	.word	0x40020428
 80041e0:	40020440 	.word	0x40020440
 80041e4:	40020458 	.word	0x40020458
 80041e8:	40020470 	.word	0x40020470
 80041ec:	40020488 	.word	0x40020488
 80041f0:	400204a0 	.word	0x400204a0
 80041f4:	400204b8 	.word	0x400204b8
 80041f8:	58025408 	.word	0x58025408
 80041fc:	5802541c 	.word	0x5802541c
 8004200:	58025430 	.word	0x58025430
 8004204:	58025444 	.word	0x58025444
 8004208:	58025458 	.word	0x58025458
 800420c:	5802546c 	.word	0x5802546c
 8004210:	58025480 	.word	0x58025480
 8004214:	58025494 	.word	0x58025494
 8004218:	2300      	movs	r3, #0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d007      	beq.n	800422e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004228:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800422c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a6d      	ldr	r2, [pc, #436]	; (80043e8 <HAL_DMA_Abort+0x444>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d04a      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a6b      	ldr	r2, [pc, #428]	; (80043ec <HAL_DMA_Abort+0x448>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d045      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a6a      	ldr	r2, [pc, #424]	; (80043f0 <HAL_DMA_Abort+0x44c>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d040      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a68      	ldr	r2, [pc, #416]	; (80043f4 <HAL_DMA_Abort+0x450>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d03b      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a67      	ldr	r2, [pc, #412]	; (80043f8 <HAL_DMA_Abort+0x454>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d036      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a65      	ldr	r2, [pc, #404]	; (80043fc <HAL_DMA_Abort+0x458>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d031      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a64      	ldr	r2, [pc, #400]	; (8004400 <HAL_DMA_Abort+0x45c>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d02c      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a62      	ldr	r2, [pc, #392]	; (8004404 <HAL_DMA_Abort+0x460>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d027      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a61      	ldr	r2, [pc, #388]	; (8004408 <HAL_DMA_Abort+0x464>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d022      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a5f      	ldr	r2, [pc, #380]	; (800440c <HAL_DMA_Abort+0x468>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d01d      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a5e      	ldr	r2, [pc, #376]	; (8004410 <HAL_DMA_Abort+0x46c>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d018      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a5c      	ldr	r2, [pc, #368]	; (8004414 <HAL_DMA_Abort+0x470>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d013      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a5b      	ldr	r2, [pc, #364]	; (8004418 <HAL_DMA_Abort+0x474>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d00e      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a59      	ldr	r2, [pc, #356]	; (800441c <HAL_DMA_Abort+0x478>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d009      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a58      	ldr	r2, [pc, #352]	; (8004420 <HAL_DMA_Abort+0x47c>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d004      	beq.n	80042ce <HAL_DMA_Abort+0x32a>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a56      	ldr	r2, [pc, #344]	; (8004424 <HAL_DMA_Abort+0x480>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d108      	bne.n	80042e0 <HAL_DMA_Abort+0x33c>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f022 0201 	bic.w	r2, r2, #1
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	e007      	b.n	80042f0 <HAL_DMA_Abort+0x34c>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f022 0201 	bic.w	r2, r2, #1
 80042ee:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80042f0:	e013      	b.n	800431a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042f2:	f7fe ff99 	bl	8003228 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b05      	cmp	r3, #5
 80042fe:	d90c      	bls.n	800431a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2220      	movs	r2, #32
 8004304:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2203      	movs	r2, #3
 8004312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e12d      	b.n	8004576 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1e5      	bne.n	80042f2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a2f      	ldr	r2, [pc, #188]	; (80043e8 <HAL_DMA_Abort+0x444>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d04a      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a2d      	ldr	r2, [pc, #180]	; (80043ec <HAL_DMA_Abort+0x448>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d045      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a2c      	ldr	r2, [pc, #176]	; (80043f0 <HAL_DMA_Abort+0x44c>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d040      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a2a      	ldr	r2, [pc, #168]	; (80043f4 <HAL_DMA_Abort+0x450>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d03b      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a29      	ldr	r2, [pc, #164]	; (80043f8 <HAL_DMA_Abort+0x454>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d036      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a27      	ldr	r2, [pc, #156]	; (80043fc <HAL_DMA_Abort+0x458>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d031      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a26      	ldr	r2, [pc, #152]	; (8004400 <HAL_DMA_Abort+0x45c>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d02c      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a24      	ldr	r2, [pc, #144]	; (8004404 <HAL_DMA_Abort+0x460>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d027      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a23      	ldr	r2, [pc, #140]	; (8004408 <HAL_DMA_Abort+0x464>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d022      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a21      	ldr	r2, [pc, #132]	; (800440c <HAL_DMA_Abort+0x468>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d01d      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a20      	ldr	r2, [pc, #128]	; (8004410 <HAL_DMA_Abort+0x46c>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d018      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a1e      	ldr	r2, [pc, #120]	; (8004414 <HAL_DMA_Abort+0x470>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d013      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a1d      	ldr	r2, [pc, #116]	; (8004418 <HAL_DMA_Abort+0x474>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d00e      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a1b      	ldr	r2, [pc, #108]	; (800441c <HAL_DMA_Abort+0x478>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d009      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a1a      	ldr	r2, [pc, #104]	; (8004420 <HAL_DMA_Abort+0x47c>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d004      	beq.n	80043c6 <HAL_DMA_Abort+0x422>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a18      	ldr	r2, [pc, #96]	; (8004424 <HAL_DMA_Abort+0x480>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d101      	bne.n	80043ca <HAL_DMA_Abort+0x426>
 80043c6:	2301      	movs	r3, #1
 80043c8:	e000      	b.n	80043cc <HAL_DMA_Abort+0x428>
 80043ca:	2300      	movs	r3, #0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d02b      	beq.n	8004428 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043d4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043da:	f003 031f 	and.w	r3, r3, #31
 80043de:	223f      	movs	r2, #63	; 0x3f
 80043e0:	409a      	lsls	r2, r3
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	609a      	str	r2, [r3, #8]
 80043e6:	e02a      	b.n	800443e <HAL_DMA_Abort+0x49a>
 80043e8:	40020010 	.word	0x40020010
 80043ec:	40020028 	.word	0x40020028
 80043f0:	40020040 	.word	0x40020040
 80043f4:	40020058 	.word	0x40020058
 80043f8:	40020070 	.word	0x40020070
 80043fc:	40020088 	.word	0x40020088
 8004400:	400200a0 	.word	0x400200a0
 8004404:	400200b8 	.word	0x400200b8
 8004408:	40020410 	.word	0x40020410
 800440c:	40020428 	.word	0x40020428
 8004410:	40020440 	.word	0x40020440
 8004414:	40020458 	.word	0x40020458
 8004418:	40020470 	.word	0x40020470
 800441c:	40020488 	.word	0x40020488
 8004420:	400204a0 	.word	0x400204a0
 8004424:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800442c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004432:	f003 031f 	and.w	r3, r3, #31
 8004436:	2201      	movs	r2, #1
 8004438:	409a      	lsls	r2, r3
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a4f      	ldr	r2, [pc, #316]	; (8004580 <HAL_DMA_Abort+0x5dc>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d072      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a4d      	ldr	r2, [pc, #308]	; (8004584 <HAL_DMA_Abort+0x5e0>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d06d      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a4c      	ldr	r2, [pc, #304]	; (8004588 <HAL_DMA_Abort+0x5e4>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d068      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a4a      	ldr	r2, [pc, #296]	; (800458c <HAL_DMA_Abort+0x5e8>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d063      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a49      	ldr	r2, [pc, #292]	; (8004590 <HAL_DMA_Abort+0x5ec>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d05e      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a47      	ldr	r2, [pc, #284]	; (8004594 <HAL_DMA_Abort+0x5f0>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d059      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a46      	ldr	r2, [pc, #280]	; (8004598 <HAL_DMA_Abort+0x5f4>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d054      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a44      	ldr	r2, [pc, #272]	; (800459c <HAL_DMA_Abort+0x5f8>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d04f      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a43      	ldr	r2, [pc, #268]	; (80045a0 <HAL_DMA_Abort+0x5fc>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d04a      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a41      	ldr	r2, [pc, #260]	; (80045a4 <HAL_DMA_Abort+0x600>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d045      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a40      	ldr	r2, [pc, #256]	; (80045a8 <HAL_DMA_Abort+0x604>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d040      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a3e      	ldr	r2, [pc, #248]	; (80045ac <HAL_DMA_Abort+0x608>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d03b      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a3d      	ldr	r2, [pc, #244]	; (80045b0 <HAL_DMA_Abort+0x60c>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d036      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a3b      	ldr	r2, [pc, #236]	; (80045b4 <HAL_DMA_Abort+0x610>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d031      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a3a      	ldr	r2, [pc, #232]	; (80045b8 <HAL_DMA_Abort+0x614>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d02c      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a38      	ldr	r2, [pc, #224]	; (80045bc <HAL_DMA_Abort+0x618>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d027      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a37      	ldr	r2, [pc, #220]	; (80045c0 <HAL_DMA_Abort+0x61c>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d022      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a35      	ldr	r2, [pc, #212]	; (80045c4 <HAL_DMA_Abort+0x620>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d01d      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a34      	ldr	r2, [pc, #208]	; (80045c8 <HAL_DMA_Abort+0x624>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d018      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a32      	ldr	r2, [pc, #200]	; (80045cc <HAL_DMA_Abort+0x628>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d013      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a31      	ldr	r2, [pc, #196]	; (80045d0 <HAL_DMA_Abort+0x62c>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d00e      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a2f      	ldr	r2, [pc, #188]	; (80045d4 <HAL_DMA_Abort+0x630>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d009      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a2e      	ldr	r2, [pc, #184]	; (80045d8 <HAL_DMA_Abort+0x634>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d004      	beq.n	800452e <HAL_DMA_Abort+0x58a>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a2c      	ldr	r2, [pc, #176]	; (80045dc <HAL_DMA_Abort+0x638>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d101      	bne.n	8004532 <HAL_DMA_Abort+0x58e>
 800452e:	2301      	movs	r3, #1
 8004530:	e000      	b.n	8004534 <HAL_DMA_Abort+0x590>
 8004532:	2300      	movs	r3, #0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d015      	beq.n	8004564 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004540:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004546:	2b00      	cmp	r3, #0
 8004548:	d00c      	beq.n	8004564 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004554:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004558:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004562:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3718      	adds	r7, #24
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	40020010 	.word	0x40020010
 8004584:	40020028 	.word	0x40020028
 8004588:	40020040 	.word	0x40020040
 800458c:	40020058 	.word	0x40020058
 8004590:	40020070 	.word	0x40020070
 8004594:	40020088 	.word	0x40020088
 8004598:	400200a0 	.word	0x400200a0
 800459c:	400200b8 	.word	0x400200b8
 80045a0:	40020410 	.word	0x40020410
 80045a4:	40020428 	.word	0x40020428
 80045a8:	40020440 	.word	0x40020440
 80045ac:	40020458 	.word	0x40020458
 80045b0:	40020470 	.word	0x40020470
 80045b4:	40020488 	.word	0x40020488
 80045b8:	400204a0 	.word	0x400204a0
 80045bc:	400204b8 	.word	0x400204b8
 80045c0:	58025408 	.word	0x58025408
 80045c4:	5802541c 	.word	0x5802541c
 80045c8:	58025430 	.word	0x58025430
 80045cc:	58025444 	.word	0x58025444
 80045d0:	58025458 	.word	0x58025458
 80045d4:	5802546c 	.word	0x5802546c
 80045d8:	58025480 	.word	0x58025480
 80045dc:	58025494 	.word	0x58025494

080045e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d101      	bne.n	80045f2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e205      	b.n	80049fe <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d004      	beq.n	8004608 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2280      	movs	r2, #128	; 0x80
 8004602:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e1fa      	b.n	80049fe <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a8c      	ldr	r2, [pc, #560]	; (8004840 <HAL_DMA_Abort_IT+0x260>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d04a      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a8b      	ldr	r2, [pc, #556]	; (8004844 <HAL_DMA_Abort_IT+0x264>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d045      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a89      	ldr	r2, [pc, #548]	; (8004848 <HAL_DMA_Abort_IT+0x268>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d040      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a88      	ldr	r2, [pc, #544]	; (800484c <HAL_DMA_Abort_IT+0x26c>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d03b      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a86      	ldr	r2, [pc, #536]	; (8004850 <HAL_DMA_Abort_IT+0x270>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d036      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a85      	ldr	r2, [pc, #532]	; (8004854 <HAL_DMA_Abort_IT+0x274>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d031      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a83      	ldr	r2, [pc, #524]	; (8004858 <HAL_DMA_Abort_IT+0x278>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d02c      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a82      	ldr	r2, [pc, #520]	; (800485c <HAL_DMA_Abort_IT+0x27c>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d027      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a80      	ldr	r2, [pc, #512]	; (8004860 <HAL_DMA_Abort_IT+0x280>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d022      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a7f      	ldr	r2, [pc, #508]	; (8004864 <HAL_DMA_Abort_IT+0x284>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d01d      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a7d      	ldr	r2, [pc, #500]	; (8004868 <HAL_DMA_Abort_IT+0x288>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d018      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a7c      	ldr	r2, [pc, #496]	; (800486c <HAL_DMA_Abort_IT+0x28c>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d013      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a7a      	ldr	r2, [pc, #488]	; (8004870 <HAL_DMA_Abort_IT+0x290>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d00e      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a79      	ldr	r2, [pc, #484]	; (8004874 <HAL_DMA_Abort_IT+0x294>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d009      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a77      	ldr	r2, [pc, #476]	; (8004878 <HAL_DMA_Abort_IT+0x298>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d004      	beq.n	80046a8 <HAL_DMA_Abort_IT+0xc8>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a76      	ldr	r2, [pc, #472]	; (800487c <HAL_DMA_Abort_IT+0x29c>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d101      	bne.n	80046ac <HAL_DMA_Abort_IT+0xcc>
 80046a8:	2301      	movs	r3, #1
 80046aa:	e000      	b.n	80046ae <HAL_DMA_Abort_IT+0xce>
 80046ac:	2300      	movs	r3, #0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d065      	beq.n	800477e <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2204      	movs	r2, #4
 80046b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a60      	ldr	r2, [pc, #384]	; (8004840 <HAL_DMA_Abort_IT+0x260>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d04a      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a5e      	ldr	r2, [pc, #376]	; (8004844 <HAL_DMA_Abort_IT+0x264>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d045      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a5d      	ldr	r2, [pc, #372]	; (8004848 <HAL_DMA_Abort_IT+0x268>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d040      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a5b      	ldr	r2, [pc, #364]	; (800484c <HAL_DMA_Abort_IT+0x26c>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d03b      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a5a      	ldr	r2, [pc, #360]	; (8004850 <HAL_DMA_Abort_IT+0x270>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d036      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a58      	ldr	r2, [pc, #352]	; (8004854 <HAL_DMA_Abort_IT+0x274>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d031      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a57      	ldr	r2, [pc, #348]	; (8004858 <HAL_DMA_Abort_IT+0x278>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d02c      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a55      	ldr	r2, [pc, #340]	; (800485c <HAL_DMA_Abort_IT+0x27c>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d027      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a54      	ldr	r2, [pc, #336]	; (8004860 <HAL_DMA_Abort_IT+0x280>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d022      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a52      	ldr	r2, [pc, #328]	; (8004864 <HAL_DMA_Abort_IT+0x284>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d01d      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a51      	ldr	r2, [pc, #324]	; (8004868 <HAL_DMA_Abort_IT+0x288>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d018      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a4f      	ldr	r2, [pc, #316]	; (800486c <HAL_DMA_Abort_IT+0x28c>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d013      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a4e      	ldr	r2, [pc, #312]	; (8004870 <HAL_DMA_Abort_IT+0x290>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d00e      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a4c      	ldr	r2, [pc, #304]	; (8004874 <HAL_DMA_Abort_IT+0x294>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d009      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a4b      	ldr	r2, [pc, #300]	; (8004878 <HAL_DMA_Abort_IT+0x298>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d004      	beq.n	800475a <HAL_DMA_Abort_IT+0x17a>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a49      	ldr	r2, [pc, #292]	; (800487c <HAL_DMA_Abort_IT+0x29c>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d108      	bne.n	800476c <HAL_DMA_Abort_IT+0x18c>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f022 0201 	bic.w	r2, r2, #1
 8004768:	601a      	str	r2, [r3, #0]
 800476a:	e147      	b.n	80049fc <HAL_DMA_Abort_IT+0x41c>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f022 0201 	bic.w	r2, r2, #1
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	e13e      	b.n	80049fc <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f022 020e 	bic.w	r2, r2, #14
 800478c:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a2b      	ldr	r2, [pc, #172]	; (8004840 <HAL_DMA_Abort_IT+0x260>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d04a      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a29      	ldr	r2, [pc, #164]	; (8004844 <HAL_DMA_Abort_IT+0x264>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d045      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a28      	ldr	r2, [pc, #160]	; (8004848 <HAL_DMA_Abort_IT+0x268>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d040      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a26      	ldr	r2, [pc, #152]	; (800484c <HAL_DMA_Abort_IT+0x26c>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d03b      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a25      	ldr	r2, [pc, #148]	; (8004850 <HAL_DMA_Abort_IT+0x270>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d036      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a23      	ldr	r2, [pc, #140]	; (8004854 <HAL_DMA_Abort_IT+0x274>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d031      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a22      	ldr	r2, [pc, #136]	; (8004858 <HAL_DMA_Abort_IT+0x278>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d02c      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a20      	ldr	r2, [pc, #128]	; (800485c <HAL_DMA_Abort_IT+0x27c>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d027      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a1f      	ldr	r2, [pc, #124]	; (8004860 <HAL_DMA_Abort_IT+0x280>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d022      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a1d      	ldr	r2, [pc, #116]	; (8004864 <HAL_DMA_Abort_IT+0x284>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d01d      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a1c      	ldr	r2, [pc, #112]	; (8004868 <HAL_DMA_Abort_IT+0x288>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d018      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a1a      	ldr	r2, [pc, #104]	; (800486c <HAL_DMA_Abort_IT+0x28c>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d013      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a19      	ldr	r2, [pc, #100]	; (8004870 <HAL_DMA_Abort_IT+0x290>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d00e      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a17      	ldr	r2, [pc, #92]	; (8004874 <HAL_DMA_Abort_IT+0x294>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d009      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a16      	ldr	r2, [pc, #88]	; (8004878 <HAL_DMA_Abort_IT+0x298>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d004      	beq.n	800482e <HAL_DMA_Abort_IT+0x24e>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a14      	ldr	r2, [pc, #80]	; (800487c <HAL_DMA_Abort_IT+0x29c>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d128      	bne.n	8004880 <HAL_DMA_Abort_IT+0x2a0>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f022 0201 	bic.w	r2, r2, #1
 800483c:	601a      	str	r2, [r3, #0]
 800483e:	e027      	b.n	8004890 <HAL_DMA_Abort_IT+0x2b0>
 8004840:	40020010 	.word	0x40020010
 8004844:	40020028 	.word	0x40020028
 8004848:	40020040 	.word	0x40020040
 800484c:	40020058 	.word	0x40020058
 8004850:	40020070 	.word	0x40020070
 8004854:	40020088 	.word	0x40020088
 8004858:	400200a0 	.word	0x400200a0
 800485c:	400200b8 	.word	0x400200b8
 8004860:	40020410 	.word	0x40020410
 8004864:	40020428 	.word	0x40020428
 8004868:	40020440 	.word	0x40020440
 800486c:	40020458 	.word	0x40020458
 8004870:	40020470 	.word	0x40020470
 8004874:	40020488 	.word	0x40020488
 8004878:	400204a0 	.word	0x400204a0
 800487c:	400204b8 	.word	0x400204b8
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f022 0201 	bic.w	r2, r2, #1
 800488e:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a5c      	ldr	r2, [pc, #368]	; (8004a08 <HAL_DMA_Abort_IT+0x428>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d072      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a5b      	ldr	r2, [pc, #364]	; (8004a0c <HAL_DMA_Abort_IT+0x42c>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d06d      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a59      	ldr	r2, [pc, #356]	; (8004a10 <HAL_DMA_Abort_IT+0x430>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d068      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a58      	ldr	r2, [pc, #352]	; (8004a14 <HAL_DMA_Abort_IT+0x434>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d063      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a56      	ldr	r2, [pc, #344]	; (8004a18 <HAL_DMA_Abort_IT+0x438>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d05e      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a55      	ldr	r2, [pc, #340]	; (8004a1c <HAL_DMA_Abort_IT+0x43c>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d059      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a53      	ldr	r2, [pc, #332]	; (8004a20 <HAL_DMA_Abort_IT+0x440>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d054      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a52      	ldr	r2, [pc, #328]	; (8004a24 <HAL_DMA_Abort_IT+0x444>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d04f      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a50      	ldr	r2, [pc, #320]	; (8004a28 <HAL_DMA_Abort_IT+0x448>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d04a      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a4f      	ldr	r2, [pc, #316]	; (8004a2c <HAL_DMA_Abort_IT+0x44c>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d045      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a4d      	ldr	r2, [pc, #308]	; (8004a30 <HAL_DMA_Abort_IT+0x450>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d040      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a4c      	ldr	r2, [pc, #304]	; (8004a34 <HAL_DMA_Abort_IT+0x454>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d03b      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a4a      	ldr	r2, [pc, #296]	; (8004a38 <HAL_DMA_Abort_IT+0x458>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d036      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a49      	ldr	r2, [pc, #292]	; (8004a3c <HAL_DMA_Abort_IT+0x45c>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d031      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a47      	ldr	r2, [pc, #284]	; (8004a40 <HAL_DMA_Abort_IT+0x460>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d02c      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a46      	ldr	r2, [pc, #280]	; (8004a44 <HAL_DMA_Abort_IT+0x464>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d027      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a44      	ldr	r2, [pc, #272]	; (8004a48 <HAL_DMA_Abort_IT+0x468>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d022      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a43      	ldr	r2, [pc, #268]	; (8004a4c <HAL_DMA_Abort_IT+0x46c>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d01d      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a41      	ldr	r2, [pc, #260]	; (8004a50 <HAL_DMA_Abort_IT+0x470>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d018      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a40      	ldr	r2, [pc, #256]	; (8004a54 <HAL_DMA_Abort_IT+0x474>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d013      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a3e      	ldr	r2, [pc, #248]	; (8004a58 <HAL_DMA_Abort_IT+0x478>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d00e      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a3d      	ldr	r2, [pc, #244]	; (8004a5c <HAL_DMA_Abort_IT+0x47c>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d009      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a3b      	ldr	r2, [pc, #236]	; (8004a60 <HAL_DMA_Abort_IT+0x480>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d004      	beq.n	8004980 <HAL_DMA_Abort_IT+0x3a0>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a3a      	ldr	r2, [pc, #232]	; (8004a64 <HAL_DMA_Abort_IT+0x484>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d101      	bne.n	8004984 <HAL_DMA_Abort_IT+0x3a4>
 8004980:	2301      	movs	r3, #1
 8004982:	e000      	b.n	8004986 <HAL_DMA_Abort_IT+0x3a6>
 8004984:	2300      	movs	r3, #0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d028      	beq.n	80049dc <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004994:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004998:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800499e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a4:	f003 031f 	and.w	r3, r3, #31
 80049a8:	2201      	movs	r2, #1
 80049aa:	409a      	lsls	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80049b8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00c      	beq.n	80049dc <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049d0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80049da:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d003      	beq.n	80049fc <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80049fc:	2300      	movs	r3, #0
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	40020010 	.word	0x40020010
 8004a0c:	40020028 	.word	0x40020028
 8004a10:	40020040 	.word	0x40020040
 8004a14:	40020058 	.word	0x40020058
 8004a18:	40020070 	.word	0x40020070
 8004a1c:	40020088 	.word	0x40020088
 8004a20:	400200a0 	.word	0x400200a0
 8004a24:	400200b8 	.word	0x400200b8
 8004a28:	40020410 	.word	0x40020410
 8004a2c:	40020428 	.word	0x40020428
 8004a30:	40020440 	.word	0x40020440
 8004a34:	40020458 	.word	0x40020458
 8004a38:	40020470 	.word	0x40020470
 8004a3c:	40020488 	.word	0x40020488
 8004a40:	400204a0 	.word	0x400204a0
 8004a44:	400204b8 	.word	0x400204b8
 8004a48:	58025408 	.word	0x58025408
 8004a4c:	5802541c 	.word	0x5802541c
 8004a50:	58025430 	.word	0x58025430
 8004a54:	58025444 	.word	0x58025444
 8004a58:	58025458 	.word	0x58025458
 8004a5c:	5802546c 	.word	0x5802546c
 8004a60:	58025480 	.word	0x58025480
 8004a64:	58025494 	.word	0x58025494

08004a68 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b08a      	sub	sp, #40	; 0x28
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004a70:	2300      	movs	r3, #0
 8004a72:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004a74:	4b67      	ldr	r3, [pc, #412]	; (8004c14 <HAL_DMA_IRQHandler+0x1ac>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a67      	ldr	r2, [pc, #412]	; (8004c18 <HAL_DMA_IRQHandler+0x1b0>)
 8004a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a7e:	0a9b      	lsrs	r3, r3, #10
 8004a80:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a86:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a8c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004a8e:	6a3b      	ldr	r3, [r7, #32]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a5f      	ldr	r2, [pc, #380]	; (8004c1c <HAL_DMA_IRQHandler+0x1b4>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d04a      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a5d      	ldr	r2, [pc, #372]	; (8004c20 <HAL_DMA_IRQHandler+0x1b8>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d045      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a5c      	ldr	r2, [pc, #368]	; (8004c24 <HAL_DMA_IRQHandler+0x1bc>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d040      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a5a      	ldr	r2, [pc, #360]	; (8004c28 <HAL_DMA_IRQHandler+0x1c0>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d03b      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a59      	ldr	r2, [pc, #356]	; (8004c2c <HAL_DMA_IRQHandler+0x1c4>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d036      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a57      	ldr	r2, [pc, #348]	; (8004c30 <HAL_DMA_IRQHandler+0x1c8>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d031      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a56      	ldr	r2, [pc, #344]	; (8004c34 <HAL_DMA_IRQHandler+0x1cc>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d02c      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a54      	ldr	r2, [pc, #336]	; (8004c38 <HAL_DMA_IRQHandler+0x1d0>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d027      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a53      	ldr	r2, [pc, #332]	; (8004c3c <HAL_DMA_IRQHandler+0x1d4>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d022      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a51      	ldr	r2, [pc, #324]	; (8004c40 <HAL_DMA_IRQHandler+0x1d8>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d01d      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a50      	ldr	r2, [pc, #320]	; (8004c44 <HAL_DMA_IRQHandler+0x1dc>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d018      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a4e      	ldr	r2, [pc, #312]	; (8004c48 <HAL_DMA_IRQHandler+0x1e0>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d013      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a4d      	ldr	r2, [pc, #308]	; (8004c4c <HAL_DMA_IRQHandler+0x1e4>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d00e      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a4b      	ldr	r2, [pc, #300]	; (8004c50 <HAL_DMA_IRQHandler+0x1e8>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d009      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a4a      	ldr	r2, [pc, #296]	; (8004c54 <HAL_DMA_IRQHandler+0x1ec>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d004      	beq.n	8004b3a <HAL_DMA_IRQHandler+0xd2>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a48      	ldr	r2, [pc, #288]	; (8004c58 <HAL_DMA_IRQHandler+0x1f0>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d101      	bne.n	8004b3e <HAL_DMA_IRQHandler+0xd6>
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e000      	b.n	8004b40 <HAL_DMA_IRQHandler+0xd8>
 8004b3e:	2300      	movs	r3, #0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	f000 842b 	beq.w	800539c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b4a:	f003 031f 	and.w	r3, r3, #31
 8004b4e:	2208      	movs	r2, #8
 8004b50:	409a      	lsls	r2, r3
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	4013      	ands	r3, r2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f000 80a2 	beq.w	8004ca0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a2e      	ldr	r2, [pc, #184]	; (8004c1c <HAL_DMA_IRQHandler+0x1b4>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d04a      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a2d      	ldr	r2, [pc, #180]	; (8004c20 <HAL_DMA_IRQHandler+0x1b8>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d045      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a2b      	ldr	r2, [pc, #172]	; (8004c24 <HAL_DMA_IRQHandler+0x1bc>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d040      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a2a      	ldr	r2, [pc, #168]	; (8004c28 <HAL_DMA_IRQHandler+0x1c0>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d03b      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a28      	ldr	r2, [pc, #160]	; (8004c2c <HAL_DMA_IRQHandler+0x1c4>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d036      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a27      	ldr	r2, [pc, #156]	; (8004c30 <HAL_DMA_IRQHandler+0x1c8>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d031      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a25      	ldr	r2, [pc, #148]	; (8004c34 <HAL_DMA_IRQHandler+0x1cc>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d02c      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a24      	ldr	r2, [pc, #144]	; (8004c38 <HAL_DMA_IRQHandler+0x1d0>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d027      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a22      	ldr	r2, [pc, #136]	; (8004c3c <HAL_DMA_IRQHandler+0x1d4>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d022      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a21      	ldr	r2, [pc, #132]	; (8004c40 <HAL_DMA_IRQHandler+0x1d8>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d01d      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a1f      	ldr	r2, [pc, #124]	; (8004c44 <HAL_DMA_IRQHandler+0x1dc>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d018      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a1e      	ldr	r2, [pc, #120]	; (8004c48 <HAL_DMA_IRQHandler+0x1e0>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d013      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a1c      	ldr	r2, [pc, #112]	; (8004c4c <HAL_DMA_IRQHandler+0x1e4>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d00e      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a1b      	ldr	r2, [pc, #108]	; (8004c50 <HAL_DMA_IRQHandler+0x1e8>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d009      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a19      	ldr	r2, [pc, #100]	; (8004c54 <HAL_DMA_IRQHandler+0x1ec>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d004      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x194>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a18      	ldr	r2, [pc, #96]	; (8004c58 <HAL_DMA_IRQHandler+0x1f0>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d12f      	bne.n	8004c5c <HAL_DMA_IRQHandler+0x1f4>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0304 	and.w	r3, r3, #4
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	bf14      	ite	ne
 8004c0a:	2301      	movne	r3, #1
 8004c0c:	2300      	moveq	r3, #0
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	e02e      	b.n	8004c70 <HAL_DMA_IRQHandler+0x208>
 8004c12:	bf00      	nop
 8004c14:	20000000 	.word	0x20000000
 8004c18:	1b4e81b5 	.word	0x1b4e81b5
 8004c1c:	40020010 	.word	0x40020010
 8004c20:	40020028 	.word	0x40020028
 8004c24:	40020040 	.word	0x40020040
 8004c28:	40020058 	.word	0x40020058
 8004c2c:	40020070 	.word	0x40020070
 8004c30:	40020088 	.word	0x40020088
 8004c34:	400200a0 	.word	0x400200a0
 8004c38:	400200b8 	.word	0x400200b8
 8004c3c:	40020410 	.word	0x40020410
 8004c40:	40020428 	.word	0x40020428
 8004c44:	40020440 	.word	0x40020440
 8004c48:	40020458 	.word	0x40020458
 8004c4c:	40020470 	.word	0x40020470
 8004c50:	40020488 	.word	0x40020488
 8004c54:	400204a0 	.word	0x400204a0
 8004c58:	400204b8 	.word	0x400204b8
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 0308 	and.w	r3, r3, #8
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	bf14      	ite	ne
 8004c6a:	2301      	movne	r3, #1
 8004c6c:	2300      	moveq	r3, #0
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d015      	beq.n	8004ca0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f022 0204 	bic.w	r2, r2, #4
 8004c82:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c88:	f003 031f 	and.w	r3, r3, #31
 8004c8c:	2208      	movs	r2, #8
 8004c8e:	409a      	lsls	r2, r3
 8004c90:	6a3b      	ldr	r3, [r7, #32]
 8004c92:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c98:	f043 0201 	orr.w	r2, r3, #1
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ca4:	f003 031f 	and.w	r3, r3, #31
 8004ca8:	69ba      	ldr	r2, [r7, #24]
 8004caa:	fa22 f303 	lsr.w	r3, r2, r3
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d06e      	beq.n	8004d94 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a69      	ldr	r2, [pc, #420]	; (8004e60 <HAL_DMA_IRQHandler+0x3f8>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d04a      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a67      	ldr	r2, [pc, #412]	; (8004e64 <HAL_DMA_IRQHandler+0x3fc>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d045      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a66      	ldr	r2, [pc, #408]	; (8004e68 <HAL_DMA_IRQHandler+0x400>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d040      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a64      	ldr	r2, [pc, #400]	; (8004e6c <HAL_DMA_IRQHandler+0x404>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d03b      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a63      	ldr	r2, [pc, #396]	; (8004e70 <HAL_DMA_IRQHandler+0x408>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d036      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a61      	ldr	r2, [pc, #388]	; (8004e74 <HAL_DMA_IRQHandler+0x40c>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d031      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a60      	ldr	r2, [pc, #384]	; (8004e78 <HAL_DMA_IRQHandler+0x410>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d02c      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a5e      	ldr	r2, [pc, #376]	; (8004e7c <HAL_DMA_IRQHandler+0x414>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d027      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a5d      	ldr	r2, [pc, #372]	; (8004e80 <HAL_DMA_IRQHandler+0x418>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d022      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a5b      	ldr	r2, [pc, #364]	; (8004e84 <HAL_DMA_IRQHandler+0x41c>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d01d      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a5a      	ldr	r2, [pc, #360]	; (8004e88 <HAL_DMA_IRQHandler+0x420>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d018      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a58      	ldr	r2, [pc, #352]	; (8004e8c <HAL_DMA_IRQHandler+0x424>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d013      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a57      	ldr	r2, [pc, #348]	; (8004e90 <HAL_DMA_IRQHandler+0x428>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d00e      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a55      	ldr	r2, [pc, #340]	; (8004e94 <HAL_DMA_IRQHandler+0x42c>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d009      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a54      	ldr	r2, [pc, #336]	; (8004e98 <HAL_DMA_IRQHandler+0x430>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d004      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x2ee>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a52      	ldr	r2, [pc, #328]	; (8004e9c <HAL_DMA_IRQHandler+0x434>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d10a      	bne.n	8004d6c <HAL_DMA_IRQHandler+0x304>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	695b      	ldr	r3, [r3, #20]
 8004d5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	bf14      	ite	ne
 8004d64:	2301      	movne	r3, #1
 8004d66:	2300      	moveq	r3, #0
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	e003      	b.n	8004d74 <HAL_DMA_IRQHandler+0x30c>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2300      	movs	r3, #0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00d      	beq.n	8004d94 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d7c:	f003 031f 	and.w	r3, r3, #31
 8004d80:	2201      	movs	r2, #1
 8004d82:	409a      	lsls	r2, r3
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d8c:	f043 0202 	orr.w	r2, r3, #2
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d98:	f003 031f 	and.w	r3, r3, #31
 8004d9c:	2204      	movs	r2, #4
 8004d9e:	409a      	lsls	r2, r3
 8004da0:	69bb      	ldr	r3, [r7, #24]
 8004da2:	4013      	ands	r3, r2
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	f000 808f 	beq.w	8004ec8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a2c      	ldr	r2, [pc, #176]	; (8004e60 <HAL_DMA_IRQHandler+0x3f8>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d04a      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a2a      	ldr	r2, [pc, #168]	; (8004e64 <HAL_DMA_IRQHandler+0x3fc>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d045      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a29      	ldr	r2, [pc, #164]	; (8004e68 <HAL_DMA_IRQHandler+0x400>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d040      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a27      	ldr	r2, [pc, #156]	; (8004e6c <HAL_DMA_IRQHandler+0x404>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d03b      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a26      	ldr	r2, [pc, #152]	; (8004e70 <HAL_DMA_IRQHandler+0x408>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d036      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a24      	ldr	r2, [pc, #144]	; (8004e74 <HAL_DMA_IRQHandler+0x40c>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d031      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a23      	ldr	r2, [pc, #140]	; (8004e78 <HAL_DMA_IRQHandler+0x410>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d02c      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a21      	ldr	r2, [pc, #132]	; (8004e7c <HAL_DMA_IRQHandler+0x414>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d027      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a20      	ldr	r2, [pc, #128]	; (8004e80 <HAL_DMA_IRQHandler+0x418>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d022      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a1e      	ldr	r2, [pc, #120]	; (8004e84 <HAL_DMA_IRQHandler+0x41c>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d01d      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a1d      	ldr	r2, [pc, #116]	; (8004e88 <HAL_DMA_IRQHandler+0x420>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d018      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a1b      	ldr	r2, [pc, #108]	; (8004e8c <HAL_DMA_IRQHandler+0x424>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d013      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a1a      	ldr	r2, [pc, #104]	; (8004e90 <HAL_DMA_IRQHandler+0x428>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d00e      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a18      	ldr	r2, [pc, #96]	; (8004e94 <HAL_DMA_IRQHandler+0x42c>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d009      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a17      	ldr	r2, [pc, #92]	; (8004e98 <HAL_DMA_IRQHandler+0x430>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d004      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x3e2>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a15      	ldr	r2, [pc, #84]	; (8004e9c <HAL_DMA_IRQHandler+0x434>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d12a      	bne.n	8004ea0 <HAL_DMA_IRQHandler+0x438>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0302 	and.w	r3, r3, #2
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	bf14      	ite	ne
 8004e58:	2301      	movne	r3, #1
 8004e5a:	2300      	moveq	r3, #0
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	e023      	b.n	8004ea8 <HAL_DMA_IRQHandler+0x440>
 8004e60:	40020010 	.word	0x40020010
 8004e64:	40020028 	.word	0x40020028
 8004e68:	40020040 	.word	0x40020040
 8004e6c:	40020058 	.word	0x40020058
 8004e70:	40020070 	.word	0x40020070
 8004e74:	40020088 	.word	0x40020088
 8004e78:	400200a0 	.word	0x400200a0
 8004e7c:	400200b8 	.word	0x400200b8
 8004e80:	40020410 	.word	0x40020410
 8004e84:	40020428 	.word	0x40020428
 8004e88:	40020440 	.word	0x40020440
 8004e8c:	40020458 	.word	0x40020458
 8004e90:	40020470 	.word	0x40020470
 8004e94:	40020488 	.word	0x40020488
 8004e98:	400204a0 	.word	0x400204a0
 8004e9c:	400204b8 	.word	0x400204b8
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d00d      	beq.n	8004ec8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eb0:	f003 031f 	and.w	r3, r3, #31
 8004eb4:	2204      	movs	r2, #4
 8004eb6:	409a      	lsls	r2, r3
 8004eb8:	6a3b      	ldr	r3, [r7, #32]
 8004eba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ec0:	f043 0204 	orr.w	r2, r3, #4
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ecc:	f003 031f 	and.w	r3, r3, #31
 8004ed0:	2210      	movs	r2, #16
 8004ed2:	409a      	lsls	r2, r3
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	f000 80a6 	beq.w	800502a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a85      	ldr	r2, [pc, #532]	; (80050f8 <HAL_DMA_IRQHandler+0x690>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d04a      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a83      	ldr	r2, [pc, #524]	; (80050fc <HAL_DMA_IRQHandler+0x694>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d045      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a82      	ldr	r2, [pc, #520]	; (8005100 <HAL_DMA_IRQHandler+0x698>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d040      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a80      	ldr	r2, [pc, #512]	; (8005104 <HAL_DMA_IRQHandler+0x69c>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d03b      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a7f      	ldr	r2, [pc, #508]	; (8005108 <HAL_DMA_IRQHandler+0x6a0>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d036      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a7d      	ldr	r2, [pc, #500]	; (800510c <HAL_DMA_IRQHandler+0x6a4>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d031      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a7c      	ldr	r2, [pc, #496]	; (8005110 <HAL_DMA_IRQHandler+0x6a8>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d02c      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a7a      	ldr	r2, [pc, #488]	; (8005114 <HAL_DMA_IRQHandler+0x6ac>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d027      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a79      	ldr	r2, [pc, #484]	; (8005118 <HAL_DMA_IRQHandler+0x6b0>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d022      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a77      	ldr	r2, [pc, #476]	; (800511c <HAL_DMA_IRQHandler+0x6b4>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d01d      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a76      	ldr	r2, [pc, #472]	; (8005120 <HAL_DMA_IRQHandler+0x6b8>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d018      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a74      	ldr	r2, [pc, #464]	; (8005124 <HAL_DMA_IRQHandler+0x6bc>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d013      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a73      	ldr	r2, [pc, #460]	; (8005128 <HAL_DMA_IRQHandler+0x6c0>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d00e      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a71      	ldr	r2, [pc, #452]	; (800512c <HAL_DMA_IRQHandler+0x6c4>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d009      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a70      	ldr	r2, [pc, #448]	; (8005130 <HAL_DMA_IRQHandler+0x6c8>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d004      	beq.n	8004f7e <HAL_DMA_IRQHandler+0x516>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a6e      	ldr	r2, [pc, #440]	; (8005134 <HAL_DMA_IRQHandler+0x6cc>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d10a      	bne.n	8004f94 <HAL_DMA_IRQHandler+0x52c>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0308 	and.w	r3, r3, #8
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	bf14      	ite	ne
 8004f8c:	2301      	movne	r3, #1
 8004f8e:	2300      	moveq	r3, #0
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	e009      	b.n	8004fa8 <HAL_DMA_IRQHandler+0x540>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0304 	and.w	r3, r3, #4
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	bf14      	ite	ne
 8004fa2:	2301      	movne	r3, #1
 8004fa4:	2300      	moveq	r3, #0
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d03e      	beq.n	800502a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fb0:	f003 031f 	and.w	r3, r3, #31
 8004fb4:	2210      	movs	r2, #16
 8004fb6:	409a      	lsls	r2, r3
 8004fb8:	6a3b      	ldr	r3, [r7, #32]
 8004fba:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d018      	beq.n	8004ffc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d108      	bne.n	8004fea <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d024      	beq.n	800502a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	4798      	blx	r3
 8004fe8:	e01f      	b.n	800502a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d01b      	beq.n	800502a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	4798      	blx	r3
 8004ffa:	e016      	b.n	800502a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005006:	2b00      	cmp	r3, #0
 8005008:	d107      	bne.n	800501a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f022 0208 	bic.w	r2, r2, #8
 8005018:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501e:	2b00      	cmp	r3, #0
 8005020:	d003      	beq.n	800502a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800502e:	f003 031f 	and.w	r3, r3, #31
 8005032:	2220      	movs	r2, #32
 8005034:	409a      	lsls	r2, r3
 8005036:	69bb      	ldr	r3, [r7, #24]
 8005038:	4013      	ands	r3, r2
 800503a:	2b00      	cmp	r3, #0
 800503c:	f000 8110 	beq.w	8005260 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a2c      	ldr	r2, [pc, #176]	; (80050f8 <HAL_DMA_IRQHandler+0x690>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d04a      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a2b      	ldr	r2, [pc, #172]	; (80050fc <HAL_DMA_IRQHandler+0x694>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d045      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a29      	ldr	r2, [pc, #164]	; (8005100 <HAL_DMA_IRQHandler+0x698>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d040      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a28      	ldr	r2, [pc, #160]	; (8005104 <HAL_DMA_IRQHandler+0x69c>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d03b      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a26      	ldr	r2, [pc, #152]	; (8005108 <HAL_DMA_IRQHandler+0x6a0>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d036      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a25      	ldr	r2, [pc, #148]	; (800510c <HAL_DMA_IRQHandler+0x6a4>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d031      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a23      	ldr	r2, [pc, #140]	; (8005110 <HAL_DMA_IRQHandler+0x6a8>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d02c      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a22      	ldr	r2, [pc, #136]	; (8005114 <HAL_DMA_IRQHandler+0x6ac>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d027      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a20      	ldr	r2, [pc, #128]	; (8005118 <HAL_DMA_IRQHandler+0x6b0>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d022      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a1f      	ldr	r2, [pc, #124]	; (800511c <HAL_DMA_IRQHandler+0x6b4>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d01d      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a1d      	ldr	r2, [pc, #116]	; (8005120 <HAL_DMA_IRQHandler+0x6b8>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d018      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a1c      	ldr	r2, [pc, #112]	; (8005124 <HAL_DMA_IRQHandler+0x6bc>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d013      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a1a      	ldr	r2, [pc, #104]	; (8005128 <HAL_DMA_IRQHandler+0x6c0>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d00e      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a19      	ldr	r2, [pc, #100]	; (800512c <HAL_DMA_IRQHandler+0x6c4>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d009      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a17      	ldr	r2, [pc, #92]	; (8005130 <HAL_DMA_IRQHandler+0x6c8>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d004      	beq.n	80050e0 <HAL_DMA_IRQHandler+0x678>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a16      	ldr	r2, [pc, #88]	; (8005134 <HAL_DMA_IRQHandler+0x6cc>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d12b      	bne.n	8005138 <HAL_DMA_IRQHandler+0x6d0>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f003 0310 	and.w	r3, r3, #16
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	bf14      	ite	ne
 80050ee:	2301      	movne	r3, #1
 80050f0:	2300      	moveq	r3, #0
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	e02a      	b.n	800514c <HAL_DMA_IRQHandler+0x6e4>
 80050f6:	bf00      	nop
 80050f8:	40020010 	.word	0x40020010
 80050fc:	40020028 	.word	0x40020028
 8005100:	40020040 	.word	0x40020040
 8005104:	40020058 	.word	0x40020058
 8005108:	40020070 	.word	0x40020070
 800510c:	40020088 	.word	0x40020088
 8005110:	400200a0 	.word	0x400200a0
 8005114:	400200b8 	.word	0x400200b8
 8005118:	40020410 	.word	0x40020410
 800511c:	40020428 	.word	0x40020428
 8005120:	40020440 	.word	0x40020440
 8005124:	40020458 	.word	0x40020458
 8005128:	40020470 	.word	0x40020470
 800512c:	40020488 	.word	0x40020488
 8005130:	400204a0 	.word	0x400204a0
 8005134:	400204b8 	.word	0x400204b8
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	2b00      	cmp	r3, #0
 8005144:	bf14      	ite	ne
 8005146:	2301      	movne	r3, #1
 8005148:	2300      	moveq	r3, #0
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2b00      	cmp	r3, #0
 800514e:	f000 8087 	beq.w	8005260 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005156:	f003 031f 	and.w	r3, r3, #31
 800515a:	2220      	movs	r2, #32
 800515c:	409a      	lsls	r2, r3
 800515e:	6a3b      	ldr	r3, [r7, #32]
 8005160:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b04      	cmp	r3, #4
 800516c:	d139      	bne.n	80051e2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f022 0216 	bic.w	r2, r2, #22
 800517c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	695a      	ldr	r2, [r3, #20]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800518c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005192:	2b00      	cmp	r3, #0
 8005194:	d103      	bne.n	800519e <HAL_DMA_IRQHandler+0x736>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800519a:	2b00      	cmp	r3, #0
 800519c:	d007      	beq.n	80051ae <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f022 0208 	bic.w	r2, r2, #8
 80051ac:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051b2:	f003 031f 	and.w	r3, r3, #31
 80051b6:	223f      	movs	r2, #63	; 0x3f
 80051b8:	409a      	lsls	r2, r3
 80051ba:	6a3b      	ldr	r3, [r7, #32]
 80051bc:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2201      	movs	r2, #1
 80051ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	f000 834a 	beq.w	800586c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	4798      	blx	r3
          }
          return;
 80051e0:	e344      	b.n	800586c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d018      	beq.n	8005222 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d108      	bne.n	8005210 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005202:	2b00      	cmp	r3, #0
 8005204:	d02c      	beq.n	8005260 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	4798      	blx	r3
 800520e:	e027      	b.n	8005260 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005214:	2b00      	cmp	r3, #0
 8005216:	d023      	beq.n	8005260 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	4798      	blx	r3
 8005220:	e01e      	b.n	8005260 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10f      	bne.n	8005250 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f022 0210 	bic.w	r2, r2, #16
 800523e:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005254:	2b00      	cmp	r3, #0
 8005256:	d003      	beq.n	8005260 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005264:	2b00      	cmp	r3, #0
 8005266:	f000 8306 	beq.w	8005876 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	2b00      	cmp	r3, #0
 8005274:	f000 8088 	beq.w	8005388 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2204      	movs	r2, #4
 800527c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a7a      	ldr	r2, [pc, #488]	; (8005470 <HAL_DMA_IRQHandler+0xa08>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d04a      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a79      	ldr	r2, [pc, #484]	; (8005474 <HAL_DMA_IRQHandler+0xa0c>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d045      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a77      	ldr	r2, [pc, #476]	; (8005478 <HAL_DMA_IRQHandler+0xa10>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d040      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a76      	ldr	r2, [pc, #472]	; (800547c <HAL_DMA_IRQHandler+0xa14>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d03b      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a74      	ldr	r2, [pc, #464]	; (8005480 <HAL_DMA_IRQHandler+0xa18>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d036      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a73      	ldr	r2, [pc, #460]	; (8005484 <HAL_DMA_IRQHandler+0xa1c>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d031      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a71      	ldr	r2, [pc, #452]	; (8005488 <HAL_DMA_IRQHandler+0xa20>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d02c      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a70      	ldr	r2, [pc, #448]	; (800548c <HAL_DMA_IRQHandler+0xa24>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d027      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a6e      	ldr	r2, [pc, #440]	; (8005490 <HAL_DMA_IRQHandler+0xa28>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d022      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a6d      	ldr	r2, [pc, #436]	; (8005494 <HAL_DMA_IRQHandler+0xa2c>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d01d      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a6b      	ldr	r2, [pc, #428]	; (8005498 <HAL_DMA_IRQHandler+0xa30>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d018      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a6a      	ldr	r2, [pc, #424]	; (800549c <HAL_DMA_IRQHandler+0xa34>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d013      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a68      	ldr	r2, [pc, #416]	; (80054a0 <HAL_DMA_IRQHandler+0xa38>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d00e      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a67      	ldr	r2, [pc, #412]	; (80054a4 <HAL_DMA_IRQHandler+0xa3c>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d009      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a65      	ldr	r2, [pc, #404]	; (80054a8 <HAL_DMA_IRQHandler+0xa40>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d004      	beq.n	8005320 <HAL_DMA_IRQHandler+0x8b8>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a64      	ldr	r2, [pc, #400]	; (80054ac <HAL_DMA_IRQHandler+0xa44>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d108      	bne.n	8005332 <HAL_DMA_IRQHandler+0x8ca>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f022 0201 	bic.w	r2, r2, #1
 800532e:	601a      	str	r2, [r3, #0]
 8005330:	e007      	b.n	8005342 <HAL_DMA_IRQHandler+0x8da>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f022 0201 	bic.w	r2, r2, #1
 8005340:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	3301      	adds	r3, #1
 8005346:	60fb      	str	r3, [r7, #12]
 8005348:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800534a:	429a      	cmp	r2, r3
 800534c:	d307      	bcc.n	800535e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0301 	and.w	r3, r3, #1
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1f2      	bne.n	8005342 <HAL_DMA_IRQHandler+0x8da>
 800535c:	e000      	b.n	8005360 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800535e:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0301 	and.w	r3, r3, #1
 8005372:	2b00      	cmp	r3, #0
 8005374:	d004      	beq.n	8005380 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2203      	movs	r2, #3
 800537a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800537e:	e003      	b.n	8005388 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800538c:	2b00      	cmp	r3, #0
 800538e:	f000 8272 	beq.w	8005876 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	4798      	blx	r3
 800539a:	e26c      	b.n	8005876 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a43      	ldr	r2, [pc, #268]	; (80054b0 <HAL_DMA_IRQHandler+0xa48>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d022      	beq.n	80053ec <HAL_DMA_IRQHandler+0x984>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a42      	ldr	r2, [pc, #264]	; (80054b4 <HAL_DMA_IRQHandler+0xa4c>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d01d      	beq.n	80053ec <HAL_DMA_IRQHandler+0x984>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a40      	ldr	r2, [pc, #256]	; (80054b8 <HAL_DMA_IRQHandler+0xa50>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d018      	beq.n	80053ec <HAL_DMA_IRQHandler+0x984>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a3f      	ldr	r2, [pc, #252]	; (80054bc <HAL_DMA_IRQHandler+0xa54>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d013      	beq.n	80053ec <HAL_DMA_IRQHandler+0x984>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a3d      	ldr	r2, [pc, #244]	; (80054c0 <HAL_DMA_IRQHandler+0xa58>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d00e      	beq.n	80053ec <HAL_DMA_IRQHandler+0x984>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a3c      	ldr	r2, [pc, #240]	; (80054c4 <HAL_DMA_IRQHandler+0xa5c>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d009      	beq.n	80053ec <HAL_DMA_IRQHandler+0x984>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a3a      	ldr	r2, [pc, #232]	; (80054c8 <HAL_DMA_IRQHandler+0xa60>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d004      	beq.n	80053ec <HAL_DMA_IRQHandler+0x984>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a39      	ldr	r2, [pc, #228]	; (80054cc <HAL_DMA_IRQHandler+0xa64>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d101      	bne.n	80053f0 <HAL_DMA_IRQHandler+0x988>
 80053ec:	2301      	movs	r3, #1
 80053ee:	e000      	b.n	80053f2 <HAL_DMA_IRQHandler+0x98a>
 80053f0:	2300      	movs	r3, #0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f000 823f 	beq.w	8005876 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005404:	f003 031f 	and.w	r3, r3, #31
 8005408:	2204      	movs	r2, #4
 800540a:	409a      	lsls	r2, r3
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	4013      	ands	r3, r2
 8005410:	2b00      	cmp	r3, #0
 8005412:	f000 80cd 	beq.w	80055b0 <HAL_DMA_IRQHandler+0xb48>
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	f003 0304 	and.w	r3, r3, #4
 800541c:	2b00      	cmp	r3, #0
 800541e:	f000 80c7 	beq.w	80055b0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005426:	f003 031f 	and.w	r3, r3, #31
 800542a:	2204      	movs	r2, #4
 800542c:	409a      	lsls	r2, r3
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d049      	beq.n	80054d0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005442:	2b00      	cmp	r3, #0
 8005444:	d109      	bne.n	800545a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800544a:	2b00      	cmp	r3, #0
 800544c:	f000 8210 	beq.w	8005870 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005458:	e20a      	b.n	8005870 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	2b00      	cmp	r3, #0
 8005460:	f000 8206 	beq.w	8005870 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800546c:	e200      	b.n	8005870 <HAL_DMA_IRQHandler+0xe08>
 800546e:	bf00      	nop
 8005470:	40020010 	.word	0x40020010
 8005474:	40020028 	.word	0x40020028
 8005478:	40020040 	.word	0x40020040
 800547c:	40020058 	.word	0x40020058
 8005480:	40020070 	.word	0x40020070
 8005484:	40020088 	.word	0x40020088
 8005488:	400200a0 	.word	0x400200a0
 800548c:	400200b8 	.word	0x400200b8
 8005490:	40020410 	.word	0x40020410
 8005494:	40020428 	.word	0x40020428
 8005498:	40020440 	.word	0x40020440
 800549c:	40020458 	.word	0x40020458
 80054a0:	40020470 	.word	0x40020470
 80054a4:	40020488 	.word	0x40020488
 80054a8:	400204a0 	.word	0x400204a0
 80054ac:	400204b8 	.word	0x400204b8
 80054b0:	58025408 	.word	0x58025408
 80054b4:	5802541c 	.word	0x5802541c
 80054b8:	58025430 	.word	0x58025430
 80054bc:	58025444 	.word	0x58025444
 80054c0:	58025458 	.word	0x58025458
 80054c4:	5802546c 	.word	0x5802546c
 80054c8:	58025480 	.word	0x58025480
 80054cc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	f003 0320 	and.w	r3, r3, #32
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d160      	bne.n	800559c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a8c      	ldr	r2, [pc, #560]	; (8005710 <HAL_DMA_IRQHandler+0xca8>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d04a      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a8a      	ldr	r2, [pc, #552]	; (8005714 <HAL_DMA_IRQHandler+0xcac>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d045      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a89      	ldr	r2, [pc, #548]	; (8005718 <HAL_DMA_IRQHandler+0xcb0>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d040      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a87      	ldr	r2, [pc, #540]	; (800571c <HAL_DMA_IRQHandler+0xcb4>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d03b      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a86      	ldr	r2, [pc, #536]	; (8005720 <HAL_DMA_IRQHandler+0xcb8>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d036      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a84      	ldr	r2, [pc, #528]	; (8005724 <HAL_DMA_IRQHandler+0xcbc>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d031      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a83      	ldr	r2, [pc, #524]	; (8005728 <HAL_DMA_IRQHandler+0xcc0>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d02c      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a81      	ldr	r2, [pc, #516]	; (800572c <HAL_DMA_IRQHandler+0xcc4>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d027      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a80      	ldr	r2, [pc, #512]	; (8005730 <HAL_DMA_IRQHandler+0xcc8>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d022      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a7e      	ldr	r2, [pc, #504]	; (8005734 <HAL_DMA_IRQHandler+0xccc>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d01d      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a7d      	ldr	r2, [pc, #500]	; (8005738 <HAL_DMA_IRQHandler+0xcd0>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d018      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a7b      	ldr	r2, [pc, #492]	; (800573c <HAL_DMA_IRQHandler+0xcd4>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d013      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a7a      	ldr	r2, [pc, #488]	; (8005740 <HAL_DMA_IRQHandler+0xcd8>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d00e      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a78      	ldr	r2, [pc, #480]	; (8005744 <HAL_DMA_IRQHandler+0xcdc>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d009      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a77      	ldr	r2, [pc, #476]	; (8005748 <HAL_DMA_IRQHandler+0xce0>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d004      	beq.n	800557a <HAL_DMA_IRQHandler+0xb12>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a75      	ldr	r2, [pc, #468]	; (800574c <HAL_DMA_IRQHandler+0xce4>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d108      	bne.n	800558c <HAL_DMA_IRQHandler+0xb24>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f022 0208 	bic.w	r2, r2, #8
 8005588:	601a      	str	r2, [r3, #0]
 800558a:	e007      	b.n	800559c <HAL_DMA_IRQHandler+0xb34>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f022 0204 	bic.w	r2, r2, #4
 800559a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	f000 8165 	beq.w	8005870 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055ae:	e15f      	b.n	8005870 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055b4:	f003 031f 	and.w	r3, r3, #31
 80055b8:	2202      	movs	r2, #2
 80055ba:	409a      	lsls	r2, r3
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	4013      	ands	r3, r2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	f000 80c5 	beq.w	8005750 <HAL_DMA_IRQHandler+0xce8>
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	f003 0302 	and.w	r3, r3, #2
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f000 80bf 	beq.w	8005750 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055d6:	f003 031f 	and.w	r3, r3, #31
 80055da:	2202      	movs	r2, #2
 80055dc:	409a      	lsls	r2, r3
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d018      	beq.n	800561e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d109      	bne.n	800560a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	f000 813a 	beq.w	8005874 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005608:	e134      	b.n	8005874 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800560e:	2b00      	cmp	r3, #0
 8005610:	f000 8130 	beq.w	8005874 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800561c:	e12a      	b.n	8005874 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	f003 0320 	and.w	r3, r3, #32
 8005624:	2b00      	cmp	r3, #0
 8005626:	d168      	bne.n	80056fa <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a38      	ldr	r2, [pc, #224]	; (8005710 <HAL_DMA_IRQHandler+0xca8>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d04a      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a37      	ldr	r2, [pc, #220]	; (8005714 <HAL_DMA_IRQHandler+0xcac>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d045      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a35      	ldr	r2, [pc, #212]	; (8005718 <HAL_DMA_IRQHandler+0xcb0>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d040      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a34      	ldr	r2, [pc, #208]	; (800571c <HAL_DMA_IRQHandler+0xcb4>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d03b      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a32      	ldr	r2, [pc, #200]	; (8005720 <HAL_DMA_IRQHandler+0xcb8>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d036      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a31      	ldr	r2, [pc, #196]	; (8005724 <HAL_DMA_IRQHandler+0xcbc>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d031      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a2f      	ldr	r2, [pc, #188]	; (8005728 <HAL_DMA_IRQHandler+0xcc0>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d02c      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a2e      	ldr	r2, [pc, #184]	; (800572c <HAL_DMA_IRQHandler+0xcc4>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d027      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a2c      	ldr	r2, [pc, #176]	; (8005730 <HAL_DMA_IRQHandler+0xcc8>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d022      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a2b      	ldr	r2, [pc, #172]	; (8005734 <HAL_DMA_IRQHandler+0xccc>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d01d      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a29      	ldr	r2, [pc, #164]	; (8005738 <HAL_DMA_IRQHandler+0xcd0>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d018      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a28      	ldr	r2, [pc, #160]	; (800573c <HAL_DMA_IRQHandler+0xcd4>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d013      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a26      	ldr	r2, [pc, #152]	; (8005740 <HAL_DMA_IRQHandler+0xcd8>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d00e      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a25      	ldr	r2, [pc, #148]	; (8005744 <HAL_DMA_IRQHandler+0xcdc>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d009      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a23      	ldr	r2, [pc, #140]	; (8005748 <HAL_DMA_IRQHandler+0xce0>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d004      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xc60>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a22      	ldr	r2, [pc, #136]	; (800574c <HAL_DMA_IRQHandler+0xce4>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d108      	bne.n	80056da <HAL_DMA_IRQHandler+0xc72>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f022 0214 	bic.w	r2, r2, #20
 80056d6:	601a      	str	r2, [r3, #0]
 80056d8:	e007      	b.n	80056ea <HAL_DMA_IRQHandler+0xc82>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f022 020a 	bic.w	r2, r2, #10
 80056e8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2201      	movs	r2, #1
 80056f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056fe:	2b00      	cmp	r3, #0
 8005700:	f000 80b8 	beq.w	8005874 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800570c:	e0b2      	b.n	8005874 <HAL_DMA_IRQHandler+0xe0c>
 800570e:	bf00      	nop
 8005710:	40020010 	.word	0x40020010
 8005714:	40020028 	.word	0x40020028
 8005718:	40020040 	.word	0x40020040
 800571c:	40020058 	.word	0x40020058
 8005720:	40020070 	.word	0x40020070
 8005724:	40020088 	.word	0x40020088
 8005728:	400200a0 	.word	0x400200a0
 800572c:	400200b8 	.word	0x400200b8
 8005730:	40020410 	.word	0x40020410
 8005734:	40020428 	.word	0x40020428
 8005738:	40020440 	.word	0x40020440
 800573c:	40020458 	.word	0x40020458
 8005740:	40020470 	.word	0x40020470
 8005744:	40020488 	.word	0x40020488
 8005748:	400204a0 	.word	0x400204a0
 800574c:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005754:	f003 031f 	and.w	r3, r3, #31
 8005758:	2208      	movs	r2, #8
 800575a:	409a      	lsls	r2, r3
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	4013      	ands	r3, r2
 8005760:	2b00      	cmp	r3, #0
 8005762:	f000 8088 	beq.w	8005876 <HAL_DMA_IRQHandler+0xe0e>
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	f003 0308 	and.w	r3, r3, #8
 800576c:	2b00      	cmp	r3, #0
 800576e:	f000 8082 	beq.w	8005876 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a41      	ldr	r2, [pc, #260]	; (800587c <HAL_DMA_IRQHandler+0xe14>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d04a      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a3f      	ldr	r2, [pc, #252]	; (8005880 <HAL_DMA_IRQHandler+0xe18>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d045      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a3e      	ldr	r2, [pc, #248]	; (8005884 <HAL_DMA_IRQHandler+0xe1c>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d040      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a3c      	ldr	r2, [pc, #240]	; (8005888 <HAL_DMA_IRQHandler+0xe20>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d03b      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a3b      	ldr	r2, [pc, #236]	; (800588c <HAL_DMA_IRQHandler+0xe24>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d036      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a39      	ldr	r2, [pc, #228]	; (8005890 <HAL_DMA_IRQHandler+0xe28>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d031      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a38      	ldr	r2, [pc, #224]	; (8005894 <HAL_DMA_IRQHandler+0xe2c>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d02c      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a36      	ldr	r2, [pc, #216]	; (8005898 <HAL_DMA_IRQHandler+0xe30>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d027      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a35      	ldr	r2, [pc, #212]	; (800589c <HAL_DMA_IRQHandler+0xe34>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d022      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a33      	ldr	r2, [pc, #204]	; (80058a0 <HAL_DMA_IRQHandler+0xe38>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d01d      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a32      	ldr	r2, [pc, #200]	; (80058a4 <HAL_DMA_IRQHandler+0xe3c>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d018      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a30      	ldr	r2, [pc, #192]	; (80058a8 <HAL_DMA_IRQHandler+0xe40>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d013      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a2f      	ldr	r2, [pc, #188]	; (80058ac <HAL_DMA_IRQHandler+0xe44>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d00e      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a2d      	ldr	r2, [pc, #180]	; (80058b0 <HAL_DMA_IRQHandler+0xe48>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d009      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a2c      	ldr	r2, [pc, #176]	; (80058b4 <HAL_DMA_IRQHandler+0xe4c>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d004      	beq.n	8005812 <HAL_DMA_IRQHandler+0xdaa>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a2a      	ldr	r2, [pc, #168]	; (80058b8 <HAL_DMA_IRQHandler+0xe50>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d108      	bne.n	8005824 <HAL_DMA_IRQHandler+0xdbc>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f022 021c 	bic.w	r2, r2, #28
 8005820:	601a      	str	r2, [r3, #0]
 8005822:	e007      	b.n	8005834 <HAL_DMA_IRQHandler+0xdcc>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f022 020e 	bic.w	r2, r2, #14
 8005832:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005838:	f003 031f 	and.w	r3, r3, #31
 800583c:	2201      	movs	r2, #1
 800583e:	409a      	lsls	r2, r3
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800585e:	2b00      	cmp	r3, #0
 8005860:	d009      	beq.n	8005876 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	4798      	blx	r3
 800586a:	e004      	b.n	8005876 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800586c:	bf00      	nop
 800586e:	e002      	b.n	8005876 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005870:	bf00      	nop
 8005872:	e000      	b.n	8005876 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005874:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005876:	3728      	adds	r7, #40	; 0x28
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}
 800587c:	40020010 	.word	0x40020010
 8005880:	40020028 	.word	0x40020028
 8005884:	40020040 	.word	0x40020040
 8005888:	40020058 	.word	0x40020058
 800588c:	40020070 	.word	0x40020070
 8005890:	40020088 	.word	0x40020088
 8005894:	400200a0 	.word	0x400200a0
 8005898:	400200b8 	.word	0x400200b8
 800589c:	40020410 	.word	0x40020410
 80058a0:	40020428 	.word	0x40020428
 80058a4:	40020440 	.word	0x40020440
 80058a8:	40020458 	.word	0x40020458
 80058ac:	40020470 	.word	0x40020470
 80058b0:	40020488 	.word	0x40020488
 80058b4:	400204a0 	.word	0x400204a0
 80058b8:	400204b8 	.word	0x400204b8

080058bc <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	370c      	adds	r7, #12
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b087      	sub	sp, #28
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
 80058e0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058e6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058ec:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a84      	ldr	r2, [pc, #528]	; (8005b04 <DMA_SetConfig+0x230>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d072      	beq.n	80059de <DMA_SetConfig+0x10a>
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a82      	ldr	r2, [pc, #520]	; (8005b08 <DMA_SetConfig+0x234>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d06d      	beq.n	80059de <DMA_SetConfig+0x10a>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a81      	ldr	r2, [pc, #516]	; (8005b0c <DMA_SetConfig+0x238>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d068      	beq.n	80059de <DMA_SetConfig+0x10a>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a7f      	ldr	r2, [pc, #508]	; (8005b10 <DMA_SetConfig+0x23c>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d063      	beq.n	80059de <DMA_SetConfig+0x10a>
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a7e      	ldr	r2, [pc, #504]	; (8005b14 <DMA_SetConfig+0x240>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d05e      	beq.n	80059de <DMA_SetConfig+0x10a>
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a7c      	ldr	r2, [pc, #496]	; (8005b18 <DMA_SetConfig+0x244>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d059      	beq.n	80059de <DMA_SetConfig+0x10a>
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a7b      	ldr	r2, [pc, #492]	; (8005b1c <DMA_SetConfig+0x248>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d054      	beq.n	80059de <DMA_SetConfig+0x10a>
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a79      	ldr	r2, [pc, #484]	; (8005b20 <DMA_SetConfig+0x24c>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d04f      	beq.n	80059de <DMA_SetConfig+0x10a>
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a78      	ldr	r2, [pc, #480]	; (8005b24 <DMA_SetConfig+0x250>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d04a      	beq.n	80059de <DMA_SetConfig+0x10a>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a76      	ldr	r2, [pc, #472]	; (8005b28 <DMA_SetConfig+0x254>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d045      	beq.n	80059de <DMA_SetConfig+0x10a>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a75      	ldr	r2, [pc, #468]	; (8005b2c <DMA_SetConfig+0x258>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d040      	beq.n	80059de <DMA_SetConfig+0x10a>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a73      	ldr	r2, [pc, #460]	; (8005b30 <DMA_SetConfig+0x25c>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d03b      	beq.n	80059de <DMA_SetConfig+0x10a>
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a72      	ldr	r2, [pc, #456]	; (8005b34 <DMA_SetConfig+0x260>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d036      	beq.n	80059de <DMA_SetConfig+0x10a>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a70      	ldr	r2, [pc, #448]	; (8005b38 <DMA_SetConfig+0x264>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d031      	beq.n	80059de <DMA_SetConfig+0x10a>
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a6f      	ldr	r2, [pc, #444]	; (8005b3c <DMA_SetConfig+0x268>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d02c      	beq.n	80059de <DMA_SetConfig+0x10a>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a6d      	ldr	r2, [pc, #436]	; (8005b40 <DMA_SetConfig+0x26c>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d027      	beq.n	80059de <DMA_SetConfig+0x10a>
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a6c      	ldr	r2, [pc, #432]	; (8005b44 <DMA_SetConfig+0x270>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d022      	beq.n	80059de <DMA_SetConfig+0x10a>
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a6a      	ldr	r2, [pc, #424]	; (8005b48 <DMA_SetConfig+0x274>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d01d      	beq.n	80059de <DMA_SetConfig+0x10a>
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a69      	ldr	r2, [pc, #420]	; (8005b4c <DMA_SetConfig+0x278>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d018      	beq.n	80059de <DMA_SetConfig+0x10a>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a67      	ldr	r2, [pc, #412]	; (8005b50 <DMA_SetConfig+0x27c>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d013      	beq.n	80059de <DMA_SetConfig+0x10a>
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a66      	ldr	r2, [pc, #408]	; (8005b54 <DMA_SetConfig+0x280>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d00e      	beq.n	80059de <DMA_SetConfig+0x10a>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a64      	ldr	r2, [pc, #400]	; (8005b58 <DMA_SetConfig+0x284>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d009      	beq.n	80059de <DMA_SetConfig+0x10a>
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a63      	ldr	r2, [pc, #396]	; (8005b5c <DMA_SetConfig+0x288>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d004      	beq.n	80059de <DMA_SetConfig+0x10a>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a61      	ldr	r2, [pc, #388]	; (8005b60 <DMA_SetConfig+0x28c>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d101      	bne.n	80059e2 <DMA_SetConfig+0x10e>
 80059de:	2301      	movs	r3, #1
 80059e0:	e000      	b.n	80059e4 <DMA_SetConfig+0x110>
 80059e2:	2300      	movs	r3, #0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d00d      	beq.n	8005a04 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80059f0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d004      	beq.n	8005a04 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059fe:	68fa      	ldr	r2, [r7, #12]
 8005a00:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005a02:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a3e      	ldr	r2, [pc, #248]	; (8005b04 <DMA_SetConfig+0x230>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d04a      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a3d      	ldr	r2, [pc, #244]	; (8005b08 <DMA_SetConfig+0x234>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d045      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a3b      	ldr	r2, [pc, #236]	; (8005b0c <DMA_SetConfig+0x238>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d040      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a3a      	ldr	r2, [pc, #232]	; (8005b10 <DMA_SetConfig+0x23c>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d03b      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a38      	ldr	r2, [pc, #224]	; (8005b14 <DMA_SetConfig+0x240>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d036      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a37      	ldr	r2, [pc, #220]	; (8005b18 <DMA_SetConfig+0x244>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d031      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a35      	ldr	r2, [pc, #212]	; (8005b1c <DMA_SetConfig+0x248>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d02c      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a34      	ldr	r2, [pc, #208]	; (8005b20 <DMA_SetConfig+0x24c>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d027      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a32      	ldr	r2, [pc, #200]	; (8005b24 <DMA_SetConfig+0x250>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d022      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a31      	ldr	r2, [pc, #196]	; (8005b28 <DMA_SetConfig+0x254>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d01d      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a2f      	ldr	r2, [pc, #188]	; (8005b2c <DMA_SetConfig+0x258>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d018      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a2e      	ldr	r2, [pc, #184]	; (8005b30 <DMA_SetConfig+0x25c>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d013      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a2c      	ldr	r2, [pc, #176]	; (8005b34 <DMA_SetConfig+0x260>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d00e      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a2b      	ldr	r2, [pc, #172]	; (8005b38 <DMA_SetConfig+0x264>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d009      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a29      	ldr	r2, [pc, #164]	; (8005b3c <DMA_SetConfig+0x268>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d004      	beq.n	8005aa4 <DMA_SetConfig+0x1d0>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a28      	ldr	r2, [pc, #160]	; (8005b40 <DMA_SetConfig+0x26c>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d101      	bne.n	8005aa8 <DMA_SetConfig+0x1d4>
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e000      	b.n	8005aaa <DMA_SetConfig+0x1d6>
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d05a      	beq.n	8005b64 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ab2:	f003 031f 	and.w	r3, r3, #31
 8005ab6:	223f      	movs	r2, #63	; 0x3f
 8005ab8:	409a      	lsls	r2, r3
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005acc:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	683a      	ldr	r2, [r7, #0]
 8005ad4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	2b40      	cmp	r3, #64	; 0x40
 8005adc:	d108      	bne.n	8005af0 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	68ba      	ldr	r2, [r7, #8]
 8005aec:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005aee:	e087      	b.n	8005c00 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	68ba      	ldr	r2, [r7, #8]
 8005af6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	60da      	str	r2, [r3, #12]
}
 8005b00:	e07e      	b.n	8005c00 <DMA_SetConfig+0x32c>
 8005b02:	bf00      	nop
 8005b04:	40020010 	.word	0x40020010
 8005b08:	40020028 	.word	0x40020028
 8005b0c:	40020040 	.word	0x40020040
 8005b10:	40020058 	.word	0x40020058
 8005b14:	40020070 	.word	0x40020070
 8005b18:	40020088 	.word	0x40020088
 8005b1c:	400200a0 	.word	0x400200a0
 8005b20:	400200b8 	.word	0x400200b8
 8005b24:	40020410 	.word	0x40020410
 8005b28:	40020428 	.word	0x40020428
 8005b2c:	40020440 	.word	0x40020440
 8005b30:	40020458 	.word	0x40020458
 8005b34:	40020470 	.word	0x40020470
 8005b38:	40020488 	.word	0x40020488
 8005b3c:	400204a0 	.word	0x400204a0
 8005b40:	400204b8 	.word	0x400204b8
 8005b44:	58025408 	.word	0x58025408
 8005b48:	5802541c 	.word	0x5802541c
 8005b4c:	58025430 	.word	0x58025430
 8005b50:	58025444 	.word	0x58025444
 8005b54:	58025458 	.word	0x58025458
 8005b58:	5802546c 	.word	0x5802546c
 8005b5c:	58025480 	.word	0x58025480
 8005b60:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a28      	ldr	r2, [pc, #160]	; (8005c0c <DMA_SetConfig+0x338>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d022      	beq.n	8005bb4 <DMA_SetConfig+0x2e0>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a27      	ldr	r2, [pc, #156]	; (8005c10 <DMA_SetConfig+0x33c>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d01d      	beq.n	8005bb4 <DMA_SetConfig+0x2e0>
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a25      	ldr	r2, [pc, #148]	; (8005c14 <DMA_SetConfig+0x340>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d018      	beq.n	8005bb4 <DMA_SetConfig+0x2e0>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a24      	ldr	r2, [pc, #144]	; (8005c18 <DMA_SetConfig+0x344>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d013      	beq.n	8005bb4 <DMA_SetConfig+0x2e0>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a22      	ldr	r2, [pc, #136]	; (8005c1c <DMA_SetConfig+0x348>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d00e      	beq.n	8005bb4 <DMA_SetConfig+0x2e0>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a21      	ldr	r2, [pc, #132]	; (8005c20 <DMA_SetConfig+0x34c>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d009      	beq.n	8005bb4 <DMA_SetConfig+0x2e0>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a1f      	ldr	r2, [pc, #124]	; (8005c24 <DMA_SetConfig+0x350>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d004      	beq.n	8005bb4 <DMA_SetConfig+0x2e0>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a1e      	ldr	r2, [pc, #120]	; (8005c28 <DMA_SetConfig+0x354>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d101      	bne.n	8005bb8 <DMA_SetConfig+0x2e4>
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e000      	b.n	8005bba <DMA_SetConfig+0x2e6>
 8005bb8:	2300      	movs	r3, #0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d020      	beq.n	8005c00 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bc2:	f003 031f 	and.w	r3, r3, #31
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	409a      	lsls	r2, r3
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	683a      	ldr	r2, [r7, #0]
 8005bd4:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	2b40      	cmp	r3, #64	; 0x40
 8005bdc:	d108      	bne.n	8005bf0 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	687a      	ldr	r2, [r7, #4]
 8005be4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68ba      	ldr	r2, [r7, #8]
 8005bec:	60da      	str	r2, [r3, #12]
}
 8005bee:	e007      	b.n	8005c00 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68ba      	ldr	r2, [r7, #8]
 8005bf6:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	687a      	ldr	r2, [r7, #4]
 8005bfe:	60da      	str	r2, [r3, #12]
}
 8005c00:	bf00      	nop
 8005c02:	371c      	adds	r7, #28
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr
 8005c0c:	58025408 	.word	0x58025408
 8005c10:	5802541c 	.word	0x5802541c
 8005c14:	58025430 	.word	0x58025430
 8005c18:	58025444 	.word	0x58025444
 8005c1c:	58025458 	.word	0x58025458
 8005c20:	5802546c 	.word	0x5802546c
 8005c24:	58025480 	.word	0x58025480
 8005c28:	58025494 	.word	0x58025494

08005c2c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b085      	sub	sp, #20
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a42      	ldr	r2, [pc, #264]	; (8005d44 <DMA_CalcBaseAndBitshift+0x118>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d04a      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a41      	ldr	r2, [pc, #260]	; (8005d48 <DMA_CalcBaseAndBitshift+0x11c>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d045      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a3f      	ldr	r2, [pc, #252]	; (8005d4c <DMA_CalcBaseAndBitshift+0x120>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d040      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a3e      	ldr	r2, [pc, #248]	; (8005d50 <DMA_CalcBaseAndBitshift+0x124>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d03b      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a3c      	ldr	r2, [pc, #240]	; (8005d54 <DMA_CalcBaseAndBitshift+0x128>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d036      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a3b      	ldr	r2, [pc, #236]	; (8005d58 <DMA_CalcBaseAndBitshift+0x12c>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d031      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a39      	ldr	r2, [pc, #228]	; (8005d5c <DMA_CalcBaseAndBitshift+0x130>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d02c      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a38      	ldr	r2, [pc, #224]	; (8005d60 <DMA_CalcBaseAndBitshift+0x134>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d027      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a36      	ldr	r2, [pc, #216]	; (8005d64 <DMA_CalcBaseAndBitshift+0x138>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d022      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a35      	ldr	r2, [pc, #212]	; (8005d68 <DMA_CalcBaseAndBitshift+0x13c>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d01d      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a33      	ldr	r2, [pc, #204]	; (8005d6c <DMA_CalcBaseAndBitshift+0x140>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d018      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a32      	ldr	r2, [pc, #200]	; (8005d70 <DMA_CalcBaseAndBitshift+0x144>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d013      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a30      	ldr	r2, [pc, #192]	; (8005d74 <DMA_CalcBaseAndBitshift+0x148>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d00e      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a2f      	ldr	r2, [pc, #188]	; (8005d78 <DMA_CalcBaseAndBitshift+0x14c>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d009      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a2d      	ldr	r2, [pc, #180]	; (8005d7c <DMA_CalcBaseAndBitshift+0x150>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d004      	beq.n	8005cd4 <DMA_CalcBaseAndBitshift+0xa8>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a2c      	ldr	r2, [pc, #176]	; (8005d80 <DMA_CalcBaseAndBitshift+0x154>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d101      	bne.n	8005cd8 <DMA_CalcBaseAndBitshift+0xac>
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e000      	b.n	8005cda <DMA_CalcBaseAndBitshift+0xae>
 8005cd8:	2300      	movs	r3, #0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d024      	beq.n	8005d28 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	3b10      	subs	r3, #16
 8005ce6:	4a27      	ldr	r2, [pc, #156]	; (8005d84 <DMA_CalcBaseAndBitshift+0x158>)
 8005ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cec:	091b      	lsrs	r3, r3, #4
 8005cee:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	f003 0307 	and.w	r3, r3, #7
 8005cf6:	4a24      	ldr	r2, [pc, #144]	; (8005d88 <DMA_CalcBaseAndBitshift+0x15c>)
 8005cf8:	5cd3      	ldrb	r3, [r2, r3]
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2b03      	cmp	r3, #3
 8005d04:	d908      	bls.n	8005d18 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	461a      	mov	r2, r3
 8005d0c:	4b1f      	ldr	r3, [pc, #124]	; (8005d8c <DMA_CalcBaseAndBitshift+0x160>)
 8005d0e:	4013      	ands	r3, r2
 8005d10:	1d1a      	adds	r2, r3, #4
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	659a      	str	r2, [r3, #88]	; 0x58
 8005d16:	e00d      	b.n	8005d34 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	4b1b      	ldr	r3, [pc, #108]	; (8005d8c <DMA_CalcBaseAndBitshift+0x160>)
 8005d20:	4013      	ands	r3, r2
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	6593      	str	r3, [r2, #88]	; 0x58
 8005d26:	e005      	b.n	8005d34 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3714      	adds	r7, #20
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr
 8005d44:	40020010 	.word	0x40020010
 8005d48:	40020028 	.word	0x40020028
 8005d4c:	40020040 	.word	0x40020040
 8005d50:	40020058 	.word	0x40020058
 8005d54:	40020070 	.word	0x40020070
 8005d58:	40020088 	.word	0x40020088
 8005d5c:	400200a0 	.word	0x400200a0
 8005d60:	400200b8 	.word	0x400200b8
 8005d64:	40020410 	.word	0x40020410
 8005d68:	40020428 	.word	0x40020428
 8005d6c:	40020440 	.word	0x40020440
 8005d70:	40020458 	.word	0x40020458
 8005d74:	40020470 	.word	0x40020470
 8005d78:	40020488 	.word	0x40020488
 8005d7c:	400204a0 	.word	0x400204a0
 8005d80:	400204b8 	.word	0x400204b8
 8005d84:	aaaaaaab 	.word	0xaaaaaaab
 8005d88:	0800d4f8 	.word	0x0800d4f8
 8005d8c:	fffffc00 	.word	0xfffffc00

08005d90 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b085      	sub	sp, #20
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	699b      	ldr	r3, [r3, #24]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d120      	bne.n	8005de6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da8:	2b03      	cmp	r3, #3
 8005daa:	d858      	bhi.n	8005e5e <DMA_CheckFifoParam+0xce>
 8005dac:	a201      	add	r2, pc, #4	; (adr r2, 8005db4 <DMA_CheckFifoParam+0x24>)
 8005dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db2:	bf00      	nop
 8005db4:	08005dc5 	.word	0x08005dc5
 8005db8:	08005dd7 	.word	0x08005dd7
 8005dbc:	08005dc5 	.word	0x08005dc5
 8005dc0:	08005e5f 	.word	0x08005e5f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d048      	beq.n	8005e62 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005dd4:	e045      	b.n	8005e62 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dda:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005dde:	d142      	bne.n	8005e66 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005de4:	e03f      	b.n	8005e66 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	699b      	ldr	r3, [r3, #24]
 8005dea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dee:	d123      	bne.n	8005e38 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005df4:	2b03      	cmp	r3, #3
 8005df6:	d838      	bhi.n	8005e6a <DMA_CheckFifoParam+0xda>
 8005df8:	a201      	add	r2, pc, #4	; (adr r2, 8005e00 <DMA_CheckFifoParam+0x70>)
 8005dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dfe:	bf00      	nop
 8005e00:	08005e11 	.word	0x08005e11
 8005e04:	08005e17 	.word	0x08005e17
 8005e08:	08005e11 	.word	0x08005e11
 8005e0c:	08005e29 	.word	0x08005e29
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	73fb      	strb	r3, [r7, #15]
        break;
 8005e14:	e030      	b.n	8005e78 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d025      	beq.n	8005e6e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005e26:	e022      	b.n	8005e6e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e2c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e30:	d11f      	bne.n	8005e72 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005e36:	e01c      	b.n	8005e72 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e3c:	2b02      	cmp	r3, #2
 8005e3e:	d902      	bls.n	8005e46 <DMA_CheckFifoParam+0xb6>
 8005e40:	2b03      	cmp	r3, #3
 8005e42:	d003      	beq.n	8005e4c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005e44:	e018      	b.n	8005e78 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	73fb      	strb	r3, [r7, #15]
        break;
 8005e4a:	e015      	b.n	8005e78 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d00e      	beq.n	8005e76 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	73fb      	strb	r3, [r7, #15]
    break;
 8005e5c:	e00b      	b.n	8005e76 <DMA_CheckFifoParam+0xe6>
        break;
 8005e5e:	bf00      	nop
 8005e60:	e00a      	b.n	8005e78 <DMA_CheckFifoParam+0xe8>
        break;
 8005e62:	bf00      	nop
 8005e64:	e008      	b.n	8005e78 <DMA_CheckFifoParam+0xe8>
        break;
 8005e66:	bf00      	nop
 8005e68:	e006      	b.n	8005e78 <DMA_CheckFifoParam+0xe8>
        break;
 8005e6a:	bf00      	nop
 8005e6c:	e004      	b.n	8005e78 <DMA_CheckFifoParam+0xe8>
        break;
 8005e6e:	bf00      	nop
 8005e70:	e002      	b.n	8005e78 <DMA_CheckFifoParam+0xe8>
        break;
 8005e72:	bf00      	nop
 8005e74:	e000      	b.n	8005e78 <DMA_CheckFifoParam+0xe8>
    break;
 8005e76:	bf00      	nop
    }
  }

  return status;
 8005e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3714      	adds	r7, #20
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
 8005e86:	bf00      	nop

08005e88 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b085      	sub	sp, #20
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a38      	ldr	r2, [pc, #224]	; (8005f7c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d022      	beq.n	8005ee6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a36      	ldr	r2, [pc, #216]	; (8005f80 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d01d      	beq.n	8005ee6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a35      	ldr	r2, [pc, #212]	; (8005f84 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d018      	beq.n	8005ee6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a33      	ldr	r2, [pc, #204]	; (8005f88 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d013      	beq.n	8005ee6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a32      	ldr	r2, [pc, #200]	; (8005f8c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d00e      	beq.n	8005ee6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a30      	ldr	r2, [pc, #192]	; (8005f90 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d009      	beq.n	8005ee6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a2f      	ldr	r2, [pc, #188]	; (8005f94 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d004      	beq.n	8005ee6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a2d      	ldr	r2, [pc, #180]	; (8005f98 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d101      	bne.n	8005eea <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e000      	b.n	8005eec <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005eea:	2300      	movs	r3, #0
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d01a      	beq.n	8005f26 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	3b08      	subs	r3, #8
 8005ef8:	4a28      	ldr	r2, [pc, #160]	; (8005f9c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005efa:	fba2 2303 	umull	r2, r3, r2, r3
 8005efe:	091b      	lsrs	r3, r3, #4
 8005f00:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	4b26      	ldr	r3, [pc, #152]	; (8005fa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005f06:	4413      	add	r3, r2
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	4a24      	ldr	r2, [pc, #144]	; (8005fa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005f14:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	f003 031f 	and.w	r3, r3, #31
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	409a      	lsls	r2, r3
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005f24:	e024      	b.n	8005f70 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	3b10      	subs	r3, #16
 8005f2e:	4a1e      	ldr	r2, [pc, #120]	; (8005fa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005f30:	fba2 2303 	umull	r2, r3, r2, r3
 8005f34:	091b      	lsrs	r3, r3, #4
 8005f36:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	4a1c      	ldr	r2, [pc, #112]	; (8005fac <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d806      	bhi.n	8005f4e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	4a1b      	ldr	r2, [pc, #108]	; (8005fb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d902      	bls.n	8005f4e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	3308      	adds	r3, #8
 8005f4c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005f4e:	68fa      	ldr	r2, [r7, #12]
 8005f50:	4b18      	ldr	r3, [pc, #96]	; (8005fb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005f52:	4413      	add	r3, r2
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	461a      	mov	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	4a16      	ldr	r2, [pc, #88]	; (8005fb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005f60:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f003 031f 	and.w	r3, r3, #31
 8005f68:	2201      	movs	r2, #1
 8005f6a:	409a      	lsls	r2, r3
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005f70:	bf00      	nop
 8005f72:	3714      	adds	r7, #20
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr
 8005f7c:	58025408 	.word	0x58025408
 8005f80:	5802541c 	.word	0x5802541c
 8005f84:	58025430 	.word	0x58025430
 8005f88:	58025444 	.word	0x58025444
 8005f8c:	58025458 	.word	0x58025458
 8005f90:	5802546c 	.word	0x5802546c
 8005f94:	58025480 	.word	0x58025480
 8005f98:	58025494 	.word	0x58025494
 8005f9c:	cccccccd 	.word	0xcccccccd
 8005fa0:	16009600 	.word	0x16009600
 8005fa4:	58025880 	.word	0x58025880
 8005fa8:	aaaaaaab 	.word	0xaaaaaaab
 8005fac:	400204b8 	.word	0x400204b8
 8005fb0:	4002040f 	.word	0x4002040f
 8005fb4:	10008200 	.word	0x10008200
 8005fb8:	40020880 	.word	0x40020880

08005fbc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d04a      	beq.n	8006068 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2b08      	cmp	r3, #8
 8005fd6:	d847      	bhi.n	8006068 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a25      	ldr	r2, [pc, #148]	; (8006074 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d022      	beq.n	8006028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a24      	ldr	r2, [pc, #144]	; (8006078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d01d      	beq.n	8006028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a22      	ldr	r2, [pc, #136]	; (800607c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d018      	beq.n	8006028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a21      	ldr	r2, [pc, #132]	; (8006080 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d013      	beq.n	8006028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a1f      	ldr	r2, [pc, #124]	; (8006084 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d00e      	beq.n	8006028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a1e      	ldr	r2, [pc, #120]	; (8006088 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d009      	beq.n	8006028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a1c      	ldr	r2, [pc, #112]	; (800608c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d004      	beq.n	8006028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a1b      	ldr	r2, [pc, #108]	; (8006090 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d101      	bne.n	800602c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006028:	2301      	movs	r3, #1
 800602a:	e000      	b.n	800602e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800602c:	2300      	movs	r3, #0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00a      	beq.n	8006048 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	4b17      	ldr	r3, [pc, #92]	; (8006094 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006036:	4413      	add	r3, r2
 8006038:	009b      	lsls	r3, r3, #2
 800603a:	461a      	mov	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a15      	ldr	r2, [pc, #84]	; (8006098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006044:	671a      	str	r2, [r3, #112]	; 0x70
 8006046:	e009      	b.n	800605c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	4b14      	ldr	r3, [pc, #80]	; (800609c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800604c:	4413      	add	r3, r2
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	461a      	mov	r2, r3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a11      	ldr	r2, [pc, #68]	; (80060a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800605a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	3b01      	subs	r3, #1
 8006060:	2201      	movs	r2, #1
 8006062:	409a      	lsls	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8006068:	bf00      	nop
 800606a:	3714      	adds	r7, #20
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr
 8006074:	58025408 	.word	0x58025408
 8006078:	5802541c 	.word	0x5802541c
 800607c:	58025430 	.word	0x58025430
 8006080:	58025444 	.word	0x58025444
 8006084:	58025458 	.word	0x58025458
 8006088:	5802546c 	.word	0x5802546c
 800608c:	58025480 	.word	0x58025480
 8006090:	58025494 	.word	0x58025494
 8006094:	1600963f 	.word	0x1600963f
 8006098:	58025940 	.word	0x58025940
 800609c:	1000823f 	.word	0x1000823f
 80060a0:	40020940 	.word	0x40020940

080060a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b089      	sub	sp, #36	; 0x24
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80060ae:	2300      	movs	r3, #0
 80060b0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80060b2:	4b89      	ldr	r3, [pc, #548]	; (80062d8 <HAL_GPIO_Init+0x234>)
 80060b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80060b6:	e194      	b.n	80063e2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	2101      	movs	r1, #1
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	fa01 f303 	lsl.w	r3, r1, r3
 80060c4:	4013      	ands	r3, r2
 80060c6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	f000 8186 	beq.w	80063dc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d00b      	beq.n	80060f0 <HAL_GPIO_Init+0x4c>
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	2b02      	cmp	r3, #2
 80060de:	d007      	beq.n	80060f0 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80060e4:	2b11      	cmp	r3, #17
 80060e6:	d003      	beq.n	80060f0 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	2b12      	cmp	r3, #18
 80060ee:	d130      	bne.n	8006152 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80060f6:	69fb      	ldr	r3, [r7, #28]
 80060f8:	005b      	lsls	r3, r3, #1
 80060fa:	2203      	movs	r2, #3
 80060fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006100:	43db      	mvns	r3, r3
 8006102:	69ba      	ldr	r2, [r7, #24]
 8006104:	4013      	ands	r3, r2
 8006106:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	68da      	ldr	r2, [r3, #12]
 800610c:	69fb      	ldr	r3, [r7, #28]
 800610e:	005b      	lsls	r3, r3, #1
 8006110:	fa02 f303 	lsl.w	r3, r2, r3
 8006114:	69ba      	ldr	r2, [r7, #24]
 8006116:	4313      	orrs	r3, r2
 8006118:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	69ba      	ldr	r2, [r7, #24]
 800611e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006126:	2201      	movs	r2, #1
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	fa02 f303 	lsl.w	r3, r2, r3
 800612e:	43db      	mvns	r3, r3
 8006130:	69ba      	ldr	r2, [r7, #24]
 8006132:	4013      	ands	r3, r2
 8006134:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	091b      	lsrs	r3, r3, #4
 800613c:	f003 0201 	and.w	r2, r3, #1
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	fa02 f303 	lsl.w	r3, r2, r3
 8006146:	69ba      	ldr	r2, [r7, #24]
 8006148:	4313      	orrs	r3, r2
 800614a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	69ba      	ldr	r2, [r7, #24]
 8006150:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	005b      	lsls	r3, r3, #1
 800615c:	2203      	movs	r2, #3
 800615e:	fa02 f303 	lsl.w	r3, r2, r3
 8006162:	43db      	mvns	r3, r3
 8006164:	69ba      	ldr	r2, [r7, #24]
 8006166:	4013      	ands	r3, r2
 8006168:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	689a      	ldr	r2, [r3, #8]
 800616e:	69fb      	ldr	r3, [r7, #28]
 8006170:	005b      	lsls	r3, r3, #1
 8006172:	fa02 f303 	lsl.w	r3, r2, r3
 8006176:	69ba      	ldr	r2, [r7, #24]
 8006178:	4313      	orrs	r3, r2
 800617a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	69ba      	ldr	r2, [r7, #24]
 8006180:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	2b02      	cmp	r3, #2
 8006188:	d003      	beq.n	8006192 <HAL_GPIO_Init+0xee>
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	2b12      	cmp	r3, #18
 8006190:	d123      	bne.n	80061da <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	08da      	lsrs	r2, r3, #3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	3208      	adds	r2, #8
 800619a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800619e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	f003 0307 	and.w	r3, r3, #7
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	220f      	movs	r2, #15
 80061aa:	fa02 f303 	lsl.w	r3, r2, r3
 80061ae:	43db      	mvns	r3, r3
 80061b0:	69ba      	ldr	r2, [r7, #24]
 80061b2:	4013      	ands	r3, r2
 80061b4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	691a      	ldr	r2, [r3, #16]
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	f003 0307 	and.w	r3, r3, #7
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	fa02 f303 	lsl.w	r3, r2, r3
 80061c6:	69ba      	ldr	r2, [r7, #24]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	08da      	lsrs	r2, r3, #3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	3208      	adds	r2, #8
 80061d4:	69b9      	ldr	r1, [r7, #24]
 80061d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	005b      	lsls	r3, r3, #1
 80061e4:	2203      	movs	r2, #3
 80061e6:	fa02 f303 	lsl.w	r3, r2, r3
 80061ea:	43db      	mvns	r3, r3
 80061ec:	69ba      	ldr	r2, [r7, #24]
 80061ee:	4013      	ands	r3, r2
 80061f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	f003 0203 	and.w	r2, r3, #3
 80061fa:	69fb      	ldr	r3, [r7, #28]
 80061fc:	005b      	lsls	r3, r3, #1
 80061fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006202:	69ba      	ldr	r2, [r7, #24]
 8006204:	4313      	orrs	r3, r2
 8006206:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	69ba      	ldr	r2, [r7, #24]
 800620c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006216:	2b00      	cmp	r3, #0
 8006218:	f000 80e0 	beq.w	80063dc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800621c:	4b2f      	ldr	r3, [pc, #188]	; (80062dc <HAL_GPIO_Init+0x238>)
 800621e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006222:	4a2e      	ldr	r2, [pc, #184]	; (80062dc <HAL_GPIO_Init+0x238>)
 8006224:	f043 0302 	orr.w	r3, r3, #2
 8006228:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800622c:	4b2b      	ldr	r3, [pc, #172]	; (80062dc <HAL_GPIO_Init+0x238>)
 800622e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006232:	f003 0302 	and.w	r3, r3, #2
 8006236:	60fb      	str	r3, [r7, #12]
 8006238:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800623a:	4a29      	ldr	r2, [pc, #164]	; (80062e0 <HAL_GPIO_Init+0x23c>)
 800623c:	69fb      	ldr	r3, [r7, #28]
 800623e:	089b      	lsrs	r3, r3, #2
 8006240:	3302      	adds	r3, #2
 8006242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006246:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	f003 0303 	and.w	r3, r3, #3
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	220f      	movs	r2, #15
 8006252:	fa02 f303 	lsl.w	r3, r2, r3
 8006256:	43db      	mvns	r3, r3
 8006258:	69ba      	ldr	r2, [r7, #24]
 800625a:	4013      	ands	r3, r2
 800625c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a20      	ldr	r2, [pc, #128]	; (80062e4 <HAL_GPIO_Init+0x240>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d052      	beq.n	800630c <HAL_GPIO_Init+0x268>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a1f      	ldr	r2, [pc, #124]	; (80062e8 <HAL_GPIO_Init+0x244>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d031      	beq.n	80062d2 <HAL_GPIO_Init+0x22e>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a1e      	ldr	r2, [pc, #120]	; (80062ec <HAL_GPIO_Init+0x248>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d02b      	beq.n	80062ce <HAL_GPIO_Init+0x22a>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a1d      	ldr	r2, [pc, #116]	; (80062f0 <HAL_GPIO_Init+0x24c>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d025      	beq.n	80062ca <HAL_GPIO_Init+0x226>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a1c      	ldr	r2, [pc, #112]	; (80062f4 <HAL_GPIO_Init+0x250>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d01f      	beq.n	80062c6 <HAL_GPIO_Init+0x222>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	4a1b      	ldr	r2, [pc, #108]	; (80062f8 <HAL_GPIO_Init+0x254>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d019      	beq.n	80062c2 <HAL_GPIO_Init+0x21e>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a1a      	ldr	r2, [pc, #104]	; (80062fc <HAL_GPIO_Init+0x258>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d013      	beq.n	80062be <HAL_GPIO_Init+0x21a>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a19      	ldr	r2, [pc, #100]	; (8006300 <HAL_GPIO_Init+0x25c>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d00d      	beq.n	80062ba <HAL_GPIO_Init+0x216>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a18      	ldr	r2, [pc, #96]	; (8006304 <HAL_GPIO_Init+0x260>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d007      	beq.n	80062b6 <HAL_GPIO_Init+0x212>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	4a17      	ldr	r2, [pc, #92]	; (8006308 <HAL_GPIO_Init+0x264>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d101      	bne.n	80062b2 <HAL_GPIO_Init+0x20e>
 80062ae:	2309      	movs	r3, #9
 80062b0:	e02d      	b.n	800630e <HAL_GPIO_Init+0x26a>
 80062b2:	230a      	movs	r3, #10
 80062b4:	e02b      	b.n	800630e <HAL_GPIO_Init+0x26a>
 80062b6:	2308      	movs	r3, #8
 80062b8:	e029      	b.n	800630e <HAL_GPIO_Init+0x26a>
 80062ba:	2307      	movs	r3, #7
 80062bc:	e027      	b.n	800630e <HAL_GPIO_Init+0x26a>
 80062be:	2306      	movs	r3, #6
 80062c0:	e025      	b.n	800630e <HAL_GPIO_Init+0x26a>
 80062c2:	2305      	movs	r3, #5
 80062c4:	e023      	b.n	800630e <HAL_GPIO_Init+0x26a>
 80062c6:	2304      	movs	r3, #4
 80062c8:	e021      	b.n	800630e <HAL_GPIO_Init+0x26a>
 80062ca:	2303      	movs	r3, #3
 80062cc:	e01f      	b.n	800630e <HAL_GPIO_Init+0x26a>
 80062ce:	2302      	movs	r3, #2
 80062d0:	e01d      	b.n	800630e <HAL_GPIO_Init+0x26a>
 80062d2:	2301      	movs	r3, #1
 80062d4:	e01b      	b.n	800630e <HAL_GPIO_Init+0x26a>
 80062d6:	bf00      	nop
 80062d8:	58000080 	.word	0x58000080
 80062dc:	58024400 	.word	0x58024400
 80062e0:	58000400 	.word	0x58000400
 80062e4:	58020000 	.word	0x58020000
 80062e8:	58020400 	.word	0x58020400
 80062ec:	58020800 	.word	0x58020800
 80062f0:	58020c00 	.word	0x58020c00
 80062f4:	58021000 	.word	0x58021000
 80062f8:	58021400 	.word	0x58021400
 80062fc:	58021800 	.word	0x58021800
 8006300:	58021c00 	.word	0x58021c00
 8006304:	58022000 	.word	0x58022000
 8006308:	58022400 	.word	0x58022400
 800630c:	2300      	movs	r3, #0
 800630e:	69fa      	ldr	r2, [r7, #28]
 8006310:	f002 0203 	and.w	r2, r2, #3
 8006314:	0092      	lsls	r2, r2, #2
 8006316:	4093      	lsls	r3, r2
 8006318:	69ba      	ldr	r2, [r7, #24]
 800631a:	4313      	orrs	r3, r2
 800631c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800631e:	4938      	ldr	r1, [pc, #224]	; (8006400 <HAL_GPIO_Init+0x35c>)
 8006320:	69fb      	ldr	r3, [r7, #28]
 8006322:	089b      	lsrs	r3, r3, #2
 8006324:	3302      	adds	r3, #2
 8006326:	69ba      	ldr	r2, [r7, #24]
 8006328:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	43db      	mvns	r3, r3
 8006336:	69ba      	ldr	r2, [r7, #24]
 8006338:	4013      	ands	r3, r2
 800633a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006344:	2b00      	cmp	r3, #0
 8006346:	d003      	beq.n	8006350 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006348:	69ba      	ldr	r2, [r7, #24]
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	4313      	orrs	r3, r2
 800634e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	69ba      	ldr	r2, [r7, #24]
 8006354:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	43db      	mvns	r3, r3
 8006360:	69ba      	ldr	r2, [r7, #24]
 8006362:	4013      	ands	r3, r2
 8006364:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800636e:	2b00      	cmp	r3, #0
 8006370:	d003      	beq.n	800637a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006372:	69ba      	ldr	r2, [r7, #24]
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	4313      	orrs	r3, r2
 8006378:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	69ba      	ldr	r2, [r7, #24]
 800637e:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006380:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	43db      	mvns	r3, r3
 800638c:	69ba      	ldr	r2, [r7, #24]
 800638e:	4013      	ands	r3, r2
 8006390:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800639a:	2b00      	cmp	r3, #0
 800639c:	d003      	beq.n	80063a6 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 800639e:	69ba      	ldr	r2, [r7, #24]
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80063a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80063ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	43db      	mvns	r3, r3
 80063ba:	69ba      	ldr	r2, [r7, #24]
 80063bc:	4013      	ands	r3, r2
 80063be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d003      	beq.n	80063d4 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 80063cc:	69ba      	ldr	r2, [r7, #24]
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	4313      	orrs	r3, r2
 80063d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80063d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	3301      	adds	r3, #1
 80063e0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	fa22 f303 	lsr.w	r3, r2, r3
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	f47f ae63 	bne.w	80060b8 <HAL_GPIO_Init+0x14>
  }
}
 80063f2:	bf00      	nop
 80063f4:	bf00      	nop
 80063f6:	3724      	adds	r7, #36	; 0x24
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr
 8006400:	58000400 	.word	0x58000400

08006404 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006404:	b480      	push	{r7}
 8006406:	b085      	sub	sp, #20
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
 800640c:	460b      	mov	r3, r1
 800640e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	691a      	ldr	r2, [r3, #16]
 8006414:	887b      	ldrh	r3, [r7, #2]
 8006416:	4013      	ands	r3, r2
 8006418:	2b00      	cmp	r3, #0
 800641a:	d002      	beq.n	8006422 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800641c:	2301      	movs	r3, #1
 800641e:	73fb      	strb	r3, [r7, #15]
 8006420:	e001      	b.n	8006426 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006422:	2300      	movs	r3, #0
 8006424:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006426:	7bfb      	ldrb	r3, [r7, #15]
}
 8006428:	4618      	mov	r0, r3
 800642a:	3714      	adds	r7, #20
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	460b      	mov	r3, r1
 800643e:	807b      	strh	r3, [r7, #2]
 8006440:	4613      	mov	r3, r2
 8006442:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006444:	787b      	ldrb	r3, [r7, #1]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d003      	beq.n	8006452 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800644a:	887a      	ldrh	r2, [r7, #2]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006450:	e003      	b.n	800645a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006452:	887b      	ldrh	r3, [r7, #2]
 8006454:	041a      	lsls	r2, r3, #16
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	619a      	str	r2, [r3, #24]
}
 800645a:	bf00      	nop
 800645c:	370c      	adds	r7, #12
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr

08006466 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b084      	sub	sp, #16
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d101      	bne.n	8006478 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	e041      	b.n	80064fc <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8006480:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f245 5255 	movw	r2, #21845	; 0x5555
 800648a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	6852      	ldr	r2, [r2, #4]
 8006494:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	687a      	ldr	r2, [r7, #4]
 800649c:	6892      	ldr	r2, [r2, #8]
 800649e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80064a0:	f7fc fec2 	bl	8003228 <HAL_GetTick>
 80064a4:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80064a6:	e00f      	b.n	80064c8 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80064a8:	f7fc febe 	bl	8003228 <HAL_GetTick>
 80064ac:	4602      	mov	r2, r0
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	1ad3      	subs	r3, r2, r3
 80064b2:	2b30      	cmp	r3, #48	; 0x30
 80064b4:	d908      	bls.n	80064c8 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	f003 0307 	and.w	r3, r3, #7
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d001      	beq.n	80064c8 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80064c4:	2303      	movs	r3, #3
 80064c6:	e019      	b.n	80064fc <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	f003 0307 	and.w	r3, r3, #7
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1e8      	bne.n	80064a8 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	691a      	ldr	r2, [r3, #16]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d005      	beq.n	80064f0 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	68d2      	ldr	r2, [r2, #12]
 80064ec:	611a      	str	r2, [r3, #16]
 80064ee:	e004      	b.n	80064fa <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80064f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064fa:	2300      	movs	r3, #0
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3710      	adds	r7, #16
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}

08006504 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8006504:	b480      	push	{r7}
 8006506:	b083      	sub	sp, #12
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8006514:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006516:	2300      	movs	r3, #0
}
 8006518:	4618      	mov	r0, r3
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800652c:	4b19      	ldr	r3, [pc, #100]	; (8006594 <HAL_PWREx_ConfigSupply+0x70>)
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	f003 0304 	and.w	r3, r3, #4
 8006534:	2b04      	cmp	r3, #4
 8006536:	d00a      	beq.n	800654e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006538:	4b16      	ldr	r3, [pc, #88]	; (8006594 <HAL_PWREx_ConfigSupply+0x70>)
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	f003 0307 	and.w	r3, r3, #7
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	429a      	cmp	r2, r3
 8006544:	d001      	beq.n	800654a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e01f      	b.n	800658a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800654a:	2300      	movs	r3, #0
 800654c:	e01d      	b.n	800658a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800654e:	4b11      	ldr	r3, [pc, #68]	; (8006594 <HAL_PWREx_ConfigSupply+0x70>)
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	f023 0207 	bic.w	r2, r3, #7
 8006556:	490f      	ldr	r1, [pc, #60]	; (8006594 <HAL_PWREx_ConfigSupply+0x70>)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4313      	orrs	r3, r2
 800655c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800655e:	f7fc fe63 	bl	8003228 <HAL_GetTick>
 8006562:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006564:	e009      	b.n	800657a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006566:	f7fc fe5f 	bl	8003228 <HAL_GetTick>
 800656a:	4602      	mov	r2, r0
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006574:	d901      	bls.n	800657a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e007      	b.n	800658a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800657a:	4b06      	ldr	r3, [pc, #24]	; (8006594 <HAL_PWREx_ConfigSupply+0x70>)
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006582:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006586:	d1ee      	bne.n	8006566 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006588:	2300      	movs	r3, #0
}
 800658a:	4618      	mov	r0, r3
 800658c:	3710      	adds	r7, #16
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	58024800 	.word	0x58024800

08006598 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b08c      	sub	sp, #48	; 0x30
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d101      	bne.n	80065aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e3ff      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f003 0301 	and.w	r3, r3, #1
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f000 8087 	beq.w	80066c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065b8:	4b99      	ldr	r3, [pc, #612]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80065ba:	691b      	ldr	r3, [r3, #16]
 80065bc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80065c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80065c2:	4b97      	ldr	r3, [pc, #604]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80065c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065c6:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80065c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ca:	2b10      	cmp	r3, #16
 80065cc:	d007      	beq.n	80065de <HAL_RCC_OscConfig+0x46>
 80065ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d0:	2b18      	cmp	r3, #24
 80065d2:	d110      	bne.n	80065f6 <HAL_RCC_OscConfig+0x5e>
 80065d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065d6:	f003 0303 	and.w	r3, r3, #3
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d10b      	bne.n	80065f6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065de:	4b90      	ldr	r3, [pc, #576]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d06c      	beq.n	80066c4 <HAL_RCC_OscConfig+0x12c>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d168      	bne.n	80066c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e3d9      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065fe:	d106      	bne.n	800660e <HAL_RCC_OscConfig+0x76>
 8006600:	4b87      	ldr	r3, [pc, #540]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a86      	ldr	r2, [pc, #536]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006606:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800660a:	6013      	str	r3, [r2, #0]
 800660c:	e02e      	b.n	800666c <HAL_RCC_OscConfig+0xd4>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d10c      	bne.n	8006630 <HAL_RCC_OscConfig+0x98>
 8006616:	4b82      	ldr	r3, [pc, #520]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a81      	ldr	r2, [pc, #516]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 800661c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006620:	6013      	str	r3, [r2, #0]
 8006622:	4b7f      	ldr	r3, [pc, #508]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a7e      	ldr	r2, [pc, #504]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006628:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800662c:	6013      	str	r3, [r2, #0]
 800662e:	e01d      	b.n	800666c <HAL_RCC_OscConfig+0xd4>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006638:	d10c      	bne.n	8006654 <HAL_RCC_OscConfig+0xbc>
 800663a:	4b79      	ldr	r3, [pc, #484]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a78      	ldr	r2, [pc, #480]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006640:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006644:	6013      	str	r3, [r2, #0]
 8006646:	4b76      	ldr	r3, [pc, #472]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a75      	ldr	r2, [pc, #468]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 800664c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006650:	6013      	str	r3, [r2, #0]
 8006652:	e00b      	b.n	800666c <HAL_RCC_OscConfig+0xd4>
 8006654:	4b72      	ldr	r3, [pc, #456]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a71      	ldr	r2, [pc, #452]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 800665a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800665e:	6013      	str	r3, [r2, #0]
 8006660:	4b6f      	ldr	r3, [pc, #444]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a6e      	ldr	r2, [pc, #440]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006666:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800666a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d013      	beq.n	800669c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006674:	f7fc fdd8 	bl	8003228 <HAL_GetTick>
 8006678:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800667a:	e008      	b.n	800668e <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800667c:	f7fc fdd4 	bl	8003228 <HAL_GetTick>
 8006680:	4602      	mov	r2, r0
 8006682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006684:	1ad3      	subs	r3, r2, r3
 8006686:	2b64      	cmp	r3, #100	; 0x64
 8006688:	d901      	bls.n	800668e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800668a:	2303      	movs	r3, #3
 800668c:	e38d      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800668e:	4b64      	ldr	r3, [pc, #400]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d0f0      	beq.n	800667c <HAL_RCC_OscConfig+0xe4>
 800669a:	e014      	b.n	80066c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800669c:	f7fc fdc4 	bl	8003228 <HAL_GetTick>
 80066a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80066a2:	e008      	b.n	80066b6 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80066a4:	f7fc fdc0 	bl	8003228 <HAL_GetTick>
 80066a8:	4602      	mov	r2, r0
 80066aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ac:	1ad3      	subs	r3, r2, r3
 80066ae:	2b64      	cmp	r3, #100	; 0x64
 80066b0:	d901      	bls.n	80066b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80066b2:	2303      	movs	r3, #3
 80066b4:	e379      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80066b6:	4b5a      	ldr	r3, [pc, #360]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d1f0      	bne.n	80066a4 <HAL_RCC_OscConfig+0x10c>
 80066c2:	e000      	b.n	80066c6 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 0302 	and.w	r3, r3, #2
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	f000 80ae 	beq.w	8006830 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80066d4:	4b52      	ldr	r3, [pc, #328]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80066dc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80066de:	4b50      	ldr	r3, [pc, #320]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80066e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066e2:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80066e4:	6a3b      	ldr	r3, [r7, #32]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d007      	beq.n	80066fa <HAL_RCC_OscConfig+0x162>
 80066ea:	6a3b      	ldr	r3, [r7, #32]
 80066ec:	2b18      	cmp	r3, #24
 80066ee:	d13a      	bne.n	8006766 <HAL_RCC_OscConfig+0x1ce>
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	f003 0303 	and.w	r3, r3, #3
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d135      	bne.n	8006766 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066fa:	4b49      	ldr	r3, [pc, #292]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 0304 	and.w	r3, r3, #4
 8006702:	2b00      	cmp	r3, #0
 8006704:	d005      	beq.n	8006712 <HAL_RCC_OscConfig+0x17a>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d101      	bne.n	8006712 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	e34b      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006712:	f7fc fd95 	bl	8003240 <HAL_GetREVID>
 8006716:	4603      	mov	r3, r0
 8006718:	f241 0203 	movw	r2, #4099	; 0x1003
 800671c:	4293      	cmp	r3, r2
 800671e:	d817      	bhi.n	8006750 <HAL_RCC_OscConfig+0x1b8>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	691b      	ldr	r3, [r3, #16]
 8006724:	2b40      	cmp	r3, #64	; 0x40
 8006726:	d108      	bne.n	800673a <HAL_RCC_OscConfig+0x1a2>
 8006728:	4b3d      	ldr	r3, [pc, #244]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006730:	4a3b      	ldr	r2, [pc, #236]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006732:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006736:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006738:	e07a      	b.n	8006830 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800673a:	4b39      	ldr	r3, [pc, #228]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	031b      	lsls	r3, r3, #12
 8006748:	4935      	ldr	r1, [pc, #212]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 800674a:	4313      	orrs	r3, r2
 800674c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800674e:	e06f      	b.n	8006830 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006750:	4b33      	ldr	r3, [pc, #204]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	061b      	lsls	r3, r3, #24
 800675e:	4930      	ldr	r1, [pc, #192]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006760:	4313      	orrs	r3, r2
 8006762:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006764:	e064      	b.n	8006830 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	68db      	ldr	r3, [r3, #12]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d045      	beq.n	80067fa <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800676e:	4b2c      	ldr	r3, [pc, #176]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f023 0219 	bic.w	r2, r3, #25
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	4929      	ldr	r1, [pc, #164]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 800677c:	4313      	orrs	r3, r2
 800677e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006780:	f7fc fd52 	bl	8003228 <HAL_GetTick>
 8006784:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006786:	e008      	b.n	800679a <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006788:	f7fc fd4e 	bl	8003228 <HAL_GetTick>
 800678c:	4602      	mov	r2, r0
 800678e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006790:	1ad3      	subs	r3, r2, r3
 8006792:	2b02      	cmp	r3, #2
 8006794:	d901      	bls.n	800679a <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	e307      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800679a:	4b21      	ldr	r3, [pc, #132]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 0304 	and.w	r3, r3, #4
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d0f0      	beq.n	8006788 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067a6:	f7fc fd4b 	bl	8003240 <HAL_GetREVID>
 80067aa:	4603      	mov	r3, r0
 80067ac:	f241 0203 	movw	r2, #4099	; 0x1003
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d817      	bhi.n	80067e4 <HAL_RCC_OscConfig+0x24c>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	691b      	ldr	r3, [r3, #16]
 80067b8:	2b40      	cmp	r3, #64	; 0x40
 80067ba:	d108      	bne.n	80067ce <HAL_RCC_OscConfig+0x236>
 80067bc:	4b18      	ldr	r3, [pc, #96]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80067c4:	4a16      	ldr	r2, [pc, #88]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80067c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067ca:	6053      	str	r3, [r2, #4]
 80067cc:	e030      	b.n	8006830 <HAL_RCC_OscConfig+0x298>
 80067ce:	4b14      	ldr	r3, [pc, #80]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	691b      	ldr	r3, [r3, #16]
 80067da:	031b      	lsls	r3, r3, #12
 80067dc:	4910      	ldr	r1, [pc, #64]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80067de:	4313      	orrs	r3, r2
 80067e0:	604b      	str	r3, [r1, #4]
 80067e2:	e025      	b.n	8006830 <HAL_RCC_OscConfig+0x298>
 80067e4:	4b0e      	ldr	r3, [pc, #56]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	691b      	ldr	r3, [r3, #16]
 80067f0:	061b      	lsls	r3, r3, #24
 80067f2:	490b      	ldr	r1, [pc, #44]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80067f4:	4313      	orrs	r3, r2
 80067f6:	604b      	str	r3, [r1, #4]
 80067f8:	e01a      	b.n	8006830 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067fa:	4b09      	ldr	r3, [pc, #36]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a08      	ldr	r2, [pc, #32]	; (8006820 <HAL_RCC_OscConfig+0x288>)
 8006800:	f023 0301 	bic.w	r3, r3, #1
 8006804:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006806:	f7fc fd0f 	bl	8003228 <HAL_GetTick>
 800680a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800680c:	e00a      	b.n	8006824 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800680e:	f7fc fd0b 	bl	8003228 <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	2b02      	cmp	r3, #2
 800681a:	d903      	bls.n	8006824 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	e2c4      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
 8006820:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006824:	4ba4      	ldr	r3, [pc, #656]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0304 	and.w	r3, r3, #4
 800682c:	2b00      	cmp	r3, #0
 800682e:	d1ee      	bne.n	800680e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f003 0310 	and.w	r3, r3, #16
 8006838:	2b00      	cmp	r3, #0
 800683a:	f000 80a9 	beq.w	8006990 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800683e:	4b9e      	ldr	r3, [pc, #632]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006840:	691b      	ldr	r3, [r3, #16]
 8006842:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006846:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006848:	4b9b      	ldr	r3, [pc, #620]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 800684a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800684c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	2b08      	cmp	r3, #8
 8006852:	d007      	beq.n	8006864 <HAL_RCC_OscConfig+0x2cc>
 8006854:	69bb      	ldr	r3, [r7, #24]
 8006856:	2b18      	cmp	r3, #24
 8006858:	d13a      	bne.n	80068d0 <HAL_RCC_OscConfig+0x338>
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	f003 0303 	and.w	r3, r3, #3
 8006860:	2b01      	cmp	r3, #1
 8006862:	d135      	bne.n	80068d0 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006864:	4b94      	ldr	r3, [pc, #592]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800686c:	2b00      	cmp	r3, #0
 800686e:	d005      	beq.n	800687c <HAL_RCC_OscConfig+0x2e4>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	69db      	ldr	r3, [r3, #28]
 8006874:	2b80      	cmp	r3, #128	; 0x80
 8006876:	d001      	beq.n	800687c <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	e296      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800687c:	f7fc fce0 	bl	8003240 <HAL_GetREVID>
 8006880:	4603      	mov	r3, r0
 8006882:	f241 0203 	movw	r2, #4099	; 0x1003
 8006886:	4293      	cmp	r3, r2
 8006888:	d817      	bhi.n	80068ba <HAL_RCC_OscConfig+0x322>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6a1b      	ldr	r3, [r3, #32]
 800688e:	2b20      	cmp	r3, #32
 8006890:	d108      	bne.n	80068a4 <HAL_RCC_OscConfig+0x30c>
 8006892:	4b89      	ldr	r3, [pc, #548]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800689a:	4a87      	ldr	r2, [pc, #540]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 800689c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80068a0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80068a2:	e075      	b.n	8006990 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80068a4:	4b84      	ldr	r3, [pc, #528]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6a1b      	ldr	r3, [r3, #32]
 80068b0:	069b      	lsls	r3, r3, #26
 80068b2:	4981      	ldr	r1, [pc, #516]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 80068b4:	4313      	orrs	r3, r2
 80068b6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80068b8:	e06a      	b.n	8006990 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80068ba:	4b7f      	ldr	r3, [pc, #508]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 80068bc:	68db      	ldr	r3, [r3, #12]
 80068be:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a1b      	ldr	r3, [r3, #32]
 80068c6:	061b      	lsls	r3, r3, #24
 80068c8:	497b      	ldr	r1, [pc, #492]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 80068ca:	4313      	orrs	r3, r2
 80068cc:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80068ce:	e05f      	b.n	8006990 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	69db      	ldr	r3, [r3, #28]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d042      	beq.n	800695e <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80068d8:	4b77      	ldr	r3, [pc, #476]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a76      	ldr	r2, [pc, #472]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 80068de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068e4:	f7fc fca0 	bl	8003228 <HAL_GetTick>
 80068e8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80068ea:	e008      	b.n	80068fe <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80068ec:	f7fc fc9c 	bl	8003228 <HAL_GetTick>
 80068f0:	4602      	mov	r2, r0
 80068f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	2b02      	cmp	r3, #2
 80068f8:	d901      	bls.n	80068fe <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80068fa:	2303      	movs	r3, #3
 80068fc:	e255      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80068fe:	4b6e      	ldr	r3, [pc, #440]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006906:	2b00      	cmp	r3, #0
 8006908:	d0f0      	beq.n	80068ec <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800690a:	f7fc fc99 	bl	8003240 <HAL_GetREVID>
 800690e:	4603      	mov	r3, r0
 8006910:	f241 0203 	movw	r2, #4099	; 0x1003
 8006914:	4293      	cmp	r3, r2
 8006916:	d817      	bhi.n	8006948 <HAL_RCC_OscConfig+0x3b0>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a1b      	ldr	r3, [r3, #32]
 800691c:	2b20      	cmp	r3, #32
 800691e:	d108      	bne.n	8006932 <HAL_RCC_OscConfig+0x39a>
 8006920:	4b65      	ldr	r3, [pc, #404]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006928:	4a63      	ldr	r2, [pc, #396]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 800692a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800692e:	6053      	str	r3, [r2, #4]
 8006930:	e02e      	b.n	8006990 <HAL_RCC_OscConfig+0x3f8>
 8006932:	4b61      	ldr	r3, [pc, #388]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a1b      	ldr	r3, [r3, #32]
 800693e:	069b      	lsls	r3, r3, #26
 8006940:	495d      	ldr	r1, [pc, #372]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006942:	4313      	orrs	r3, r2
 8006944:	604b      	str	r3, [r1, #4]
 8006946:	e023      	b.n	8006990 <HAL_RCC_OscConfig+0x3f8>
 8006948:	4b5b      	ldr	r3, [pc, #364]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 800694a:	68db      	ldr	r3, [r3, #12]
 800694c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6a1b      	ldr	r3, [r3, #32]
 8006954:	061b      	lsls	r3, r3, #24
 8006956:	4958      	ldr	r1, [pc, #352]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006958:	4313      	orrs	r3, r2
 800695a:	60cb      	str	r3, [r1, #12]
 800695c:	e018      	b.n	8006990 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800695e:	4b56      	ldr	r3, [pc, #344]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a55      	ldr	r2, [pc, #340]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006964:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006968:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800696a:	f7fc fc5d 	bl	8003228 <HAL_GetTick>
 800696e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006970:	e008      	b.n	8006984 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006972:	f7fc fc59 	bl	8003228 <HAL_GetTick>
 8006976:	4602      	mov	r2, r0
 8006978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697a:	1ad3      	subs	r3, r2, r3
 800697c:	2b02      	cmp	r3, #2
 800697e:	d901      	bls.n	8006984 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8006980:	2303      	movs	r3, #3
 8006982:	e212      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006984:	4b4c      	ldr	r3, [pc, #304]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800698c:	2b00      	cmp	r3, #0
 800698e:	d1f0      	bne.n	8006972 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 0308 	and.w	r3, r3, #8
 8006998:	2b00      	cmp	r3, #0
 800699a:	d036      	beq.n	8006a0a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	695b      	ldr	r3, [r3, #20]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d019      	beq.n	80069d8 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069a4:	4b44      	ldr	r3, [pc, #272]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 80069a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069a8:	4a43      	ldr	r2, [pc, #268]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 80069aa:	f043 0301 	orr.w	r3, r3, #1
 80069ae:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069b0:	f7fc fc3a 	bl	8003228 <HAL_GetTick>
 80069b4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80069b6:	e008      	b.n	80069ca <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069b8:	f7fc fc36 	bl	8003228 <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	2b02      	cmp	r3, #2
 80069c4:	d901      	bls.n	80069ca <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80069c6:	2303      	movs	r3, #3
 80069c8:	e1ef      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80069ca:	4b3b      	ldr	r3, [pc, #236]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 80069cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069ce:	f003 0302 	and.w	r3, r3, #2
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d0f0      	beq.n	80069b8 <HAL_RCC_OscConfig+0x420>
 80069d6:	e018      	b.n	8006a0a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80069d8:	4b37      	ldr	r3, [pc, #220]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 80069da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069dc:	4a36      	ldr	r2, [pc, #216]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 80069de:	f023 0301 	bic.w	r3, r3, #1
 80069e2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069e4:	f7fc fc20 	bl	8003228 <HAL_GetTick>
 80069e8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80069ea:	e008      	b.n	80069fe <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069ec:	f7fc fc1c 	bl	8003228 <HAL_GetTick>
 80069f0:	4602      	mov	r2, r0
 80069f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f4:	1ad3      	subs	r3, r2, r3
 80069f6:	2b02      	cmp	r3, #2
 80069f8:	d901      	bls.n	80069fe <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 80069fa:	2303      	movs	r3, #3
 80069fc:	e1d5      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80069fe:	4b2e      	ldr	r3, [pc, #184]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006a00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a02:	f003 0302 	and.w	r3, r3, #2
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1f0      	bne.n	80069ec <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f003 0320 	and.w	r3, r3, #32
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d036      	beq.n	8006a84 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	699b      	ldr	r3, [r3, #24]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d019      	beq.n	8006a52 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006a1e:	4b26      	ldr	r3, [pc, #152]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a25      	ldr	r2, [pc, #148]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006a24:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006a28:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006a2a:	f7fc fbfd 	bl	8003228 <HAL_GetTick>
 8006a2e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006a30:	e008      	b.n	8006a44 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006a32:	f7fc fbf9 	bl	8003228 <HAL_GetTick>
 8006a36:	4602      	mov	r2, r0
 8006a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a3a:	1ad3      	subs	r3, r2, r3
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d901      	bls.n	8006a44 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006a40:	2303      	movs	r3, #3
 8006a42:	e1b2      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006a44:	4b1c      	ldr	r3, [pc, #112]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d0f0      	beq.n	8006a32 <HAL_RCC_OscConfig+0x49a>
 8006a50:	e018      	b.n	8006a84 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006a52:	4b19      	ldr	r3, [pc, #100]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a18      	ldr	r2, [pc, #96]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006a58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a5c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006a5e:	f7fc fbe3 	bl	8003228 <HAL_GetTick>
 8006a62:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006a64:	e008      	b.n	8006a78 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006a66:	f7fc fbdf 	bl	8003228 <HAL_GetTick>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6e:	1ad3      	subs	r3, r2, r3
 8006a70:	2b02      	cmp	r3, #2
 8006a72:	d901      	bls.n	8006a78 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8006a74:	2303      	movs	r3, #3
 8006a76:	e198      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006a78:	4b0f      	ldr	r3, [pc, #60]	; (8006ab8 <HAL_RCC_OscConfig+0x520>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d1f0      	bne.n	8006a66 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f003 0304 	and.w	r3, r3, #4
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f000 8085 	beq.w	8006b9c <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006a92:	4b0a      	ldr	r3, [pc, #40]	; (8006abc <HAL_RCC_OscConfig+0x524>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a09      	ldr	r2, [pc, #36]	; (8006abc <HAL_RCC_OscConfig+0x524>)
 8006a98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a9c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006a9e:	f7fc fbc3 	bl	8003228 <HAL_GetTick>
 8006aa2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006aa4:	e00c      	b.n	8006ac0 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006aa6:	f7fc fbbf 	bl	8003228 <HAL_GetTick>
 8006aaa:	4602      	mov	r2, r0
 8006aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aae:	1ad3      	subs	r3, r2, r3
 8006ab0:	2b64      	cmp	r3, #100	; 0x64
 8006ab2:	d905      	bls.n	8006ac0 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	e178      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
 8006ab8:	58024400 	.word	0x58024400
 8006abc:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ac0:	4b96      	ldr	r3, [pc, #600]	; (8006d1c <HAL_RCC_OscConfig+0x784>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d0ec      	beq.n	8006aa6 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d106      	bne.n	8006ae2 <HAL_RCC_OscConfig+0x54a>
 8006ad4:	4b92      	ldr	r3, [pc, #584]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006ad6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ad8:	4a91      	ldr	r2, [pc, #580]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006ada:	f043 0301 	orr.w	r3, r3, #1
 8006ade:	6713      	str	r3, [r2, #112]	; 0x70
 8006ae0:	e02d      	b.n	8006b3e <HAL_RCC_OscConfig+0x5a6>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d10c      	bne.n	8006b04 <HAL_RCC_OscConfig+0x56c>
 8006aea:	4b8d      	ldr	r3, [pc, #564]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aee:	4a8c      	ldr	r2, [pc, #560]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006af0:	f023 0301 	bic.w	r3, r3, #1
 8006af4:	6713      	str	r3, [r2, #112]	; 0x70
 8006af6:	4b8a      	ldr	r3, [pc, #552]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006afa:	4a89      	ldr	r2, [pc, #548]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006afc:	f023 0304 	bic.w	r3, r3, #4
 8006b00:	6713      	str	r3, [r2, #112]	; 0x70
 8006b02:	e01c      	b.n	8006b3e <HAL_RCC_OscConfig+0x5a6>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	2b05      	cmp	r3, #5
 8006b0a:	d10c      	bne.n	8006b26 <HAL_RCC_OscConfig+0x58e>
 8006b0c:	4b84      	ldr	r3, [pc, #528]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b10:	4a83      	ldr	r2, [pc, #524]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006b12:	f043 0304 	orr.w	r3, r3, #4
 8006b16:	6713      	str	r3, [r2, #112]	; 0x70
 8006b18:	4b81      	ldr	r3, [pc, #516]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b1c:	4a80      	ldr	r2, [pc, #512]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006b1e:	f043 0301 	orr.w	r3, r3, #1
 8006b22:	6713      	str	r3, [r2, #112]	; 0x70
 8006b24:	e00b      	b.n	8006b3e <HAL_RCC_OscConfig+0x5a6>
 8006b26:	4b7e      	ldr	r3, [pc, #504]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b2a:	4a7d      	ldr	r2, [pc, #500]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006b2c:	f023 0301 	bic.w	r3, r3, #1
 8006b30:	6713      	str	r3, [r2, #112]	; 0x70
 8006b32:	4b7b      	ldr	r3, [pc, #492]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b36:	4a7a      	ldr	r2, [pc, #488]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006b38:	f023 0304 	bic.w	r3, r3, #4
 8006b3c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d015      	beq.n	8006b72 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b46:	f7fc fb6f 	bl	8003228 <HAL_GetTick>
 8006b4a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006b4c:	e00a      	b.n	8006b64 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b4e:	f7fc fb6b 	bl	8003228 <HAL_GetTick>
 8006b52:	4602      	mov	r2, r0
 8006b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b56:	1ad3      	subs	r3, r2, r3
 8006b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d901      	bls.n	8006b64 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8006b60:	2303      	movs	r3, #3
 8006b62:	e122      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006b64:	4b6e      	ldr	r3, [pc, #440]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b68:	f003 0302 	and.w	r3, r3, #2
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d0ee      	beq.n	8006b4e <HAL_RCC_OscConfig+0x5b6>
 8006b70:	e014      	b.n	8006b9c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b72:	f7fc fb59 	bl	8003228 <HAL_GetTick>
 8006b76:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006b78:	e00a      	b.n	8006b90 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b7a:	f7fc fb55 	bl	8003228 <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d901      	bls.n	8006b90 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8006b8c:	2303      	movs	r3, #3
 8006b8e:	e10c      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006b90:	4b63      	ldr	r3, [pc, #396]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b94:	f003 0302 	and.w	r3, r3, #2
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d1ee      	bne.n	8006b7a <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	f000 8101 	beq.w	8006da8 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006ba6:	4b5e      	ldr	r3, [pc, #376]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006bae:	2b18      	cmp	r3, #24
 8006bb0:	f000 80bc 	beq.w	8006d2c <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb8:	2b02      	cmp	r3, #2
 8006bba:	f040 8095 	bne.w	8006ce8 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bbe:	4b58      	ldr	r3, [pc, #352]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a57      	ldr	r2, [pc, #348]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006bc4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006bc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bca:	f7fc fb2d 	bl	8003228 <HAL_GetTick>
 8006bce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006bd0:	e008      	b.n	8006be4 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bd2:	f7fc fb29 	bl	8003228 <HAL_GetTick>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d901      	bls.n	8006be4 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e0e2      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006be4:	4b4e      	ldr	r3, [pc, #312]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d1f0      	bne.n	8006bd2 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006bf0:	4b4b      	ldr	r3, [pc, #300]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006bf2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006bf4:	4b4b      	ldr	r3, [pc, #300]	; (8006d24 <HAL_RCC_OscConfig+0x78c>)
 8006bf6:	4013      	ands	r3, r2
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006c00:	0112      	lsls	r2, r2, #4
 8006c02:	430a      	orrs	r2, r1
 8006c04:	4946      	ldr	r1, [pc, #280]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c06:	4313      	orrs	r3, r2
 8006c08:	628b      	str	r3, [r1, #40]	; 0x28
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	025b      	lsls	r3, r3, #9
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	431a      	orrs	r2, r3
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c24:	3b01      	subs	r3, #1
 8006c26:	041b      	lsls	r3, r3, #16
 8006c28:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006c2c:	431a      	orrs	r2, r3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c32:	3b01      	subs	r3, #1
 8006c34:	061b      	lsls	r3, r3, #24
 8006c36:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006c3a:	4939      	ldr	r1, [pc, #228]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8006c40:	4b37      	ldr	r3, [pc, #220]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c44:	4a36      	ldr	r2, [pc, #216]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c46:	f023 0301 	bic.w	r3, r3, #1
 8006c4a:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006c4c:	4b34      	ldr	r3, [pc, #208]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c50:	4b35      	ldr	r3, [pc, #212]	; (8006d28 <HAL_RCC_OscConfig+0x790>)
 8006c52:	4013      	ands	r3, r2
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006c58:	00d2      	lsls	r2, r2, #3
 8006c5a:	4931      	ldr	r1, [pc, #196]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006c60:	4b2f      	ldr	r3, [pc, #188]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c64:	f023 020c 	bic.w	r2, r3, #12
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6c:	492c      	ldr	r1, [pc, #176]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006c72:	4b2b      	ldr	r3, [pc, #172]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c76:	f023 0202 	bic.w	r2, r3, #2
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c7e:	4928      	ldr	r1, [pc, #160]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c80:	4313      	orrs	r3, r2
 8006c82:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006c84:	4b26      	ldr	r3, [pc, #152]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c88:	4a25      	ldr	r2, [pc, #148]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c8e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c90:	4b23      	ldr	r3, [pc, #140]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c94:	4a22      	ldr	r2, [pc, #136]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006c9c:	4b20      	ldr	r3, [pc, #128]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ca0:	4a1f      	ldr	r2, [pc, #124]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006ca2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006ca6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8006ca8:	4b1d      	ldr	r3, [pc, #116]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cac:	4a1c      	ldr	r2, [pc, #112]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006cae:	f043 0301 	orr.w	r3, r3, #1
 8006cb2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006cb4:	4b1a      	ldr	r3, [pc, #104]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a19      	ldr	r2, [pc, #100]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006cba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006cbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cc0:	f7fc fab2 	bl	8003228 <HAL_GetTick>
 8006cc4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006cc6:	e008      	b.n	8006cda <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006cc8:	f7fc faae 	bl	8003228 <HAL_GetTick>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd0:	1ad3      	subs	r3, r2, r3
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	d901      	bls.n	8006cda <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	e067      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006cda:	4b11      	ldr	r3, [pc, #68]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d0f0      	beq.n	8006cc8 <HAL_RCC_OscConfig+0x730>
 8006ce6:	e05f      	b.n	8006da8 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ce8:	4b0d      	ldr	r3, [pc, #52]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a0c      	ldr	r2, [pc, #48]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006cee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006cf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cf4:	f7fc fa98 	bl	8003228 <HAL_GetTick>
 8006cf8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006cfa:	e008      	b.n	8006d0e <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006cfc:	f7fc fa94 	bl	8003228 <HAL_GetTick>
 8006d00:	4602      	mov	r2, r0
 8006d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d04:	1ad3      	subs	r3, r2, r3
 8006d06:	2b02      	cmp	r3, #2
 8006d08:	d901      	bls.n	8006d0e <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	e04d      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006d0e:	4b04      	ldr	r3, [pc, #16]	; (8006d20 <HAL_RCC_OscConfig+0x788>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d1f0      	bne.n	8006cfc <HAL_RCC_OscConfig+0x764>
 8006d1a:	e045      	b.n	8006da8 <HAL_RCC_OscConfig+0x810>
 8006d1c:	58024800 	.word	0x58024800
 8006d20:	58024400 	.word	0x58024400
 8006d24:	fffffc0c 	.word	0xfffffc0c
 8006d28:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006d2c:	4b21      	ldr	r3, [pc, #132]	; (8006db4 <HAL_RCC_OscConfig+0x81c>)
 8006d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d30:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006d32:	4b20      	ldr	r3, [pc, #128]	; (8006db4 <HAL_RCC_OscConfig+0x81c>)
 8006d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d36:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	d031      	beq.n	8006da4 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	f003 0203 	and.w	r2, r3, #3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d12a      	bne.n	8006da4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	091b      	lsrs	r3, r3, #4
 8006d52:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d122      	bne.n	8006da4 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d68:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d11a      	bne.n	8006da4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	0a5b      	lsrs	r3, r3, #9
 8006d72:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d7a:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d111      	bne.n	8006da4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	0c1b      	lsrs	r3, r3, #16
 8006d84:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d8c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d108      	bne.n	8006da4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	0e1b      	lsrs	r3, r3, #24
 8006d96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d9e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d001      	beq.n	8006da8 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	e000      	b.n	8006daa <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8006da8:	2300      	movs	r3, #0
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3730      	adds	r7, #48	; 0x30
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	58024400 	.word	0x58024400

08006db8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b086      	sub	sp, #24
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d101      	bne.n	8006dcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	e19c      	b.n	8007106 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006dcc:	4b8a      	ldr	r3, [pc, #552]	; (8006ff8 <HAL_RCC_ClockConfig+0x240>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f003 030f 	and.w	r3, r3, #15
 8006dd4:	683a      	ldr	r2, [r7, #0]
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d910      	bls.n	8006dfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006dda:	4b87      	ldr	r3, [pc, #540]	; (8006ff8 <HAL_RCC_ClockConfig+0x240>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f023 020f 	bic.w	r2, r3, #15
 8006de2:	4985      	ldr	r1, [pc, #532]	; (8006ff8 <HAL_RCC_ClockConfig+0x240>)
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dea:	4b83      	ldr	r3, [pc, #524]	; (8006ff8 <HAL_RCC_ClockConfig+0x240>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f003 030f 	and.w	r3, r3, #15
 8006df2:	683a      	ldr	r2, [r7, #0]
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d001      	beq.n	8006dfc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e184      	b.n	8007106 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0304 	and.w	r3, r3, #4
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d010      	beq.n	8006e2a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	691a      	ldr	r2, [r3, #16]
 8006e0c:	4b7b      	ldr	r3, [pc, #492]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006e0e:	699b      	ldr	r3, [r3, #24]
 8006e10:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d908      	bls.n	8006e2a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006e18:	4b78      	ldr	r3, [pc, #480]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006e1a:	699b      	ldr	r3, [r3, #24]
 8006e1c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	691b      	ldr	r3, [r3, #16]
 8006e24:	4975      	ldr	r1, [pc, #468]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006e26:	4313      	orrs	r3, r2
 8006e28:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f003 0308 	and.w	r3, r3, #8
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d010      	beq.n	8006e58 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	695a      	ldr	r2, [r3, #20]
 8006e3a:	4b70      	ldr	r3, [pc, #448]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006e3c:	69db      	ldr	r3, [r3, #28]
 8006e3e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006e42:	429a      	cmp	r2, r3
 8006e44:	d908      	bls.n	8006e58 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006e46:	4b6d      	ldr	r3, [pc, #436]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006e48:	69db      	ldr	r3, [r3, #28]
 8006e4a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	695b      	ldr	r3, [r3, #20]
 8006e52:	496a      	ldr	r1, [pc, #424]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006e54:	4313      	orrs	r3, r2
 8006e56:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f003 0310 	and.w	r3, r3, #16
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d010      	beq.n	8006e86 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	699a      	ldr	r2, [r3, #24]
 8006e68:	4b64      	ldr	r3, [pc, #400]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006e6a:	69db      	ldr	r3, [r3, #28]
 8006e6c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d908      	bls.n	8006e86 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006e74:	4b61      	ldr	r3, [pc, #388]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006e76:	69db      	ldr	r3, [r3, #28]
 8006e78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	699b      	ldr	r3, [r3, #24]
 8006e80:	495e      	ldr	r1, [pc, #376]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006e82:	4313      	orrs	r3, r2
 8006e84:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f003 0320 	and.w	r3, r3, #32
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d010      	beq.n	8006eb4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	69da      	ldr	r2, [r3, #28]
 8006e96:	4b59      	ldr	r3, [pc, #356]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006e98:	6a1b      	ldr	r3, [r3, #32]
 8006e9a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d908      	bls.n	8006eb4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006ea2:	4b56      	ldr	r3, [pc, #344]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006ea4:	6a1b      	ldr	r3, [r3, #32]
 8006ea6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	69db      	ldr	r3, [r3, #28]
 8006eae:	4953      	ldr	r1, [pc, #332]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f003 0302 	and.w	r3, r3, #2
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d010      	beq.n	8006ee2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	68da      	ldr	r2, [r3, #12]
 8006ec4:	4b4d      	ldr	r3, [pc, #308]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006ec6:	699b      	ldr	r3, [r3, #24]
 8006ec8:	f003 030f 	and.w	r3, r3, #15
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d908      	bls.n	8006ee2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ed0:	4b4a      	ldr	r3, [pc, #296]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006ed2:	699b      	ldr	r3, [r3, #24]
 8006ed4:	f023 020f 	bic.w	r2, r3, #15
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	4947      	ldr	r1, [pc, #284]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f003 0301 	and.w	r3, r3, #1
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d055      	beq.n	8006f9a <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006eee:	4b43      	ldr	r3, [pc, #268]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006ef0:	699b      	ldr	r3, [r3, #24]
 8006ef2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	4940      	ldr	r1, [pc, #256]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006efc:	4313      	orrs	r3, r2
 8006efe:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d107      	bne.n	8006f18 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006f08:	4b3c      	ldr	r3, [pc, #240]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d121      	bne.n	8006f58 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e0f6      	b.n	8007106 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	2b03      	cmp	r3, #3
 8006f1e:	d107      	bne.n	8006f30 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006f20:	4b36      	ldr	r3, [pc, #216]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d115      	bne.n	8006f58 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e0ea      	b.n	8007106 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	d107      	bne.n	8006f48 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006f38:	4b30      	ldr	r3, [pc, #192]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d109      	bne.n	8006f58 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	e0de      	b.n	8007106 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006f48:	4b2c      	ldr	r3, [pc, #176]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f003 0304 	and.w	r3, r3, #4
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d101      	bne.n	8006f58 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e0d6      	b.n	8007106 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006f58:	4b28      	ldr	r3, [pc, #160]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006f5a:	691b      	ldr	r3, [r3, #16]
 8006f5c:	f023 0207 	bic.w	r2, r3, #7
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	4925      	ldr	r1, [pc, #148]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006f66:	4313      	orrs	r3, r2
 8006f68:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f6a:	f7fc f95d 	bl	8003228 <HAL_GetTick>
 8006f6e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f70:	e00a      	b.n	8006f88 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f72:	f7fc f959 	bl	8003228 <HAL_GetTick>
 8006f76:	4602      	mov	r2, r0
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	1ad3      	subs	r3, r2, r3
 8006f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d901      	bls.n	8006f88 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8006f84:	2303      	movs	r3, #3
 8006f86:	e0be      	b.n	8007106 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f88:	4b1c      	ldr	r3, [pc, #112]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006f8a:	691b      	ldr	r3, [r3, #16]
 8006f8c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	00db      	lsls	r3, r3, #3
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d1eb      	bne.n	8006f72 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0302 	and.w	r3, r3, #2
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d010      	beq.n	8006fc8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	68da      	ldr	r2, [r3, #12]
 8006faa:	4b14      	ldr	r3, [pc, #80]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006fac:	699b      	ldr	r3, [r3, #24]
 8006fae:	f003 030f 	and.w	r3, r3, #15
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d208      	bcs.n	8006fc8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fb6:	4b11      	ldr	r3, [pc, #68]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	f023 020f 	bic.w	r2, r3, #15
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	68db      	ldr	r3, [r3, #12]
 8006fc2:	490e      	ldr	r1, [pc, #56]	; (8006ffc <HAL_RCC_ClockConfig+0x244>)
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006fc8:	4b0b      	ldr	r3, [pc, #44]	; (8006ff8 <HAL_RCC_ClockConfig+0x240>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 030f 	and.w	r3, r3, #15
 8006fd0:	683a      	ldr	r2, [r7, #0]
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d214      	bcs.n	8007000 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fd6:	4b08      	ldr	r3, [pc, #32]	; (8006ff8 <HAL_RCC_ClockConfig+0x240>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f023 020f 	bic.w	r2, r3, #15
 8006fde:	4906      	ldr	r1, [pc, #24]	; (8006ff8 <HAL_RCC_ClockConfig+0x240>)
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fe6:	4b04      	ldr	r3, [pc, #16]	; (8006ff8 <HAL_RCC_ClockConfig+0x240>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f003 030f 	and.w	r3, r3, #15
 8006fee:	683a      	ldr	r2, [r7, #0]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d005      	beq.n	8007000 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	e086      	b.n	8007106 <HAL_RCC_ClockConfig+0x34e>
 8006ff8:	52002000 	.word	0x52002000
 8006ffc:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f003 0304 	and.w	r3, r3, #4
 8007008:	2b00      	cmp	r3, #0
 800700a:	d010      	beq.n	800702e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	691a      	ldr	r2, [r3, #16]
 8007010:	4b3f      	ldr	r3, [pc, #252]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 8007012:	699b      	ldr	r3, [r3, #24]
 8007014:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007018:	429a      	cmp	r2, r3
 800701a:	d208      	bcs.n	800702e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800701c:	4b3c      	ldr	r3, [pc, #240]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 800701e:	699b      	ldr	r3, [r3, #24]
 8007020:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	691b      	ldr	r3, [r3, #16]
 8007028:	4939      	ldr	r1, [pc, #228]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 800702a:	4313      	orrs	r3, r2
 800702c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f003 0308 	and.w	r3, r3, #8
 8007036:	2b00      	cmp	r3, #0
 8007038:	d010      	beq.n	800705c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	695a      	ldr	r2, [r3, #20]
 800703e:	4b34      	ldr	r3, [pc, #208]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 8007040:	69db      	ldr	r3, [r3, #28]
 8007042:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007046:	429a      	cmp	r2, r3
 8007048:	d208      	bcs.n	800705c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800704a:	4b31      	ldr	r3, [pc, #196]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 800704c:	69db      	ldr	r3, [r3, #28]
 800704e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	695b      	ldr	r3, [r3, #20]
 8007056:	492e      	ldr	r1, [pc, #184]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 8007058:	4313      	orrs	r3, r2
 800705a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0310 	and.w	r3, r3, #16
 8007064:	2b00      	cmp	r3, #0
 8007066:	d010      	beq.n	800708a <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	699a      	ldr	r2, [r3, #24]
 800706c:	4b28      	ldr	r3, [pc, #160]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 800706e:	69db      	ldr	r3, [r3, #28]
 8007070:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007074:	429a      	cmp	r2, r3
 8007076:	d208      	bcs.n	800708a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007078:	4b25      	ldr	r3, [pc, #148]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 800707a:	69db      	ldr	r3, [r3, #28]
 800707c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	699b      	ldr	r3, [r3, #24]
 8007084:	4922      	ldr	r1, [pc, #136]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 8007086:	4313      	orrs	r3, r2
 8007088:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 0320 	and.w	r3, r3, #32
 8007092:	2b00      	cmp	r3, #0
 8007094:	d010      	beq.n	80070b8 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	69da      	ldr	r2, [r3, #28]
 800709a:	4b1d      	ldr	r3, [pc, #116]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 800709c:	6a1b      	ldr	r3, [r3, #32]
 800709e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80070a2:	429a      	cmp	r2, r3
 80070a4:	d208      	bcs.n	80070b8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80070a6:	4b1a      	ldr	r3, [pc, #104]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 80070a8:	6a1b      	ldr	r3, [r3, #32]
 80070aa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	69db      	ldr	r3, [r3, #28]
 80070b2:	4917      	ldr	r1, [pc, #92]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 80070b4:	4313      	orrs	r3, r2
 80070b6:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80070b8:	f000 f834 	bl	8007124 <HAL_RCC_GetSysClockFreq>
 80070bc:	4602      	mov	r2, r0
 80070be:	4b14      	ldr	r3, [pc, #80]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 80070c0:	699b      	ldr	r3, [r3, #24]
 80070c2:	0a1b      	lsrs	r3, r3, #8
 80070c4:	f003 030f 	and.w	r3, r3, #15
 80070c8:	4912      	ldr	r1, [pc, #72]	; (8007114 <HAL_RCC_ClockConfig+0x35c>)
 80070ca:	5ccb      	ldrb	r3, [r1, r3]
 80070cc:	f003 031f 	and.w	r3, r3, #31
 80070d0:	fa22 f303 	lsr.w	r3, r2, r3
 80070d4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80070d6:	4b0e      	ldr	r3, [pc, #56]	; (8007110 <HAL_RCC_ClockConfig+0x358>)
 80070d8:	699b      	ldr	r3, [r3, #24]
 80070da:	f003 030f 	and.w	r3, r3, #15
 80070de:	4a0d      	ldr	r2, [pc, #52]	; (8007114 <HAL_RCC_ClockConfig+0x35c>)
 80070e0:	5cd3      	ldrb	r3, [r2, r3]
 80070e2:	f003 031f 	and.w	r3, r3, #31
 80070e6:	693a      	ldr	r2, [r7, #16]
 80070e8:	fa22 f303 	lsr.w	r3, r2, r3
 80070ec:	4a0a      	ldr	r2, [pc, #40]	; (8007118 <HAL_RCC_ClockConfig+0x360>)
 80070ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80070f0:	4a0a      	ldr	r2, [pc, #40]	; (800711c <HAL_RCC_ClockConfig+0x364>)
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80070f6:	4b0a      	ldr	r3, [pc, #40]	; (8007120 <HAL_RCC_ClockConfig+0x368>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7fb fb4c 	bl	8002798 <HAL_InitTick>
 8007100:	4603      	mov	r3, r0
 8007102:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007104:	7bfb      	ldrb	r3, [r7, #15]
}
 8007106:	4618      	mov	r0, r3
 8007108:	3718      	adds	r7, #24
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
 800710e:	bf00      	nop
 8007110:	58024400 	.word	0x58024400
 8007114:	0800d4e8 	.word	0x0800d4e8
 8007118:	20000004 	.word	0x20000004
 800711c:	20000000 	.word	0x20000000
 8007120:	20000008 	.word	0x20000008

08007124 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007124:	b480      	push	{r7}
 8007126:	b089      	sub	sp, #36	; 0x24
 8007128:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800712a:	4bb3      	ldr	r3, [pc, #716]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800712c:	691b      	ldr	r3, [r3, #16]
 800712e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007132:	2b18      	cmp	r3, #24
 8007134:	f200 8155 	bhi.w	80073e2 <HAL_RCC_GetSysClockFreq+0x2be>
 8007138:	a201      	add	r2, pc, #4	; (adr r2, 8007140 <HAL_RCC_GetSysClockFreq+0x1c>)
 800713a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800713e:	bf00      	nop
 8007140:	080071a5 	.word	0x080071a5
 8007144:	080073e3 	.word	0x080073e3
 8007148:	080073e3 	.word	0x080073e3
 800714c:	080073e3 	.word	0x080073e3
 8007150:	080073e3 	.word	0x080073e3
 8007154:	080073e3 	.word	0x080073e3
 8007158:	080073e3 	.word	0x080073e3
 800715c:	080073e3 	.word	0x080073e3
 8007160:	080071cb 	.word	0x080071cb
 8007164:	080073e3 	.word	0x080073e3
 8007168:	080073e3 	.word	0x080073e3
 800716c:	080073e3 	.word	0x080073e3
 8007170:	080073e3 	.word	0x080073e3
 8007174:	080073e3 	.word	0x080073e3
 8007178:	080073e3 	.word	0x080073e3
 800717c:	080073e3 	.word	0x080073e3
 8007180:	080071d1 	.word	0x080071d1
 8007184:	080073e3 	.word	0x080073e3
 8007188:	080073e3 	.word	0x080073e3
 800718c:	080073e3 	.word	0x080073e3
 8007190:	080073e3 	.word	0x080073e3
 8007194:	080073e3 	.word	0x080073e3
 8007198:	080073e3 	.word	0x080073e3
 800719c:	080073e3 	.word	0x080073e3
 80071a0:	080071d7 	.word	0x080071d7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80071a4:	4b94      	ldr	r3, [pc, #592]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 0320 	and.w	r3, r3, #32
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d009      	beq.n	80071c4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80071b0:	4b91      	ldr	r3, [pc, #580]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	08db      	lsrs	r3, r3, #3
 80071b6:	f003 0303 	and.w	r3, r3, #3
 80071ba:	4a90      	ldr	r2, [pc, #576]	; (80073fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80071bc:	fa22 f303 	lsr.w	r3, r2, r3
 80071c0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80071c2:	e111      	b.n	80073e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80071c4:	4b8d      	ldr	r3, [pc, #564]	; (80073fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80071c6:	61bb      	str	r3, [r7, #24]
    break;
 80071c8:	e10e      	b.n	80073e8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80071ca:	4b8d      	ldr	r3, [pc, #564]	; (8007400 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80071cc:	61bb      	str	r3, [r7, #24]
    break;
 80071ce:	e10b      	b.n	80073e8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80071d0:	4b8c      	ldr	r3, [pc, #560]	; (8007404 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80071d2:	61bb      	str	r3, [r7, #24]
    break;
 80071d4:	e108      	b.n	80073e8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80071d6:	4b88      	ldr	r3, [pc, #544]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071da:	f003 0303 	and.w	r3, r3, #3
 80071de:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80071e0:	4b85      	ldr	r3, [pc, #532]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071e4:	091b      	lsrs	r3, r3, #4
 80071e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071ea:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80071ec:	4b82      	ldr	r3, [pc, #520]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071f0:	f003 0301 	and.w	r3, r3, #1
 80071f4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80071f6:	4b80      	ldr	r3, [pc, #512]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071fa:	08db      	lsrs	r3, r3, #3
 80071fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	fb02 f303 	mul.w	r3, r2, r3
 8007206:	ee07 3a90 	vmov	s15, r3
 800720a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800720e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	2b00      	cmp	r3, #0
 8007216:	f000 80e1 	beq.w	80073dc <HAL_RCC_GetSysClockFreq+0x2b8>
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	2b02      	cmp	r3, #2
 800721e:	f000 8083 	beq.w	8007328 <HAL_RCC_GetSysClockFreq+0x204>
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	2b02      	cmp	r3, #2
 8007226:	f200 80a1 	bhi.w	800736c <HAL_RCC_GetSysClockFreq+0x248>
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d003      	beq.n	8007238 <HAL_RCC_GetSysClockFreq+0x114>
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	2b01      	cmp	r3, #1
 8007234:	d056      	beq.n	80072e4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007236:	e099      	b.n	800736c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007238:	4b6f      	ldr	r3, [pc, #444]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f003 0320 	and.w	r3, r3, #32
 8007240:	2b00      	cmp	r3, #0
 8007242:	d02d      	beq.n	80072a0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007244:	4b6c      	ldr	r3, [pc, #432]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	08db      	lsrs	r3, r3, #3
 800724a:	f003 0303 	and.w	r3, r3, #3
 800724e:	4a6b      	ldr	r2, [pc, #428]	; (80073fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007250:	fa22 f303 	lsr.w	r3, r2, r3
 8007254:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	ee07 3a90 	vmov	s15, r3
 800725c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	ee07 3a90 	vmov	s15, r3
 8007266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800726a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800726e:	4b62      	ldr	r3, [pc, #392]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007272:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007276:	ee07 3a90 	vmov	s15, r3
 800727a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800727e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007282:	eddf 5a61 	vldr	s11, [pc, #388]	; 8007408 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007286:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800728a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800728e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007292:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007296:	ee67 7a27 	vmul.f32	s15, s14, s15
 800729a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800729e:	e087      	b.n	80073b0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	ee07 3a90 	vmov	s15, r3
 80072a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072aa:	eddf 6a58 	vldr	s13, [pc, #352]	; 800740c <HAL_RCC_GetSysClockFreq+0x2e8>
 80072ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072b2:	4b51      	ldr	r3, [pc, #324]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072ba:	ee07 3a90 	vmov	s15, r3
 80072be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80072c6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8007408 <HAL_RCC_GetSysClockFreq+0x2e4>
 80072ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80072d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072e2:	e065      	b.n	80073b0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	ee07 3a90 	vmov	s15, r3
 80072ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072ee:	eddf 6a48 	vldr	s13, [pc, #288]	; 8007410 <HAL_RCC_GetSysClockFreq+0x2ec>
 80072f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072f6:	4b40      	ldr	r3, [pc, #256]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072fe:	ee07 3a90 	vmov	s15, r3
 8007302:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007306:	ed97 6a02 	vldr	s12, [r7, #8]
 800730a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8007408 <HAL_RCC_GetSysClockFreq+0x2e4>
 800730e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007312:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007316:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800731a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800731e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007322:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007326:	e043      	b.n	80073b0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	ee07 3a90 	vmov	s15, r3
 800732e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007332:	eddf 6a38 	vldr	s13, [pc, #224]	; 8007414 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007336:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800733a:	4b2f      	ldr	r3, [pc, #188]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800733c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800733e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007342:	ee07 3a90 	vmov	s15, r3
 8007346:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800734a:	ed97 6a02 	vldr	s12, [r7, #8]
 800734e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8007408 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007352:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007356:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800735a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800735e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007366:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800736a:	e021      	b.n	80073b0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	ee07 3a90 	vmov	s15, r3
 8007372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007376:	eddf 6a26 	vldr	s13, [pc, #152]	; 8007410 <HAL_RCC_GetSysClockFreq+0x2ec>
 800737a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800737e:	4b1e      	ldr	r3, [pc, #120]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007382:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007386:	ee07 3a90 	vmov	s15, r3
 800738a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800738e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007392:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8007408 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007396:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800739a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800739e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80073a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80073ae:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80073b0:	4b11      	ldr	r3, [pc, #68]	; (80073f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073b4:	0a5b      	lsrs	r3, r3, #9
 80073b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80073ba:	3301      	adds	r3, #1
 80073bc:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	ee07 3a90 	vmov	s15, r3
 80073c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80073c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80073cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073d4:	ee17 3a90 	vmov	r3, s15
 80073d8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80073da:	e005      	b.n	80073e8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80073dc:	2300      	movs	r3, #0
 80073de:	61bb      	str	r3, [r7, #24]
    break;
 80073e0:	e002      	b.n	80073e8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80073e2:	4b07      	ldr	r3, [pc, #28]	; (8007400 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80073e4:	61bb      	str	r3, [r7, #24]
    break;
 80073e6:	bf00      	nop
  }

  return sysclockfreq;
 80073e8:	69bb      	ldr	r3, [r7, #24]
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3724      	adds	r7, #36	; 0x24
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr
 80073f6:	bf00      	nop
 80073f8:	58024400 	.word	0x58024400
 80073fc:	03d09000 	.word	0x03d09000
 8007400:	003d0900 	.word	0x003d0900
 8007404:	017d7840 	.word	0x017d7840
 8007408:	46000000 	.word	0x46000000
 800740c:	4c742400 	.word	0x4c742400
 8007410:	4a742400 	.word	0x4a742400
 8007414:	4bbebc20 	.word	0x4bbebc20

08007418 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b082      	sub	sp, #8
 800741c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800741e:	f7ff fe81 	bl	8007124 <HAL_RCC_GetSysClockFreq>
 8007422:	4602      	mov	r2, r0
 8007424:	4b10      	ldr	r3, [pc, #64]	; (8007468 <HAL_RCC_GetHCLKFreq+0x50>)
 8007426:	699b      	ldr	r3, [r3, #24]
 8007428:	0a1b      	lsrs	r3, r3, #8
 800742a:	f003 030f 	and.w	r3, r3, #15
 800742e:	490f      	ldr	r1, [pc, #60]	; (800746c <HAL_RCC_GetHCLKFreq+0x54>)
 8007430:	5ccb      	ldrb	r3, [r1, r3]
 8007432:	f003 031f 	and.w	r3, r3, #31
 8007436:	fa22 f303 	lsr.w	r3, r2, r3
 800743a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800743c:	4b0a      	ldr	r3, [pc, #40]	; (8007468 <HAL_RCC_GetHCLKFreq+0x50>)
 800743e:	699b      	ldr	r3, [r3, #24]
 8007440:	f003 030f 	and.w	r3, r3, #15
 8007444:	4a09      	ldr	r2, [pc, #36]	; (800746c <HAL_RCC_GetHCLKFreq+0x54>)
 8007446:	5cd3      	ldrb	r3, [r2, r3]
 8007448:	f003 031f 	and.w	r3, r3, #31
 800744c:	687a      	ldr	r2, [r7, #4]
 800744e:	fa22 f303 	lsr.w	r3, r2, r3
 8007452:	4a07      	ldr	r2, [pc, #28]	; (8007470 <HAL_RCC_GetHCLKFreq+0x58>)
 8007454:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007456:	4a07      	ldr	r2, [pc, #28]	; (8007474 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800745c:	4b04      	ldr	r3, [pc, #16]	; (8007470 <HAL_RCC_GetHCLKFreq+0x58>)
 800745e:	681b      	ldr	r3, [r3, #0]
}
 8007460:	4618      	mov	r0, r3
 8007462:	3708      	adds	r7, #8
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}
 8007468:	58024400 	.word	0x58024400
 800746c:	0800d4e8 	.word	0x0800d4e8
 8007470:	20000004 	.word	0x20000004
 8007474:	20000000 	.word	0x20000000

08007478 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800747c:	f7ff ffcc 	bl	8007418 <HAL_RCC_GetHCLKFreq>
 8007480:	4602      	mov	r2, r0
 8007482:	4b06      	ldr	r3, [pc, #24]	; (800749c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007484:	69db      	ldr	r3, [r3, #28]
 8007486:	091b      	lsrs	r3, r3, #4
 8007488:	f003 0307 	and.w	r3, r3, #7
 800748c:	4904      	ldr	r1, [pc, #16]	; (80074a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800748e:	5ccb      	ldrb	r3, [r1, r3]
 8007490:	f003 031f 	and.w	r3, r3, #31
 8007494:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007498:	4618      	mov	r0, r3
 800749a:	bd80      	pop	{r7, pc}
 800749c:	58024400 	.word	0x58024400
 80074a0:	0800d4e8 	.word	0x0800d4e8

080074a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80074a8:	f7ff ffb6 	bl	8007418 <HAL_RCC_GetHCLKFreq>
 80074ac:	4602      	mov	r2, r0
 80074ae:	4b06      	ldr	r3, [pc, #24]	; (80074c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80074b0:	69db      	ldr	r3, [r3, #28]
 80074b2:	0a1b      	lsrs	r3, r3, #8
 80074b4:	f003 0307 	and.w	r3, r3, #7
 80074b8:	4904      	ldr	r1, [pc, #16]	; (80074cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80074ba:	5ccb      	ldrb	r3, [r1, r3]
 80074bc:	f003 031f 	and.w	r3, r3, #31
 80074c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	bd80      	pop	{r7, pc}
 80074c8:	58024400 	.word	0x58024400
 80074cc:	0800d4e8 	.word	0x0800d4e8

080074d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
 80074d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	223f      	movs	r2, #63	; 0x3f
 80074de:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80074e0:	4b1a      	ldr	r3, [pc, #104]	; (800754c <HAL_RCC_GetClockConfig+0x7c>)
 80074e2:	691b      	ldr	r3, [r3, #16]
 80074e4:	f003 0207 	and.w	r2, r3, #7
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80074ec:	4b17      	ldr	r3, [pc, #92]	; (800754c <HAL_RCC_GetClockConfig+0x7c>)
 80074ee:	699b      	ldr	r3, [r3, #24]
 80074f0:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80074f8:	4b14      	ldr	r3, [pc, #80]	; (800754c <HAL_RCC_GetClockConfig+0x7c>)
 80074fa:	699b      	ldr	r3, [r3, #24]
 80074fc:	f003 020f 	and.w	r2, r3, #15
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8007504:	4b11      	ldr	r3, [pc, #68]	; (800754c <HAL_RCC_GetClockConfig+0x7c>)
 8007506:	699b      	ldr	r3, [r3, #24]
 8007508:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8007510:	4b0e      	ldr	r3, [pc, #56]	; (800754c <HAL_RCC_GetClockConfig+0x7c>)
 8007512:	69db      	ldr	r3, [r3, #28]
 8007514:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800751c:	4b0b      	ldr	r3, [pc, #44]	; (800754c <HAL_RCC_GetClockConfig+0x7c>)
 800751e:	69db      	ldr	r3, [r3, #28]
 8007520:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8007528:	4b08      	ldr	r3, [pc, #32]	; (800754c <HAL_RCC_GetClockConfig+0x7c>)
 800752a:	6a1b      	ldr	r3, [r3, #32]
 800752c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007534:	4b06      	ldr	r3, [pc, #24]	; (8007550 <HAL_RCC_GetClockConfig+0x80>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f003 020f 	and.w	r2, r3, #15
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	601a      	str	r2, [r3, #0]
}
 8007540:	bf00      	nop
 8007542:	370c      	adds	r7, #12
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr
 800754c:	58024400 	.word	0x58024400
 8007550:	52002000 	.word	0x52002000

08007554 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b086      	sub	sp, #24
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800755c:	2300      	movs	r3, #0
 800755e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007560:	2300      	movs	r3, #0
 8007562:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800756c:	2b00      	cmp	r3, #0
 800756e:	d03f      	beq.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007574:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007578:	d02a      	beq.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800757a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800757e:	d824      	bhi.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007580:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007584:	d018      	beq.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007586:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800758a:	d81e      	bhi.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x76>
 800758c:	2b00      	cmp	r3, #0
 800758e:	d003      	beq.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007590:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007594:	d007      	beq.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007596:	e018      	b.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007598:	4bab      	ldr	r3, [pc, #684]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800759a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800759c:	4aaa      	ldr	r2, [pc, #680]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800759e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80075a2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80075a4:	e015      	b.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	3304      	adds	r3, #4
 80075aa:	2102      	movs	r1, #2
 80075ac:	4618      	mov	r0, r3
 80075ae:	f001 f9cf 	bl	8008950 <RCCEx_PLL2_Config>
 80075b2:	4603      	mov	r3, r0
 80075b4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80075b6:	e00c      	b.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	3324      	adds	r3, #36	; 0x24
 80075bc:	2102      	movs	r1, #2
 80075be:	4618      	mov	r0, r3
 80075c0:	f001 fa78 	bl	8008ab4 <RCCEx_PLL3_Config>
 80075c4:	4603      	mov	r3, r0
 80075c6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80075c8:	e003      	b.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	75fb      	strb	r3, [r7, #23]
      break;
 80075ce:	e000      	b.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80075d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80075d2:	7dfb      	ldrb	r3, [r7, #23]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d109      	bne.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80075d8:	4b9b      	ldr	r3, [pc, #620]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80075da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075e4:	4998      	ldr	r1, [pc, #608]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80075e6:	4313      	orrs	r3, r2
 80075e8:	650b      	str	r3, [r1, #80]	; 0x50
 80075ea:	e001      	b.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075ec:	7dfb      	ldrb	r3, [r7, #23]
 80075ee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d03d      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007600:	2b04      	cmp	r3, #4
 8007602:	d826      	bhi.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007604:	a201      	add	r2, pc, #4	; (adr r2, 800760c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8007606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800760a:	bf00      	nop
 800760c:	08007621 	.word	0x08007621
 8007610:	0800762f 	.word	0x0800762f
 8007614:	08007641 	.word	0x08007641
 8007618:	08007659 	.word	0x08007659
 800761c:	08007659 	.word	0x08007659
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007620:	4b89      	ldr	r3, [pc, #548]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007624:	4a88      	ldr	r2, [pc, #544]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007626:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800762a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800762c:	e015      	b.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	3304      	adds	r3, #4
 8007632:	2100      	movs	r1, #0
 8007634:	4618      	mov	r0, r3
 8007636:	f001 f98b 	bl	8008950 <RCCEx_PLL2_Config>
 800763a:	4603      	mov	r3, r0
 800763c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800763e:	e00c      	b.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	3324      	adds	r3, #36	; 0x24
 8007644:	2100      	movs	r1, #0
 8007646:	4618      	mov	r0, r3
 8007648:	f001 fa34 	bl	8008ab4 <RCCEx_PLL3_Config>
 800764c:	4603      	mov	r3, r0
 800764e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007650:	e003      	b.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	75fb      	strb	r3, [r7, #23]
      break;
 8007656:	e000      	b.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007658:	bf00      	nop
    }

    if(ret == HAL_OK)
 800765a:	7dfb      	ldrb	r3, [r7, #23]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d109      	bne.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007660:	4b79      	ldr	r3, [pc, #484]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007662:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007664:	f023 0207 	bic.w	r2, r3, #7
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800766c:	4976      	ldr	r1, [pc, #472]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800766e:	4313      	orrs	r3, r2
 8007670:	650b      	str	r3, [r1, #80]	; 0x50
 8007672:	e001      	b.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007674:	7dfb      	ldrb	r3, [r7, #23]
 8007676:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007680:	2b00      	cmp	r3, #0
 8007682:	d042      	beq.n	800770a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007688:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800768c:	d02b      	beq.n	80076e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800768e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007692:	d825      	bhi.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007694:	2bc0      	cmp	r3, #192	; 0xc0
 8007696:	d028      	beq.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007698:	2bc0      	cmp	r3, #192	; 0xc0
 800769a:	d821      	bhi.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800769c:	2b80      	cmp	r3, #128	; 0x80
 800769e:	d016      	beq.n	80076ce <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80076a0:	2b80      	cmp	r3, #128	; 0x80
 80076a2:	d81d      	bhi.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d002      	beq.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80076a8:	2b40      	cmp	r3, #64	; 0x40
 80076aa:	d007      	beq.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x168>
 80076ac:	e018      	b.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076ae:	4b66      	ldr	r3, [pc, #408]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80076b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076b2:	4a65      	ldr	r2, [pc, #404]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80076b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80076b8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80076ba:	e017      	b.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	3304      	adds	r3, #4
 80076c0:	2100      	movs	r1, #0
 80076c2:	4618      	mov	r0, r3
 80076c4:	f001 f944 	bl	8008950 <RCCEx_PLL2_Config>
 80076c8:	4603      	mov	r3, r0
 80076ca:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80076cc:	e00e      	b.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	3324      	adds	r3, #36	; 0x24
 80076d2:	2100      	movs	r1, #0
 80076d4:	4618      	mov	r0, r3
 80076d6:	f001 f9ed 	bl	8008ab4 <RCCEx_PLL3_Config>
 80076da:	4603      	mov	r3, r0
 80076dc:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80076de:	e005      	b.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	75fb      	strb	r3, [r7, #23]
      break;
 80076e4:	e002      	b.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80076e6:	bf00      	nop
 80076e8:	e000      	b.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80076ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076ec:	7dfb      	ldrb	r3, [r7, #23]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d109      	bne.n	8007706 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80076f2:	4b55      	ldr	r3, [pc, #340]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80076f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076f6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076fe:	4952      	ldr	r1, [pc, #328]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007700:	4313      	orrs	r3, r2
 8007702:	650b      	str	r3, [r1, #80]	; 0x50
 8007704:	e001      	b.n	800770a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007706:	7dfb      	ldrb	r3, [r7, #23]
 8007708:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007712:	2b00      	cmp	r3, #0
 8007714:	d049      	beq.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800771c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007720:	d030      	beq.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8007722:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007726:	d82a      	bhi.n	800777e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007728:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800772c:	d02c      	beq.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800772e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007732:	d824      	bhi.n	800777e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007734:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007738:	d018      	beq.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800773a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800773e:	d81e      	bhi.n	800777e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007740:	2b00      	cmp	r3, #0
 8007742:	d003      	beq.n	800774c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007744:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007748:	d007      	beq.n	800775a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800774a:	e018      	b.n	800777e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800774c:	4b3e      	ldr	r3, [pc, #248]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800774e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007750:	4a3d      	ldr	r2, [pc, #244]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007752:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007756:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007758:	e017      	b.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	3304      	adds	r3, #4
 800775e:	2100      	movs	r1, #0
 8007760:	4618      	mov	r0, r3
 8007762:	f001 f8f5 	bl	8008950 <RCCEx_PLL2_Config>
 8007766:	4603      	mov	r3, r0
 8007768:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800776a:	e00e      	b.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	3324      	adds	r3, #36	; 0x24
 8007770:	2100      	movs	r1, #0
 8007772:	4618      	mov	r0, r3
 8007774:	f001 f99e 	bl	8008ab4 <RCCEx_PLL3_Config>
 8007778:	4603      	mov	r3, r0
 800777a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800777c:	e005      	b.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	75fb      	strb	r3, [r7, #23]
      break;
 8007782:	e002      	b.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007784:	bf00      	nop
 8007786:	e000      	b.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007788:	bf00      	nop
    }

    if(ret == HAL_OK)
 800778a:	7dfb      	ldrb	r3, [r7, #23]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d10a      	bne.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007790:	4b2d      	ldr	r3, [pc, #180]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007794:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800779e:	492a      	ldr	r1, [pc, #168]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80077a0:	4313      	orrs	r3, r2
 80077a2:	658b      	str	r3, [r1, #88]	; 0x58
 80077a4:	e001      	b.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077a6:	7dfb      	ldrb	r3, [r7, #23]
 80077a8:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d04c      	beq.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80077bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80077c0:	d030      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80077c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80077c6:	d82a      	bhi.n	800781e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80077c8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80077cc:	d02c      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 80077ce:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80077d2:	d824      	bhi.n	800781e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80077d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077d8:	d018      	beq.n	800780c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80077da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077de:	d81e      	bhi.n	800781e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d003      	beq.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x298>
 80077e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80077e8:	d007      	beq.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80077ea:	e018      	b.n	800781e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077ec:	4b16      	ldr	r3, [pc, #88]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80077ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f0:	4a15      	ldr	r2, [pc, #84]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80077f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80077f8:	e017      	b.n	800782a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	3304      	adds	r3, #4
 80077fe:	2100      	movs	r1, #0
 8007800:	4618      	mov	r0, r3
 8007802:	f001 f8a5 	bl	8008950 <RCCEx_PLL2_Config>
 8007806:	4603      	mov	r3, r0
 8007808:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800780a:	e00e      	b.n	800782a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	3324      	adds	r3, #36	; 0x24
 8007810:	2100      	movs	r1, #0
 8007812:	4618      	mov	r0, r3
 8007814:	f001 f94e 	bl	8008ab4 <RCCEx_PLL3_Config>
 8007818:	4603      	mov	r3, r0
 800781a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800781c:	e005      	b.n	800782a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	75fb      	strb	r3, [r7, #23]
      break;
 8007822:	e002      	b.n	800782a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8007824:	bf00      	nop
 8007826:	e000      	b.n	800782a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8007828:	bf00      	nop
    }

    if(ret == HAL_OK)
 800782a:	7dfb      	ldrb	r3, [r7, #23]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d10d      	bne.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007830:	4b05      	ldr	r3, [pc, #20]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007834:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800783e:	4902      	ldr	r1, [pc, #8]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007840:	4313      	orrs	r3, r2
 8007842:	658b      	str	r3, [r1, #88]	; 0x58
 8007844:	e004      	b.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8007846:	bf00      	nop
 8007848:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800784c:	7dfb      	ldrb	r3, [r7, #23]
 800784e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007858:	2b00      	cmp	r3, #0
 800785a:	d032      	beq.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007860:	2b30      	cmp	r3, #48	; 0x30
 8007862:	d01c      	beq.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007864:	2b30      	cmp	r3, #48	; 0x30
 8007866:	d817      	bhi.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8007868:	2b20      	cmp	r3, #32
 800786a:	d00c      	beq.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800786c:	2b20      	cmp	r3, #32
 800786e:	d813      	bhi.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8007870:	2b00      	cmp	r3, #0
 8007872:	d016      	beq.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007874:	2b10      	cmp	r3, #16
 8007876:	d10f      	bne.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007878:	4baf      	ldr	r3, [pc, #700]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800787a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800787c:	4aae      	ldr	r2, [pc, #696]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800787e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007882:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007884:	e00e      	b.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	3304      	adds	r3, #4
 800788a:	2102      	movs	r1, #2
 800788c:	4618      	mov	r0, r3
 800788e:	f001 f85f 	bl	8008950 <RCCEx_PLL2_Config>
 8007892:	4603      	mov	r3, r0
 8007894:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007896:	e005      	b.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007898:	2301      	movs	r3, #1
 800789a:	75fb      	strb	r3, [r7, #23]
      break;
 800789c:	e002      	b.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800789e:	bf00      	nop
 80078a0:	e000      	b.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 80078a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80078a4:	7dfb      	ldrb	r3, [r7, #23]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d109      	bne.n	80078be <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80078aa:	4ba3      	ldr	r3, [pc, #652]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80078ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078ae:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078b6:	49a0      	ldr	r1, [pc, #640]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80078b8:	4313      	orrs	r3, r2
 80078ba:	64cb      	str	r3, [r1, #76]	; 0x4c
 80078bc:	e001      	b.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078be:	7dfb      	ldrb	r3, [r7, #23]
 80078c0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d047      	beq.n	800795e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078d6:	d030      	beq.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 80078d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078dc:	d82a      	bhi.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80078de:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80078e2:	d02c      	beq.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80078e4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80078e8:	d824      	bhi.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80078ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078ee:	d018      	beq.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 80078f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078f4:	d81e      	bhi.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d003      	beq.n	8007902 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 80078fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078fe:	d007      	beq.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8007900:	e018      	b.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007902:	4b8d      	ldr	r3, [pc, #564]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007906:	4a8c      	ldr	r2, [pc, #560]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007908:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800790c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800790e:	e017      	b.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	3304      	adds	r3, #4
 8007914:	2100      	movs	r1, #0
 8007916:	4618      	mov	r0, r3
 8007918:	f001 f81a 	bl	8008950 <RCCEx_PLL2_Config>
 800791c:	4603      	mov	r3, r0
 800791e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007920:	e00e      	b.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	3324      	adds	r3, #36	; 0x24
 8007926:	2100      	movs	r1, #0
 8007928:	4618      	mov	r0, r3
 800792a:	f001 f8c3 	bl	8008ab4 <RCCEx_PLL3_Config>
 800792e:	4603      	mov	r3, r0
 8007930:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007932:	e005      	b.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	75fb      	strb	r3, [r7, #23]
      break;
 8007938:	e002      	b.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800793a:	bf00      	nop
 800793c:	e000      	b.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800793e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007940:	7dfb      	ldrb	r3, [r7, #23]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d109      	bne.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007946:	4b7c      	ldr	r3, [pc, #496]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007948:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800794a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007952:	4979      	ldr	r1, [pc, #484]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007954:	4313      	orrs	r3, r2
 8007956:	650b      	str	r3, [r1, #80]	; 0x50
 8007958:	e001      	b.n	800795e <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800795a:	7dfb      	ldrb	r3, [r7, #23]
 800795c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007966:	2b00      	cmp	r3, #0
 8007968:	d049      	beq.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800796e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007972:	d02e      	beq.n	80079d2 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8007974:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007978:	d828      	bhi.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x478>
 800797a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800797e:	d02a      	beq.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8007980:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007984:	d822      	bhi.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007986:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800798a:	d026      	beq.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x486>
 800798c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007990:	d81c      	bhi.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007992:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007996:	d010      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x466>
 8007998:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800799c:	d816      	bhi.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x478>
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d01d      	beq.n	80079de <HAL_RCCEx_PeriphCLKConfig+0x48a>
 80079a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079a6:	d111      	bne.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	3304      	adds	r3, #4
 80079ac:	2101      	movs	r1, #1
 80079ae:	4618      	mov	r0, r3
 80079b0:	f000 ffce 	bl	8008950 <RCCEx_PLL2_Config>
 80079b4:	4603      	mov	r3, r0
 80079b6:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80079b8:	e012      	b.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	3324      	adds	r3, #36	; 0x24
 80079be:	2101      	movs	r1, #1
 80079c0:	4618      	mov	r0, r3
 80079c2:	f001 f877 	bl	8008ab4 <RCCEx_PLL3_Config>
 80079c6:	4603      	mov	r3, r0
 80079c8:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80079ca:	e009      	b.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	75fb      	strb	r3, [r7, #23]
      break;
 80079d0:	e006      	b.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80079d2:	bf00      	nop
 80079d4:	e004      	b.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80079d6:	bf00      	nop
 80079d8:	e002      	b.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80079da:	bf00      	nop
 80079dc:	e000      	b.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80079de:	bf00      	nop
    }

    if(ret == HAL_OK)
 80079e0:	7dfb      	ldrb	r3, [r7, #23]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d109      	bne.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80079e6:	4b54      	ldr	r3, [pc, #336]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80079e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079ea:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079f2:	4951      	ldr	r1, [pc, #324]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80079f4:	4313      	orrs	r3, r2
 80079f6:	650b      	str	r3, [r1, #80]	; 0x50
 80079f8:	e001      	b.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079fa:	7dfb      	ldrb	r3, [r7, #23]
 80079fc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d04b      	beq.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007a10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007a14:	d02e      	beq.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8007a16:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007a1a:	d828      	bhi.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a20:	d02a      	beq.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007a22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a26:	d822      	bhi.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007a28:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007a2c:	d026      	beq.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x528>
 8007a2e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007a32:	d81c      	bhi.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007a34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a38:	d010      	beq.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x508>
 8007a3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a3e:	d816      	bhi.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d01d      	beq.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8007a44:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007a48:	d111      	bne.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	3304      	adds	r3, #4
 8007a4e:	2101      	movs	r1, #1
 8007a50:	4618      	mov	r0, r3
 8007a52:	f000 ff7d 	bl	8008950 <RCCEx_PLL2_Config>
 8007a56:	4603      	mov	r3, r0
 8007a58:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007a5a:	e012      	b.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	3324      	adds	r3, #36	; 0x24
 8007a60:	2101      	movs	r1, #1
 8007a62:	4618      	mov	r0, r3
 8007a64:	f001 f826 	bl	8008ab4 <RCCEx_PLL3_Config>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007a6c:	e009      	b.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	75fb      	strb	r3, [r7, #23]
      break;
 8007a72:	e006      	b.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007a74:	bf00      	nop
 8007a76:	e004      	b.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007a78:	bf00      	nop
 8007a7a:	e002      	b.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007a7c:	bf00      	nop
 8007a7e:	e000      	b.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007a80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a82:	7dfb      	ldrb	r3, [r7, #23]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d10a      	bne.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007a88:	4b2b      	ldr	r3, [pc, #172]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a8c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007a96:	4928      	ldr	r1, [pc, #160]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	658b      	str	r3, [r1, #88]	; 0x58
 8007a9c:	e001      	b.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a9e:	7dfb      	ldrb	r3, [r7, #23]
 8007aa0:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d02f      	beq.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ab2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ab6:	d00e      	beq.n	8007ad6 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8007ab8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007abc:	d814      	bhi.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d015      	beq.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007ac2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007ac6:	d10f      	bne.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ac8:	4b1b      	ldr	r3, [pc, #108]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007acc:	4a1a      	ldr	r2, [pc, #104]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007ace:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ad2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007ad4:	e00c      	b.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	3304      	adds	r3, #4
 8007ada:	2101      	movs	r1, #1
 8007adc:	4618      	mov	r0, r3
 8007ade:	f000 ff37 	bl	8008950 <RCCEx_PLL2_Config>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007ae6:	e003      	b.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	75fb      	strb	r3, [r7, #23]
      break;
 8007aec:	e000      	b.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8007aee:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007af0:	7dfb      	ldrb	r3, [r7, #23]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d109      	bne.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007af6:	4b10      	ldr	r3, [pc, #64]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007af8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007afa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b02:	490d      	ldr	r1, [pc, #52]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007b04:	4313      	orrs	r3, r2
 8007b06:	650b      	str	r3, [r1, #80]	; 0x50
 8007b08:	e001      	b.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b0a:	7dfb      	ldrb	r3, [r7, #23]
 8007b0c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d033      	beq.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b1e:	2b03      	cmp	r3, #3
 8007b20:	d81c      	bhi.n	8007b5c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007b22:	a201      	add	r2, pc, #4	; (adr r2, 8007b28 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8007b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b28:	08007b63 	.word	0x08007b63
 8007b2c:	08007b3d 	.word	0x08007b3d
 8007b30:	08007b4b 	.word	0x08007b4b
 8007b34:	08007b63 	.word	0x08007b63
 8007b38:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b3c:	4bb8      	ldr	r3, [pc, #736]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b40:	4ab7      	ldr	r2, [pc, #732]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007b42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007b46:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007b48:	e00c      	b.n	8007b64 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	3304      	adds	r3, #4
 8007b4e:	2102      	movs	r1, #2
 8007b50:	4618      	mov	r0, r3
 8007b52:	f000 fefd 	bl	8008950 <RCCEx_PLL2_Config>
 8007b56:	4603      	mov	r3, r0
 8007b58:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007b5a:	e003      	b.n	8007b64 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	75fb      	strb	r3, [r7, #23]
      break;
 8007b60:	e000      	b.n	8007b64 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8007b62:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b64:	7dfb      	ldrb	r3, [r7, #23]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d109      	bne.n	8007b7e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007b6a:	4bad      	ldr	r3, [pc, #692]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b6e:	f023 0203 	bic.w	r2, r3, #3
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b76:	49aa      	ldr	r1, [pc, #680]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007b7c:	e001      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b7e:	7dfb      	ldrb	r3, [r7, #23]
 8007b80:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	f000 8086 	beq.w	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007b90:	4ba4      	ldr	r3, [pc, #656]	; (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4aa3      	ldr	r2, [pc, #652]	; (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8007b96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b9a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007b9c:	f7fb fb44 	bl	8003228 <HAL_GetTick>
 8007ba0:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007ba2:	e009      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ba4:	f7fb fb40 	bl	8003228 <HAL_GetTick>
 8007ba8:	4602      	mov	r2, r0
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	1ad3      	subs	r3, r2, r3
 8007bae:	2b64      	cmp	r3, #100	; 0x64
 8007bb0:	d902      	bls.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8007bb2:	2303      	movs	r3, #3
 8007bb4:	75fb      	strb	r3, [r7, #23]
        break;
 8007bb6:	e005      	b.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007bb8:	4b9a      	ldr	r3, [pc, #616]	; (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d0ef      	beq.n	8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8007bc4:	7dfb      	ldrb	r3, [r7, #23]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d166      	bne.n	8007c98 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007bca:	4b95      	ldr	r3, [pc, #596]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007bcc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007bd4:	4053      	eors	r3, r2
 8007bd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d013      	beq.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007bde:	4b90      	ldr	r3, [pc, #576]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007be2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007be6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007be8:	4b8d      	ldr	r3, [pc, #564]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bec:	4a8c      	ldr	r2, [pc, #560]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007bee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007bf2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007bf4:	4b8a      	ldr	r3, [pc, #552]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007bf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bf8:	4a89      	ldr	r2, [pc, #548]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007bfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007bfe:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007c00:	4a87      	ldr	r2, [pc, #540]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007c0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c10:	d115      	bne.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c12:	f7fb fb09 	bl	8003228 <HAL_GetTick>
 8007c16:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007c18:	e00b      	b.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c1a:	f7fb fb05 	bl	8003228 <HAL_GetTick>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	693b      	ldr	r3, [r7, #16]
 8007c22:	1ad3      	subs	r3, r2, r3
 8007c24:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d902      	bls.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	75fb      	strb	r3, [r7, #23]
            break;
 8007c30:	e005      	b.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007c32:	4b7b      	ldr	r3, [pc, #492]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007c34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c36:	f003 0302 	and.w	r3, r3, #2
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d0ed      	beq.n	8007c1a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8007c3e:	7dfb      	ldrb	r3, [r7, #23]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d126      	bne.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007c4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c52:	d10d      	bne.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8007c54:	4b72      	ldr	r3, [pc, #456]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007c56:	691b      	ldr	r3, [r3, #16]
 8007c58:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007c62:	0919      	lsrs	r1, r3, #4
 8007c64:	4b70      	ldr	r3, [pc, #448]	; (8007e28 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8007c66:	400b      	ands	r3, r1
 8007c68:	496d      	ldr	r1, [pc, #436]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	610b      	str	r3, [r1, #16]
 8007c6e:	e005      	b.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8007c70:	4b6b      	ldr	r3, [pc, #428]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007c72:	691b      	ldr	r3, [r3, #16]
 8007c74:	4a6a      	ldr	r2, [pc, #424]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007c76:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007c7a:	6113      	str	r3, [r2, #16]
 8007c7c:	4b68      	ldr	r3, [pc, #416]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007c7e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007c86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c8a:	4965      	ldr	r1, [pc, #404]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	670b      	str	r3, [r1, #112]	; 0x70
 8007c90:	e004      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007c92:	7dfb      	ldrb	r3, [r7, #23]
 8007c94:	75bb      	strb	r3, [r7, #22]
 8007c96:	e001      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c98:	7dfb      	ldrb	r3, [r7, #23]
 8007c9a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f003 0301 	and.w	r3, r3, #1
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d07e      	beq.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007cac:	2b28      	cmp	r3, #40	; 0x28
 8007cae:	d867      	bhi.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8007cb0:	a201      	add	r2, pc, #4	; (adr r2, 8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8007cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cb6:	bf00      	nop
 8007cb8:	08007d87 	.word	0x08007d87
 8007cbc:	08007d81 	.word	0x08007d81
 8007cc0:	08007d81 	.word	0x08007d81
 8007cc4:	08007d81 	.word	0x08007d81
 8007cc8:	08007d81 	.word	0x08007d81
 8007ccc:	08007d81 	.word	0x08007d81
 8007cd0:	08007d81 	.word	0x08007d81
 8007cd4:	08007d81 	.word	0x08007d81
 8007cd8:	08007d5d 	.word	0x08007d5d
 8007cdc:	08007d81 	.word	0x08007d81
 8007ce0:	08007d81 	.word	0x08007d81
 8007ce4:	08007d81 	.word	0x08007d81
 8007ce8:	08007d81 	.word	0x08007d81
 8007cec:	08007d81 	.word	0x08007d81
 8007cf0:	08007d81 	.word	0x08007d81
 8007cf4:	08007d81 	.word	0x08007d81
 8007cf8:	08007d6f 	.word	0x08007d6f
 8007cfc:	08007d81 	.word	0x08007d81
 8007d00:	08007d81 	.word	0x08007d81
 8007d04:	08007d81 	.word	0x08007d81
 8007d08:	08007d81 	.word	0x08007d81
 8007d0c:	08007d81 	.word	0x08007d81
 8007d10:	08007d81 	.word	0x08007d81
 8007d14:	08007d81 	.word	0x08007d81
 8007d18:	08007d87 	.word	0x08007d87
 8007d1c:	08007d81 	.word	0x08007d81
 8007d20:	08007d81 	.word	0x08007d81
 8007d24:	08007d81 	.word	0x08007d81
 8007d28:	08007d81 	.word	0x08007d81
 8007d2c:	08007d81 	.word	0x08007d81
 8007d30:	08007d81 	.word	0x08007d81
 8007d34:	08007d81 	.word	0x08007d81
 8007d38:	08007d87 	.word	0x08007d87
 8007d3c:	08007d81 	.word	0x08007d81
 8007d40:	08007d81 	.word	0x08007d81
 8007d44:	08007d81 	.word	0x08007d81
 8007d48:	08007d81 	.word	0x08007d81
 8007d4c:	08007d81 	.word	0x08007d81
 8007d50:	08007d81 	.word	0x08007d81
 8007d54:	08007d81 	.word	0x08007d81
 8007d58:	08007d87 	.word	0x08007d87
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	3304      	adds	r3, #4
 8007d60:	2101      	movs	r1, #1
 8007d62:	4618      	mov	r0, r3
 8007d64:	f000 fdf4 	bl	8008950 <RCCEx_PLL2_Config>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007d6c:	e00c      	b.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	3324      	adds	r3, #36	; 0x24
 8007d72:	2101      	movs	r1, #1
 8007d74:	4618      	mov	r0, r3
 8007d76:	f000 fe9d 	bl	8008ab4 <RCCEx_PLL3_Config>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007d7e:	e003      	b.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007d80:	2301      	movs	r3, #1
 8007d82:	75fb      	strb	r3, [r7, #23]
      break;
 8007d84:	e000      	b.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8007d86:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d88:	7dfb      	ldrb	r3, [r7, #23]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d109      	bne.n	8007da2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007d8e:	4b24      	ldr	r3, [pc, #144]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d92:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d9a:	4921      	ldr	r1, [pc, #132]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	654b      	str	r3, [r1, #84]	; 0x54
 8007da0:	e001      	b.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007da2:	7dfb      	ldrb	r3, [r7, #23]
 8007da4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f003 0302 	and.w	r3, r3, #2
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d03e      	beq.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007db6:	2b05      	cmp	r3, #5
 8007db8:	d820      	bhi.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8007dba:	a201      	add	r2, pc, #4	; (adr r2, 8007dc0 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8007dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dc0:	08007e03 	.word	0x08007e03
 8007dc4:	08007dd9 	.word	0x08007dd9
 8007dc8:	08007deb 	.word	0x08007deb
 8007dcc:	08007e03 	.word	0x08007e03
 8007dd0:	08007e03 	.word	0x08007e03
 8007dd4:	08007e03 	.word	0x08007e03
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	3304      	adds	r3, #4
 8007ddc:	2101      	movs	r1, #1
 8007dde:	4618      	mov	r0, r3
 8007de0:	f000 fdb6 	bl	8008950 <RCCEx_PLL2_Config>
 8007de4:	4603      	mov	r3, r0
 8007de6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007de8:	e00c      	b.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	3324      	adds	r3, #36	; 0x24
 8007dee:	2101      	movs	r1, #1
 8007df0:	4618      	mov	r0, r3
 8007df2:	f000 fe5f 	bl	8008ab4 <RCCEx_PLL3_Config>
 8007df6:	4603      	mov	r3, r0
 8007df8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007dfa:	e003      	b.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	75fb      	strb	r3, [r7, #23]
      break;
 8007e00:	e000      	b.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8007e02:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e04:	7dfb      	ldrb	r3, [r7, #23]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d110      	bne.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007e0a:	4b05      	ldr	r3, [pc, #20]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e0e:	f023 0207 	bic.w	r2, r3, #7
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e16:	4902      	ldr	r1, [pc, #8]	; (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	654b      	str	r3, [r1, #84]	; 0x54
 8007e1c:	e008      	b.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8007e1e:	bf00      	nop
 8007e20:	58024400 	.word	0x58024400
 8007e24:	58024800 	.word	0x58024800
 8007e28:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e2c:	7dfb      	ldrb	r3, [r7, #23]
 8007e2e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f003 0304 	and.w	r3, r3, #4
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d039      	beq.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e42:	2b05      	cmp	r3, #5
 8007e44:	d820      	bhi.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8007e46:	a201      	add	r2, pc, #4	; (adr r2, 8007e4c <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8007e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e4c:	08007e8f 	.word	0x08007e8f
 8007e50:	08007e65 	.word	0x08007e65
 8007e54:	08007e77 	.word	0x08007e77
 8007e58:	08007e8f 	.word	0x08007e8f
 8007e5c:	08007e8f 	.word	0x08007e8f
 8007e60:	08007e8f 	.word	0x08007e8f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	3304      	adds	r3, #4
 8007e68:	2101      	movs	r1, #1
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f000 fd70 	bl	8008950 <RCCEx_PLL2_Config>
 8007e70:	4603      	mov	r3, r0
 8007e72:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007e74:	e00c      	b.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	3324      	adds	r3, #36	; 0x24
 8007e7a:	2101      	movs	r1, #1
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f000 fe19 	bl	8008ab4 <RCCEx_PLL3_Config>
 8007e82:	4603      	mov	r3, r0
 8007e84:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007e86:	e003      	b.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e88:	2301      	movs	r3, #1
 8007e8a:	75fb      	strb	r3, [r7, #23]
      break;
 8007e8c:	e000      	b.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8007e8e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e90:	7dfb      	ldrb	r3, [r7, #23]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d10a      	bne.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007e96:	4bb7      	ldr	r3, [pc, #732]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e9a:	f023 0207 	bic.w	r2, r3, #7
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ea4:	49b3      	ldr	r1, [pc, #716]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	658b      	str	r3, [r1, #88]	; 0x58
 8007eaa:	e001      	b.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eac:	7dfb      	ldrb	r3, [r7, #23]
 8007eae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f003 0320 	and.w	r3, r3, #32
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d04b      	beq.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ec2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007ec6:	d02e      	beq.n	8007f26 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8007ec8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007ecc:	d828      	bhi.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8007ece:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ed2:	d02a      	beq.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8007ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ed8:	d822      	bhi.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8007eda:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007ede:	d026      	beq.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8007ee0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007ee4:	d81c      	bhi.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8007ee6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007eea:	d010      	beq.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8007eec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ef0:	d816      	bhi.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d01d      	beq.n	8007f32 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8007ef6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007efa:	d111      	bne.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	3304      	adds	r3, #4
 8007f00:	2100      	movs	r1, #0
 8007f02:	4618      	mov	r0, r3
 8007f04:	f000 fd24 	bl	8008950 <RCCEx_PLL2_Config>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007f0c:	e012      	b.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	3324      	adds	r3, #36	; 0x24
 8007f12:	2102      	movs	r1, #2
 8007f14:	4618      	mov	r0, r3
 8007f16:	f000 fdcd 	bl	8008ab4 <RCCEx_PLL3_Config>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007f1e:	e009      	b.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007f20:	2301      	movs	r3, #1
 8007f22:	75fb      	strb	r3, [r7, #23]
      break;
 8007f24:	e006      	b.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8007f26:	bf00      	nop
 8007f28:	e004      	b.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8007f2a:	bf00      	nop
 8007f2c:	e002      	b.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8007f2e:	bf00      	nop
 8007f30:	e000      	b.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8007f32:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f34:	7dfb      	ldrb	r3, [r7, #23]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d10a      	bne.n	8007f50 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007f3a:	4b8e      	ldr	r3, [pc, #568]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f3e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f48:	498a      	ldr	r1, [pc, #552]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	654b      	str	r3, [r1, #84]	; 0x54
 8007f4e:	e001      	b.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f50:	7dfb      	ldrb	r3, [r7, #23]
 8007f52:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d04b      	beq.n	8007ff8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007f66:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007f6a:	d02e      	beq.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8007f6c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007f70:	d828      	bhi.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8007f72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f76:	d02a      	beq.n	8007fce <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8007f78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f7c:	d822      	bhi.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8007f7e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f82:	d026      	beq.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8007f84:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f88:	d81c      	bhi.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8007f8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f8e:	d010      	beq.n	8007fb2 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8007f90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f94:	d816      	bhi.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d01d      	beq.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8007f9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f9e:	d111      	bne.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	3304      	adds	r3, #4
 8007fa4:	2100      	movs	r1, #0
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f000 fcd2 	bl	8008950 <RCCEx_PLL2_Config>
 8007fac:	4603      	mov	r3, r0
 8007fae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007fb0:	e012      	b.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	3324      	adds	r3, #36	; 0x24
 8007fb6:	2102      	movs	r1, #2
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f000 fd7b 	bl	8008ab4 <RCCEx_PLL3_Config>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007fc2:	e009      	b.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	75fb      	strb	r3, [r7, #23]
      break;
 8007fc8:	e006      	b.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8007fca:	bf00      	nop
 8007fcc:	e004      	b.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8007fce:	bf00      	nop
 8007fd0:	e002      	b.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8007fd2:	bf00      	nop
 8007fd4:	e000      	b.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8007fd6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007fd8:	7dfb      	ldrb	r3, [r7, #23]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d10a      	bne.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007fde:	4b65      	ldr	r3, [pc, #404]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fe2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007fec:	4961      	ldr	r1, [pc, #388]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	658b      	str	r3, [r1, #88]	; 0x58
 8007ff2:	e001      	b.n	8007ff8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ff4:	7dfb      	ldrb	r3, [r7, #23]
 8007ff6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008000:	2b00      	cmp	r3, #0
 8008002:	d04b      	beq.n	800809c <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800800a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800800e:	d02e      	beq.n	800806e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8008010:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008014:	d828      	bhi.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008016:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800801a:	d02a      	beq.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 800801c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008020:	d822      	bhi.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008022:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008026:	d026      	beq.n	8008076 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8008028:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800802c:	d81c      	bhi.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800802e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008032:	d010      	beq.n	8008056 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8008034:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008038:	d816      	bhi.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800803a:	2b00      	cmp	r3, #0
 800803c:	d01d      	beq.n	800807a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800803e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008042:	d111      	bne.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	3304      	adds	r3, #4
 8008048:	2100      	movs	r1, #0
 800804a:	4618      	mov	r0, r3
 800804c:	f000 fc80 	bl	8008950 <RCCEx_PLL2_Config>
 8008050:	4603      	mov	r3, r0
 8008052:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008054:	e012      	b.n	800807c <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	3324      	adds	r3, #36	; 0x24
 800805a:	2102      	movs	r1, #2
 800805c:	4618      	mov	r0, r3
 800805e:	f000 fd29 	bl	8008ab4 <RCCEx_PLL3_Config>
 8008062:	4603      	mov	r3, r0
 8008064:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008066:	e009      	b.n	800807c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008068:	2301      	movs	r3, #1
 800806a:	75fb      	strb	r3, [r7, #23]
      break;
 800806c:	e006      	b.n	800807c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800806e:	bf00      	nop
 8008070:	e004      	b.n	800807c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8008072:	bf00      	nop
 8008074:	e002      	b.n	800807c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8008076:	bf00      	nop
 8008078:	e000      	b.n	800807c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800807a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800807c:	7dfb      	ldrb	r3, [r7, #23]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d10a      	bne.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008082:	4b3c      	ldr	r3, [pc, #240]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008086:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008090:	4938      	ldr	r1, [pc, #224]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008092:	4313      	orrs	r3, r2
 8008094:	658b      	str	r3, [r1, #88]	; 0x58
 8008096:	e001      	b.n	800809c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008098:	7dfb      	ldrb	r3, [r7, #23]
 800809a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f003 0308 	and.w	r3, r3, #8
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d01a      	beq.n	80080de <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080b2:	d10a      	bne.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	3324      	adds	r3, #36	; 0x24
 80080b8:	2102      	movs	r1, #2
 80080ba:	4618      	mov	r0, r3
 80080bc:	f000 fcfa 	bl	8008ab4 <RCCEx_PLL3_Config>
 80080c0:	4603      	mov	r3, r0
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d001      	beq.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80080ca:	4b2a      	ldr	r3, [pc, #168]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80080cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080ce:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080d8:	4926      	ldr	r1, [pc, #152]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80080da:	4313      	orrs	r3, r2
 80080dc:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f003 0310 	and.w	r3, r3, #16
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d01a      	beq.n	8008120 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80080f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080f4:	d10a      	bne.n	800810c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	3324      	adds	r3, #36	; 0x24
 80080fa:	2102      	movs	r1, #2
 80080fc:	4618      	mov	r0, r3
 80080fe:	f000 fcd9 	bl	8008ab4 <RCCEx_PLL3_Config>
 8008102:	4603      	mov	r3, r0
 8008104:	2b00      	cmp	r3, #0
 8008106:	d001      	beq.n	800810c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8008108:	2301      	movs	r3, #1
 800810a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800810c:	4b19      	ldr	r3, [pc, #100]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800810e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008110:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800811a:	4916      	ldr	r1, [pc, #88]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800811c:	4313      	orrs	r3, r2
 800811e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008128:	2b00      	cmp	r3, #0
 800812a:	d036      	beq.n	800819a <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008132:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008136:	d01f      	beq.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8008138:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800813c:	d817      	bhi.n	800816e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800813e:	2b00      	cmp	r3, #0
 8008140:	d003      	beq.n	800814a <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8008142:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008146:	d009      	beq.n	800815c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8008148:	e011      	b.n	800816e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	3304      	adds	r3, #4
 800814e:	2100      	movs	r1, #0
 8008150:	4618      	mov	r0, r3
 8008152:	f000 fbfd 	bl	8008950 <RCCEx_PLL2_Config>
 8008156:	4603      	mov	r3, r0
 8008158:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800815a:	e00e      	b.n	800817a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	3324      	adds	r3, #36	; 0x24
 8008160:	2102      	movs	r1, #2
 8008162:	4618      	mov	r0, r3
 8008164:	f000 fca6 	bl	8008ab4 <RCCEx_PLL3_Config>
 8008168:	4603      	mov	r3, r0
 800816a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800816c:	e005      	b.n	800817a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800816e:	2301      	movs	r3, #1
 8008170:	75fb      	strb	r3, [r7, #23]
      break;
 8008172:	e002      	b.n	800817a <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8008174:	58024400 	.word	0x58024400
      break;
 8008178:	bf00      	nop
    }

    if(ret == HAL_OK)
 800817a:	7dfb      	ldrb	r3, [r7, #23]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d10a      	bne.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008180:	4b93      	ldr	r3, [pc, #588]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008182:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008184:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800818e:	4990      	ldr	r1, [pc, #576]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008190:	4313      	orrs	r3, r2
 8008192:	658b      	str	r3, [r1, #88]	; 0x58
 8008194:	e001      	b.n	800819a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008196:	7dfb      	ldrb	r3, [r7, #23]
 8008198:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d033      	beq.n	800820e <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081ac:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80081b0:	d01c      	beq.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0xc98>
 80081b2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80081b6:	d816      	bhi.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 80081b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80081bc:	d003      	beq.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 80081be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80081c2:	d007      	beq.n	80081d4 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 80081c4:	e00f      	b.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081c6:	4b82      	ldr	r3, [pc, #520]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80081c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ca:	4a81      	ldr	r2, [pc, #516]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80081cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081d0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80081d2:	e00c      	b.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	3324      	adds	r3, #36	; 0x24
 80081d8:	2101      	movs	r1, #1
 80081da:	4618      	mov	r0, r3
 80081dc:	f000 fc6a 	bl	8008ab4 <RCCEx_PLL3_Config>
 80081e0:	4603      	mov	r3, r0
 80081e2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80081e4:	e003      	b.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	75fb      	strb	r3, [r7, #23]
      break;
 80081ea:	e000      	b.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 80081ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80081ee:	7dfb      	ldrb	r3, [r7, #23]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d10a      	bne.n	800820a <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80081f4:	4b76      	ldr	r3, [pc, #472]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80081f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081f8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008202:	4973      	ldr	r1, [pc, #460]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008204:	4313      	orrs	r3, r2
 8008206:	654b      	str	r3, [r1, #84]	; 0x54
 8008208:	e001      	b.n	800820e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800820a:	7dfb      	ldrb	r3, [r7, #23]
 800820c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008216:	2b00      	cmp	r3, #0
 8008218:	d029      	beq.n	800826e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800821e:	2b00      	cmp	r3, #0
 8008220:	d003      	beq.n	800822a <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8008222:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008226:	d007      	beq.n	8008238 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8008228:	e00f      	b.n	800824a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800822a:	4b69      	ldr	r3, [pc, #420]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800822c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800822e:	4a68      	ldr	r2, [pc, #416]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008230:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008234:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008236:	e00b      	b.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	3304      	adds	r3, #4
 800823c:	2102      	movs	r1, #2
 800823e:	4618      	mov	r0, r3
 8008240:	f000 fb86 	bl	8008950 <RCCEx_PLL2_Config>
 8008244:	4603      	mov	r3, r0
 8008246:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008248:	e002      	b.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 800824a:	2301      	movs	r3, #1
 800824c:	75fb      	strb	r3, [r7, #23]
      break;
 800824e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008250:	7dfb      	ldrb	r3, [r7, #23]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d109      	bne.n	800826a <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008256:	4b5e      	ldr	r3, [pc, #376]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800825a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008262:	495b      	ldr	r1, [pc, #364]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008264:	4313      	orrs	r3, r2
 8008266:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008268:	e001      	b.n	800826e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800826a:	7dfb      	ldrb	r3, [r7, #23]
 800826c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008276:	2b00      	cmp	r3, #0
 8008278:	d00a      	beq.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	3324      	adds	r3, #36	; 0x24
 800827e:	2102      	movs	r1, #2
 8008280:	4618      	mov	r0, r3
 8008282:	f000 fc17 	bl	8008ab4 <RCCEx_PLL3_Config>
 8008286:	4603      	mov	r3, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	d001      	beq.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 800828c:	2301      	movs	r3, #1
 800828e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008298:	2b00      	cmp	r3, #0
 800829a:	d030      	beq.n	80082fe <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80082a4:	d017      	beq.n	80082d6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 80082a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80082aa:	d811      	bhi.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80082ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082b0:	d013      	beq.n	80082da <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80082b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082b6:	d80b      	bhi.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d010      	beq.n	80082de <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80082bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082c0:	d106      	bne.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80082c2:	4b43      	ldr	r3, [pc, #268]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80082c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c6:	4a42      	ldr	r2, [pc, #264]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80082c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80082cc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80082ce:	e007      	b.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80082d0:	2301      	movs	r3, #1
 80082d2:	75fb      	strb	r3, [r7, #23]
      break;
 80082d4:	e004      	b.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80082d6:	bf00      	nop
 80082d8:	e002      	b.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80082da:	bf00      	nop
 80082dc:	e000      	b.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80082de:	bf00      	nop
    }

    if(ret == HAL_OK)
 80082e0:	7dfb      	ldrb	r3, [r7, #23]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d109      	bne.n	80082fa <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80082e6:	4b3a      	ldr	r3, [pc, #232]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80082e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082ea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082f2:	4937      	ldr	r1, [pc, #220]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80082f4:	4313      	orrs	r3, r2
 80082f6:	654b      	str	r3, [r1, #84]	; 0x54
 80082f8:	e001      	b.n	80082fe <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082fa:	7dfb      	ldrb	r3, [r7, #23]
 80082fc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008306:	2b00      	cmp	r3, #0
 8008308:	d008      	beq.n	800831c <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800830a:	4b31      	ldr	r3, [pc, #196]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800830c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800830e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008316:	492e      	ldr	r1, [pc, #184]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008318:	4313      	orrs	r3, r2
 800831a:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008324:	2b00      	cmp	r3, #0
 8008326:	d009      	beq.n	800833c <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008328:	4b29      	ldr	r3, [pc, #164]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800832a:	691b      	ldr	r3, [r3, #16]
 800832c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008336:	4926      	ldr	r1, [pc, #152]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008338:	4313      	orrs	r3, r2
 800833a:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008344:	2b00      	cmp	r3, #0
 8008346:	d008      	beq.n	800835a <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008348:	4b21      	ldr	r3, [pc, #132]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800834a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800834c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008354:	491e      	ldr	r1, [pc, #120]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008356:	4313      	orrs	r3, r2
 8008358:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008362:	2b00      	cmp	r3, #0
 8008364:	d00d      	beq.n	8008382 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008366:	4b1a      	ldr	r3, [pc, #104]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008368:	691b      	ldr	r3, [r3, #16]
 800836a:	4a19      	ldr	r2, [pc, #100]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800836c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008370:	6113      	str	r3, [r2, #16]
 8008372:	4b17      	ldr	r3, [pc, #92]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008374:	691a      	ldr	r2, [r3, #16]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800837c:	4914      	ldr	r1, [pc, #80]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800837e:	4313      	orrs	r3, r2
 8008380:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	2b00      	cmp	r3, #0
 8008388:	da08      	bge.n	800839c <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800838a:	4b11      	ldr	r3, [pc, #68]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800838c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800838e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008396:	490e      	ldr	r1, [pc, #56]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008398:	4313      	orrs	r3, r2
 800839a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d009      	beq.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80083a8:	4b09      	ldr	r3, [pc, #36]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80083aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083ac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083b6:	4906      	ldr	r1, [pc, #24]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80083b8:	4313      	orrs	r3, r2
 80083ba:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80083bc:	7dbb      	ldrb	r3, [r7, #22]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d101      	bne.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 80083c2:	2300      	movs	r3, #0
 80083c4:	e000      	b.n	80083c8 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 80083c6:	2301      	movs	r3, #1
}
 80083c8:	4618      	mov	r0, r3
 80083ca:	3718      	adds	r7, #24
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}
 80083d0:	58024400 	.word	0x58024400

080083d4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80083d8:	f7ff f81e 	bl	8007418 <HAL_RCC_GetHCLKFreq>
 80083dc:	4602      	mov	r2, r0
 80083de:	4b06      	ldr	r3, [pc, #24]	; (80083f8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80083e0:	6a1b      	ldr	r3, [r3, #32]
 80083e2:	091b      	lsrs	r3, r3, #4
 80083e4:	f003 0307 	and.w	r3, r3, #7
 80083e8:	4904      	ldr	r1, [pc, #16]	; (80083fc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80083ea:	5ccb      	ldrb	r3, [r1, r3]
 80083ec:	f003 031f 	and.w	r3, r3, #31
 80083f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	bd80      	pop	{r7, pc}
 80083f8:	58024400 	.word	0x58024400
 80083fc:	0800d4e8 	.word	0x0800d4e8

08008400 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8008400:	b480      	push	{r7}
 8008402:	b089      	sub	sp, #36	; 0x24
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008408:	4ba1      	ldr	r3, [pc, #644]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800840a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800840c:	f003 0303 	and.w	r3, r3, #3
 8008410:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008412:	4b9f      	ldr	r3, [pc, #636]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008416:	0b1b      	lsrs	r3, r3, #12
 8008418:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800841c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800841e:	4b9c      	ldr	r3, [pc, #624]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008422:	091b      	lsrs	r3, r3, #4
 8008424:	f003 0301 	and.w	r3, r3, #1
 8008428:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800842a:	4b99      	ldr	r3, [pc, #612]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800842c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800842e:	08db      	lsrs	r3, r3, #3
 8008430:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008434:	693a      	ldr	r2, [r7, #16]
 8008436:	fb02 f303 	mul.w	r3, r2, r3
 800843a:	ee07 3a90 	vmov	s15, r3
 800843e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008442:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	2b00      	cmp	r3, #0
 800844a:	f000 8111 	beq.w	8008670 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800844e:	69bb      	ldr	r3, [r7, #24]
 8008450:	2b02      	cmp	r3, #2
 8008452:	f000 8083 	beq.w	800855c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008456:	69bb      	ldr	r3, [r7, #24]
 8008458:	2b02      	cmp	r3, #2
 800845a:	f200 80a1 	bhi.w	80085a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800845e:	69bb      	ldr	r3, [r7, #24]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d003      	beq.n	800846c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008464:	69bb      	ldr	r3, [r7, #24]
 8008466:	2b01      	cmp	r3, #1
 8008468:	d056      	beq.n	8008518 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800846a:	e099      	b.n	80085a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800846c:	4b88      	ldr	r3, [pc, #544]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f003 0320 	and.w	r3, r3, #32
 8008474:	2b00      	cmp	r3, #0
 8008476:	d02d      	beq.n	80084d4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008478:	4b85      	ldr	r3, [pc, #532]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	08db      	lsrs	r3, r3, #3
 800847e:	f003 0303 	and.w	r3, r3, #3
 8008482:	4a84      	ldr	r2, [pc, #528]	; (8008694 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008484:	fa22 f303 	lsr.w	r3, r2, r3
 8008488:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	ee07 3a90 	vmov	s15, r3
 8008490:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	ee07 3a90 	vmov	s15, r3
 800849a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800849e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084a2:	4b7b      	ldr	r3, [pc, #492]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80084a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084aa:	ee07 3a90 	vmov	s15, r3
 80084ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80084b6:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008698 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80084ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80084c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80084c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084ce:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80084d2:	e087      	b.n	80085e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	ee07 3a90 	vmov	s15, r3
 80084da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084de:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800869c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80084e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084e6:	4b6a      	ldr	r3, [pc, #424]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80084e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084ee:	ee07 3a90 	vmov	s15, r3
 80084f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80084fa:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008698 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80084fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008502:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008506:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800850a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800850e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008512:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008516:	e065      	b.n	80085e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	ee07 3a90 	vmov	s15, r3
 800851e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008522:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80086a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008526:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800852a:	4b59      	ldr	r3, [pc, #356]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800852c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800852e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008532:	ee07 3a90 	vmov	s15, r3
 8008536:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800853a:	ed97 6a03 	vldr	s12, [r7, #12]
 800853e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008698 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008542:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008546:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800854a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800854e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008552:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008556:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800855a:	e043      	b.n	80085e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	ee07 3a90 	vmov	s15, r3
 8008562:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008566:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80086a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800856a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800856e:	4b48      	ldr	r3, [pc, #288]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008572:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008576:	ee07 3a90 	vmov	s15, r3
 800857a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800857e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008582:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008698 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008586:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800858a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800858e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008592:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800859a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800859e:	e021      	b.n	80085e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	ee07 3a90 	vmov	s15, r3
 80085a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085aa:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80086a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80085ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085b2:	4b37      	ldr	r3, [pc, #220]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085ba:	ee07 3a90 	vmov	s15, r3
 80085be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80085c6:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008698 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80085ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80085d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085de:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80085e2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80085e4:	4b2a      	ldr	r3, [pc, #168]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e8:	0a5b      	lsrs	r3, r3, #9
 80085ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085ee:	ee07 3a90 	vmov	s15, r3
 80085f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80085fa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80085fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8008602:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008606:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800860a:	ee17 2a90 	vmov	r2, s15
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8008612:	4b1f      	ldr	r3, [pc, #124]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008616:	0c1b      	lsrs	r3, r3, #16
 8008618:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800861c:	ee07 3a90 	vmov	s15, r3
 8008620:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008624:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008628:	ee37 7a87 	vadd.f32	s14, s15, s14
 800862c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008630:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008634:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008638:	ee17 2a90 	vmov	r2, s15
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8008640:	4b13      	ldr	r3, [pc, #76]	; (8008690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008644:	0e1b      	lsrs	r3, r3, #24
 8008646:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800864a:	ee07 3a90 	vmov	s15, r3
 800864e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008652:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008656:	ee37 7a87 	vadd.f32	s14, s15, s14
 800865a:	edd7 6a07 	vldr	s13, [r7, #28]
 800865e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008662:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008666:	ee17 2a90 	vmov	r2, s15
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800866e:	e008      	b.n	8008682 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2200      	movs	r2, #0
 8008674:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2200      	movs	r2, #0
 800867a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2200      	movs	r2, #0
 8008680:	609a      	str	r2, [r3, #8]
}
 8008682:	bf00      	nop
 8008684:	3724      	adds	r7, #36	; 0x24
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop
 8008690:	58024400 	.word	0x58024400
 8008694:	03d09000 	.word	0x03d09000
 8008698:	46000000 	.word	0x46000000
 800869c:	4c742400 	.word	0x4c742400
 80086a0:	4a742400 	.word	0x4a742400
 80086a4:	4bbebc20 	.word	0x4bbebc20

080086a8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b089      	sub	sp, #36	; 0x24
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80086b0:	4ba1      	ldr	r3, [pc, #644]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80086b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086b4:	f003 0303 	and.w	r3, r3, #3
 80086b8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80086ba:	4b9f      	ldr	r3, [pc, #636]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80086bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086be:	0d1b      	lsrs	r3, r3, #20
 80086c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80086c4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80086c6:	4b9c      	ldr	r3, [pc, #624]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80086c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ca:	0a1b      	lsrs	r3, r3, #8
 80086cc:	f003 0301 	and.w	r3, r3, #1
 80086d0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80086d2:	4b99      	ldr	r3, [pc, #612]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80086d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086d6:	08db      	lsrs	r3, r3, #3
 80086d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80086dc:	693a      	ldr	r2, [r7, #16]
 80086de:	fb02 f303 	mul.w	r3, r2, r3
 80086e2:	ee07 3a90 	vmov	s15, r3
 80086e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086ea:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	f000 8111 	beq.w	8008918 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80086f6:	69bb      	ldr	r3, [r7, #24]
 80086f8:	2b02      	cmp	r3, #2
 80086fa:	f000 8083 	beq.w	8008804 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80086fe:	69bb      	ldr	r3, [r7, #24]
 8008700:	2b02      	cmp	r3, #2
 8008702:	f200 80a1 	bhi.w	8008848 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008706:	69bb      	ldr	r3, [r7, #24]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d003      	beq.n	8008714 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	2b01      	cmp	r3, #1
 8008710:	d056      	beq.n	80087c0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008712:	e099      	b.n	8008848 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008714:	4b88      	ldr	r3, [pc, #544]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f003 0320 	and.w	r3, r3, #32
 800871c:	2b00      	cmp	r3, #0
 800871e:	d02d      	beq.n	800877c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008720:	4b85      	ldr	r3, [pc, #532]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	08db      	lsrs	r3, r3, #3
 8008726:	f003 0303 	and.w	r3, r3, #3
 800872a:	4a84      	ldr	r2, [pc, #528]	; (800893c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800872c:	fa22 f303 	lsr.w	r3, r2, r3
 8008730:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	ee07 3a90 	vmov	s15, r3
 8008738:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	ee07 3a90 	vmov	s15, r3
 8008742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008746:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800874a:	4b7b      	ldr	r3, [pc, #492]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800874c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800874e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008752:	ee07 3a90 	vmov	s15, r3
 8008756:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800875a:	ed97 6a03 	vldr	s12, [r7, #12]
 800875e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008940 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008762:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008766:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800876a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800876e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008776:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800877a:	e087      	b.n	800888c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	ee07 3a90 	vmov	s15, r3
 8008782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008786:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008944 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800878a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800878e:	4b6a      	ldr	r3, [pc, #424]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008796:	ee07 3a90 	vmov	s15, r3
 800879a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800879e:	ed97 6a03 	vldr	s12, [r7, #12]
 80087a2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008940 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80087a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80087b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087ba:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80087be:	e065      	b.n	800888c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	ee07 3a90 	vmov	s15, r3
 80087c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087ca:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008948 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80087ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087d2:	4b59      	ldr	r3, [pc, #356]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80087d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087da:	ee07 3a90 	vmov	s15, r3
 80087de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80087e6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008940 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80087ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80087f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087fe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008802:	e043      	b.n	800888c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	ee07 3a90 	vmov	s15, r3
 800880a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800880e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800894c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008816:	4b48      	ldr	r3, [pc, #288]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800881a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800881e:	ee07 3a90 	vmov	s15, r3
 8008822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008826:	ed97 6a03 	vldr	s12, [r7, #12]
 800882a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008940 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800882e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008836:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800883a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800883e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008842:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008846:	e021      	b.n	800888c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008848:	697b      	ldr	r3, [r7, #20]
 800884a:	ee07 3a90 	vmov	s15, r3
 800884e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008852:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008948 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008856:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800885a:	4b37      	ldr	r3, [pc, #220]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800885c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800885e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008862:	ee07 3a90 	vmov	s15, r3
 8008866:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800886a:	ed97 6a03 	vldr	s12, [r7, #12]
 800886e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008940 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008872:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008876:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800887a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800887e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008882:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008886:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800888a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800888c:	4b2a      	ldr	r3, [pc, #168]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800888e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008890:	0a5b      	lsrs	r3, r3, #9
 8008892:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008896:	ee07 3a90 	vmov	s15, r3
 800889a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800889e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80088a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80088a6:	edd7 6a07 	vldr	s13, [r7, #28]
 80088aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80088b2:	ee17 2a90 	vmov	r2, s15
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80088ba:	4b1f      	ldr	r3, [pc, #124]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088be:	0c1b      	lsrs	r3, r3, #16
 80088c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80088c4:	ee07 3a90 	vmov	s15, r3
 80088c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088cc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80088d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80088d4:	edd7 6a07 	vldr	s13, [r7, #28]
 80088d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80088e0:	ee17 2a90 	vmov	r2, s15
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80088e8:	4b13      	ldr	r3, [pc, #76]	; (8008938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088ec:	0e1b      	lsrs	r3, r3, #24
 80088ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80088f2:	ee07 3a90 	vmov	s15, r3
 80088f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80088fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008902:	edd7 6a07 	vldr	s13, [r7, #28]
 8008906:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800890a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800890e:	ee17 2a90 	vmov	r2, s15
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008916:	e008      	b.n	800892a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2200      	movs	r2, #0
 800891c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2200      	movs	r2, #0
 8008922:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2200      	movs	r2, #0
 8008928:	609a      	str	r2, [r3, #8]
}
 800892a:	bf00      	nop
 800892c:	3724      	adds	r7, #36	; 0x24
 800892e:	46bd      	mov	sp, r7
 8008930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008934:	4770      	bx	lr
 8008936:	bf00      	nop
 8008938:	58024400 	.word	0x58024400
 800893c:	03d09000 	.word	0x03d09000
 8008940:	46000000 	.word	0x46000000
 8008944:	4c742400 	.word	0x4c742400
 8008948:	4a742400 	.word	0x4a742400
 800894c:	4bbebc20 	.word	0x4bbebc20

08008950 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b084      	sub	sp, #16
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800895a:	2300      	movs	r3, #0
 800895c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800895e:	4b53      	ldr	r3, [pc, #332]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008962:	f003 0303 	and.w	r3, r3, #3
 8008966:	2b03      	cmp	r3, #3
 8008968:	d101      	bne.n	800896e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800896a:	2301      	movs	r3, #1
 800896c:	e099      	b.n	8008aa2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800896e:	4b4f      	ldr	r3, [pc, #316]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a4e      	ldr	r2, [pc, #312]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008974:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008978:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800897a:	f7fa fc55 	bl	8003228 <HAL_GetTick>
 800897e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008980:	e008      	b.n	8008994 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008982:	f7fa fc51 	bl	8003228 <HAL_GetTick>
 8008986:	4602      	mov	r2, r0
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	1ad3      	subs	r3, r2, r3
 800898c:	2b02      	cmp	r3, #2
 800898e:	d901      	bls.n	8008994 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008990:	2303      	movs	r3, #3
 8008992:	e086      	b.n	8008aa2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008994:	4b45      	ldr	r3, [pc, #276]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800899c:	2b00      	cmp	r3, #0
 800899e:	d1f0      	bne.n	8008982 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80089a0:	4b42      	ldr	r3, [pc, #264]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 80089a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089a4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	031b      	lsls	r3, r3, #12
 80089ae:	493f      	ldr	r1, [pc, #252]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 80089b0:	4313      	orrs	r3, r2
 80089b2:	628b      	str	r3, [r1, #40]	; 0x28
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	685b      	ldr	r3, [r3, #4]
 80089b8:	3b01      	subs	r3, #1
 80089ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	689b      	ldr	r3, [r3, #8]
 80089c2:	3b01      	subs	r3, #1
 80089c4:	025b      	lsls	r3, r3, #9
 80089c6:	b29b      	uxth	r3, r3
 80089c8:	431a      	orrs	r2, r3
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	68db      	ldr	r3, [r3, #12]
 80089ce:	3b01      	subs	r3, #1
 80089d0:	041b      	lsls	r3, r3, #16
 80089d2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80089d6:	431a      	orrs	r2, r3
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	691b      	ldr	r3, [r3, #16]
 80089dc:	3b01      	subs	r3, #1
 80089de:	061b      	lsls	r3, r3, #24
 80089e0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80089e4:	4931      	ldr	r1, [pc, #196]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 80089e6:	4313      	orrs	r3, r2
 80089e8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80089ea:	4b30      	ldr	r3, [pc, #192]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 80089ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089ee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	695b      	ldr	r3, [r3, #20]
 80089f6:	492d      	ldr	r1, [pc, #180]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 80089f8:	4313      	orrs	r3, r2
 80089fa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80089fc:	4b2b      	ldr	r3, [pc, #172]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 80089fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a00:	f023 0220 	bic.w	r2, r3, #32
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	699b      	ldr	r3, [r3, #24]
 8008a08:	4928      	ldr	r1, [pc, #160]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008a0e:	4b27      	ldr	r3, [pc, #156]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a12:	4a26      	ldr	r2, [pc, #152]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a14:	f023 0310 	bic.w	r3, r3, #16
 8008a18:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008a1a:	4b24      	ldr	r3, [pc, #144]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008a1e:	4b24      	ldr	r3, [pc, #144]	; (8008ab0 <RCCEx_PLL2_Config+0x160>)
 8008a20:	4013      	ands	r3, r2
 8008a22:	687a      	ldr	r2, [r7, #4]
 8008a24:	69d2      	ldr	r2, [r2, #28]
 8008a26:	00d2      	lsls	r2, r2, #3
 8008a28:	4920      	ldr	r1, [pc, #128]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008a2e:	4b1f      	ldr	r3, [pc, #124]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a32:	4a1e      	ldr	r2, [pc, #120]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a34:	f043 0310 	orr.w	r3, r3, #16
 8008a38:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d106      	bne.n	8008a4e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008a40:	4b1a      	ldr	r3, [pc, #104]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a44:	4a19      	ldr	r2, [pc, #100]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a46:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008a4a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008a4c:	e00f      	b.n	8008a6e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	2b01      	cmp	r3, #1
 8008a52:	d106      	bne.n	8008a62 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008a54:	4b15      	ldr	r3, [pc, #84]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a58:	4a14      	ldr	r2, [pc, #80]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a5e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008a60:	e005      	b.n	8008a6e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008a62:	4b12      	ldr	r3, [pc, #72]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a66:	4a11      	ldr	r2, [pc, #68]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a68:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008a6c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008a6e:	4b0f      	ldr	r3, [pc, #60]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a0e      	ldr	r2, [pc, #56]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a74:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008a78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a7a:	f7fa fbd5 	bl	8003228 <HAL_GetTick>
 8008a7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008a80:	e008      	b.n	8008a94 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008a82:	f7fa fbd1 	bl	8003228 <HAL_GetTick>
 8008a86:	4602      	mov	r2, r0
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	1ad3      	subs	r3, r2, r3
 8008a8c:	2b02      	cmp	r3, #2
 8008a8e:	d901      	bls.n	8008a94 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008a90:	2303      	movs	r3, #3
 8008a92:	e006      	b.n	8008aa2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008a94:	4b05      	ldr	r3, [pc, #20]	; (8008aac <RCCEx_PLL2_Config+0x15c>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d0f0      	beq.n	8008a82 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3710      	adds	r7, #16
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
 8008aaa:	bf00      	nop
 8008aac:	58024400 	.word	0x58024400
 8008ab0:	ffff0007 	.word	0xffff0007

08008ab4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b084      	sub	sp, #16
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
 8008abc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008ac2:	4b53      	ldr	r3, [pc, #332]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ac6:	f003 0303 	and.w	r3, r3, #3
 8008aca:	2b03      	cmp	r3, #3
 8008acc:	d101      	bne.n	8008ad2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e099      	b.n	8008c06 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008ad2:	4b4f      	ldr	r3, [pc, #316]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4a4e      	ldr	r2, [pc, #312]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008ad8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008adc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ade:	f7fa fba3 	bl	8003228 <HAL_GetTick>
 8008ae2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008ae4:	e008      	b.n	8008af8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008ae6:	f7fa fb9f 	bl	8003228 <HAL_GetTick>
 8008aea:	4602      	mov	r2, r0
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	1ad3      	subs	r3, r2, r3
 8008af0:	2b02      	cmp	r3, #2
 8008af2:	d901      	bls.n	8008af8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008af4:	2303      	movs	r3, #3
 8008af6:	e086      	b.n	8008c06 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008af8:	4b45      	ldr	r3, [pc, #276]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d1f0      	bne.n	8008ae6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008b04:	4b42      	ldr	r3, [pc, #264]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008b06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b08:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	051b      	lsls	r3, r3, #20
 8008b12:	493f      	ldr	r1, [pc, #252]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008b14:	4313      	orrs	r3, r2
 8008b16:	628b      	str	r3, [r1, #40]	; 0x28
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	685b      	ldr	r3, [r3, #4]
 8008b1c:	3b01      	subs	r3, #1
 8008b1e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	3b01      	subs	r3, #1
 8008b28:	025b      	lsls	r3, r3, #9
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	431a      	orrs	r2, r3
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	3b01      	subs	r3, #1
 8008b34:	041b      	lsls	r3, r3, #16
 8008b36:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008b3a:	431a      	orrs	r2, r3
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	691b      	ldr	r3, [r3, #16]
 8008b40:	3b01      	subs	r3, #1
 8008b42:	061b      	lsls	r3, r3, #24
 8008b44:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008b48:	4931      	ldr	r1, [pc, #196]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008b4e:	4b30      	ldr	r3, [pc, #192]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b52:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	695b      	ldr	r3, [r3, #20]
 8008b5a:	492d      	ldr	r1, [pc, #180]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008b60:	4b2b      	ldr	r3, [pc, #172]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b64:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	699b      	ldr	r3, [r3, #24]
 8008b6c:	4928      	ldr	r1, [pc, #160]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008b6e:	4313      	orrs	r3, r2
 8008b70:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008b72:	4b27      	ldr	r3, [pc, #156]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b76:	4a26      	ldr	r2, [pc, #152]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008b78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b7c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008b7e:	4b24      	ldr	r3, [pc, #144]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008b80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008b82:	4b24      	ldr	r3, [pc, #144]	; (8008c14 <RCCEx_PLL3_Config+0x160>)
 8008b84:	4013      	ands	r3, r2
 8008b86:	687a      	ldr	r2, [r7, #4]
 8008b88:	69d2      	ldr	r2, [r2, #28]
 8008b8a:	00d2      	lsls	r2, r2, #3
 8008b8c:	4920      	ldr	r1, [pc, #128]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008b92:	4b1f      	ldr	r3, [pc, #124]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b96:	4a1e      	ldr	r2, [pc, #120]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008b98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b9c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d106      	bne.n	8008bb2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008ba4:	4b1a      	ldr	r3, [pc, #104]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ba8:	4a19      	ldr	r2, [pc, #100]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008baa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008bae:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008bb0:	e00f      	b.n	8008bd2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d106      	bne.n	8008bc6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008bb8:	4b15      	ldr	r3, [pc, #84]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bbc:	4a14      	ldr	r2, [pc, #80]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008bbe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008bc2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008bc4:	e005      	b.n	8008bd2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008bc6:	4b12      	ldr	r3, [pc, #72]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bca:	4a11      	ldr	r2, [pc, #68]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008bcc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008bd0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008bd2:	4b0f      	ldr	r3, [pc, #60]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a0e      	ldr	r2, [pc, #56]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008bd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008bdc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008bde:	f7fa fb23 	bl	8003228 <HAL_GetTick>
 8008be2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008be4:	e008      	b.n	8008bf8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008be6:	f7fa fb1f 	bl	8003228 <HAL_GetTick>
 8008bea:	4602      	mov	r2, r0
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	1ad3      	subs	r3, r2, r3
 8008bf0:	2b02      	cmp	r3, #2
 8008bf2:	d901      	bls.n	8008bf8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008bf4:	2303      	movs	r3, #3
 8008bf6:	e006      	b.n	8008c06 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008bf8:	4b05      	ldr	r3, [pc, #20]	; (8008c10 <RCCEx_PLL3_Config+0x15c>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d0f0      	beq.n	8008be6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3710      	adds	r7, #16
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
 8008c0e:	bf00      	nop
 8008c10:	58024400 	.word	0x58024400
 8008c14:	ffff0007 	.word	0xffff0007

08008c18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b082      	sub	sp, #8
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d101      	bne.n	8008c2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008c26:	2301      	movs	r3, #1
 8008c28:	e049      	b.n	8008cbe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c30:	b2db      	uxtb	r3, r3
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d106      	bne.n	8008c44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 f841 	bl	8008cc6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2202      	movs	r2, #2
 8008c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681a      	ldr	r2, [r3, #0]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	3304      	adds	r3, #4
 8008c54:	4619      	mov	r1, r3
 8008c56:	4610      	mov	r0, r2
 8008c58:	f000 f9f8 	bl	800904c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2201      	movs	r2, #1
 8008c60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2201      	movs	r2, #1
 8008c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2201      	movs	r2, #1
 8008c70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2201      	movs	r2, #1
 8008c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2201      	movs	r2, #1
 8008c88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2201      	movs	r2, #1
 8008c90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2201      	movs	r2, #1
 8008c98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2201      	movs	r2, #1
 8008cb0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2201      	movs	r2, #1
 8008cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008cbc:	2300      	movs	r3, #0
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3708      	adds	r7, #8
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}

08008cc6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008cc6:	b480      	push	{r7}
 8008cc8:	b083      	sub	sp, #12
 8008cca:	af00      	add	r7, sp, #0
 8008ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008cce:	bf00      	nop
 8008cd0:	370c      	adds	r7, #12
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd8:	4770      	bx	lr
	...

08008cdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b085      	sub	sp, #20
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	d001      	beq.n	8008cf4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e04f      	b.n	8008d94 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2202      	movs	r2, #2
 8008cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	68da      	ldr	r2, [r3, #12]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f042 0201 	orr.w	r2, r2, #1
 8008d0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4a23      	ldr	r2, [pc, #140]	; (8008da0 <HAL_TIM_Base_Start_IT+0xc4>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d01d      	beq.n	8008d52 <HAL_TIM_Base_Start_IT+0x76>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d1e:	d018      	beq.n	8008d52 <HAL_TIM_Base_Start_IT+0x76>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4a1f      	ldr	r2, [pc, #124]	; (8008da4 <HAL_TIM_Base_Start_IT+0xc8>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d013      	beq.n	8008d52 <HAL_TIM_Base_Start_IT+0x76>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	4a1e      	ldr	r2, [pc, #120]	; (8008da8 <HAL_TIM_Base_Start_IT+0xcc>)
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d00e      	beq.n	8008d52 <HAL_TIM_Base_Start_IT+0x76>
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4a1c      	ldr	r2, [pc, #112]	; (8008dac <HAL_TIM_Base_Start_IT+0xd0>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d009      	beq.n	8008d52 <HAL_TIM_Base_Start_IT+0x76>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4a1b      	ldr	r2, [pc, #108]	; (8008db0 <HAL_TIM_Base_Start_IT+0xd4>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d004      	beq.n	8008d52 <HAL_TIM_Base_Start_IT+0x76>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4a19      	ldr	r2, [pc, #100]	; (8008db4 <HAL_TIM_Base_Start_IT+0xd8>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d115      	bne.n	8008d7e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	689a      	ldr	r2, [r3, #8]
 8008d58:	4b17      	ldr	r3, [pc, #92]	; (8008db8 <HAL_TIM_Base_Start_IT+0xdc>)
 8008d5a:	4013      	ands	r3, r2
 8008d5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	2b06      	cmp	r3, #6
 8008d62:	d015      	beq.n	8008d90 <HAL_TIM_Base_Start_IT+0xb4>
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d6a:	d011      	beq.n	8008d90 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f042 0201 	orr.w	r2, r2, #1
 8008d7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d7c:	e008      	b.n	8008d90 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	681a      	ldr	r2, [r3, #0]
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f042 0201 	orr.w	r2, r2, #1
 8008d8c:	601a      	str	r2, [r3, #0]
 8008d8e:	e000      	b.n	8008d92 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d90:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008d92:	2300      	movs	r3, #0
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3714      	adds	r7, #20
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr
 8008da0:	40010000 	.word	0x40010000
 8008da4:	40000400 	.word	0x40000400
 8008da8:	40000800 	.word	0x40000800
 8008dac:	40000c00 	.word	0x40000c00
 8008db0:	40010400 	.word	0x40010400
 8008db4:	40001800 	.word	0x40001800
 8008db8:	00010007 	.word	0x00010007

08008dbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b082      	sub	sp, #8
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	691b      	ldr	r3, [r3, #16]
 8008dca:	f003 0302 	and.w	r3, r3, #2
 8008dce:	2b02      	cmp	r3, #2
 8008dd0:	d122      	bne.n	8008e18 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	68db      	ldr	r3, [r3, #12]
 8008dd8:	f003 0302 	and.w	r3, r3, #2
 8008ddc:	2b02      	cmp	r3, #2
 8008dde:	d11b      	bne.n	8008e18 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f06f 0202 	mvn.w	r2, #2
 8008de8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2201      	movs	r2, #1
 8008dee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	699b      	ldr	r3, [r3, #24]
 8008df6:	f003 0303 	and.w	r3, r3, #3
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d003      	beq.n	8008e06 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 f905 	bl	800900e <HAL_TIM_IC_CaptureCallback>
 8008e04:	e005      	b.n	8008e12 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f000 f8f7 	bl	8008ffa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 f908 	bl	8009022 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	691b      	ldr	r3, [r3, #16]
 8008e1e:	f003 0304 	and.w	r3, r3, #4
 8008e22:	2b04      	cmp	r3, #4
 8008e24:	d122      	bne.n	8008e6c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	68db      	ldr	r3, [r3, #12]
 8008e2c:	f003 0304 	and.w	r3, r3, #4
 8008e30:	2b04      	cmp	r3, #4
 8008e32:	d11b      	bne.n	8008e6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f06f 0204 	mvn.w	r2, #4
 8008e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2202      	movs	r2, #2
 8008e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	699b      	ldr	r3, [r3, #24]
 8008e4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d003      	beq.n	8008e5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f000 f8db 	bl	800900e <HAL_TIM_IC_CaptureCallback>
 8008e58:	e005      	b.n	8008e66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 f8cd 	bl	8008ffa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 f8de 	bl	8009022 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	691b      	ldr	r3, [r3, #16]
 8008e72:	f003 0308 	and.w	r3, r3, #8
 8008e76:	2b08      	cmp	r3, #8
 8008e78:	d122      	bne.n	8008ec0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	68db      	ldr	r3, [r3, #12]
 8008e80:	f003 0308 	and.w	r3, r3, #8
 8008e84:	2b08      	cmp	r3, #8
 8008e86:	d11b      	bne.n	8008ec0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f06f 0208 	mvn.w	r2, #8
 8008e90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2204      	movs	r2, #4
 8008e96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	69db      	ldr	r3, [r3, #28]
 8008e9e:	f003 0303 	and.w	r3, r3, #3
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d003      	beq.n	8008eae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	f000 f8b1 	bl	800900e <HAL_TIM_IC_CaptureCallback>
 8008eac:	e005      	b.n	8008eba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 f8a3 	bl	8008ffa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 f8b4 	bl	8009022 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	691b      	ldr	r3, [r3, #16]
 8008ec6:	f003 0310 	and.w	r3, r3, #16
 8008eca:	2b10      	cmp	r3, #16
 8008ecc:	d122      	bne.n	8008f14 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	68db      	ldr	r3, [r3, #12]
 8008ed4:	f003 0310 	and.w	r3, r3, #16
 8008ed8:	2b10      	cmp	r3, #16
 8008eda:	d11b      	bne.n	8008f14 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f06f 0210 	mvn.w	r2, #16
 8008ee4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2208      	movs	r2, #8
 8008eea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	69db      	ldr	r3, [r3, #28]
 8008ef2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d003      	beq.n	8008f02 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f000 f887 	bl	800900e <HAL_TIM_IC_CaptureCallback>
 8008f00:	e005      	b.n	8008f0e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f000 f879 	bl	8008ffa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 f88a 	bl	8009022 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2200      	movs	r2, #0
 8008f12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	691b      	ldr	r3, [r3, #16]
 8008f1a:	f003 0301 	and.w	r3, r3, #1
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d10e      	bne.n	8008f40 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	68db      	ldr	r3, [r3, #12]
 8008f28:	f003 0301 	and.w	r3, r3, #1
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d107      	bne.n	8008f40 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f06f 0201 	mvn.w	r2, #1
 8008f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f7f9 f8e0 	bl	8002100 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	691b      	ldr	r3, [r3, #16]
 8008f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f4a:	2b80      	cmp	r3, #128	; 0x80
 8008f4c:	d10e      	bne.n	8008f6c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	68db      	ldr	r3, [r3, #12]
 8008f54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f58:	2b80      	cmp	r3, #128	; 0x80
 8008f5a:	d107      	bne.n	8008f6c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008f64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 f914 	bl	8009194 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	691b      	ldr	r3, [r3, #16]
 8008f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f7a:	d10e      	bne.n	8008f9a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68db      	ldr	r3, [r3, #12]
 8008f82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f86:	2b80      	cmp	r3, #128	; 0x80
 8008f88:	d107      	bne.n	8008f9a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008f92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f000 f907 	bl	80091a8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	691b      	ldr	r3, [r3, #16]
 8008fa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fa4:	2b40      	cmp	r3, #64	; 0x40
 8008fa6:	d10e      	bne.n	8008fc6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	68db      	ldr	r3, [r3, #12]
 8008fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fb2:	2b40      	cmp	r3, #64	; 0x40
 8008fb4:	d107      	bne.n	8008fc6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008fbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 f838 	bl	8009036 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	691b      	ldr	r3, [r3, #16]
 8008fcc:	f003 0320 	and.w	r3, r3, #32
 8008fd0:	2b20      	cmp	r3, #32
 8008fd2:	d10e      	bne.n	8008ff2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	68db      	ldr	r3, [r3, #12]
 8008fda:	f003 0320 	and.w	r3, r3, #32
 8008fde:	2b20      	cmp	r3, #32
 8008fe0:	d107      	bne.n	8008ff2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f06f 0220 	mvn.w	r2, #32
 8008fea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f000 f8c7 	bl	8009180 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ff2:	bf00      	nop
 8008ff4:	3708      	adds	r7, #8
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ffa:	b480      	push	{r7}
 8008ffc:	b083      	sub	sp, #12
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009002:	bf00      	nop
 8009004:	370c      	adds	r7, #12
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr

0800900e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800900e:	b480      	push	{r7}
 8009010:	b083      	sub	sp, #12
 8009012:	af00      	add	r7, sp, #0
 8009014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009016:	bf00      	nop
 8009018:	370c      	adds	r7, #12
 800901a:	46bd      	mov	sp, r7
 800901c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009020:	4770      	bx	lr

08009022 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009022:	b480      	push	{r7}
 8009024:	b083      	sub	sp, #12
 8009026:	af00      	add	r7, sp, #0
 8009028:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800902a:	bf00      	nop
 800902c:	370c      	adds	r7, #12
 800902e:	46bd      	mov	sp, r7
 8009030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009034:	4770      	bx	lr

08009036 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009036:	b480      	push	{r7}
 8009038:	b083      	sub	sp, #12
 800903a:	af00      	add	r7, sp, #0
 800903c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800903e:	bf00      	nop
 8009040:	370c      	adds	r7, #12
 8009042:	46bd      	mov	sp, r7
 8009044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009048:	4770      	bx	lr
	...

0800904c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800904c:	b480      	push	{r7}
 800904e:	b085      	sub	sp, #20
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
 8009054:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	4a40      	ldr	r2, [pc, #256]	; (8009160 <TIM_Base_SetConfig+0x114>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d013      	beq.n	800908c <TIM_Base_SetConfig+0x40>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800906a:	d00f      	beq.n	800908c <TIM_Base_SetConfig+0x40>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	4a3d      	ldr	r2, [pc, #244]	; (8009164 <TIM_Base_SetConfig+0x118>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d00b      	beq.n	800908c <TIM_Base_SetConfig+0x40>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	4a3c      	ldr	r2, [pc, #240]	; (8009168 <TIM_Base_SetConfig+0x11c>)
 8009078:	4293      	cmp	r3, r2
 800907a:	d007      	beq.n	800908c <TIM_Base_SetConfig+0x40>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	4a3b      	ldr	r2, [pc, #236]	; (800916c <TIM_Base_SetConfig+0x120>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d003      	beq.n	800908c <TIM_Base_SetConfig+0x40>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	4a3a      	ldr	r2, [pc, #232]	; (8009170 <TIM_Base_SetConfig+0x124>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d108      	bne.n	800909e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009092:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	685b      	ldr	r3, [r3, #4]
 8009098:	68fa      	ldr	r2, [r7, #12]
 800909a:	4313      	orrs	r3, r2
 800909c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	4a2f      	ldr	r2, [pc, #188]	; (8009160 <TIM_Base_SetConfig+0x114>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d01f      	beq.n	80090e6 <TIM_Base_SetConfig+0x9a>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090ac:	d01b      	beq.n	80090e6 <TIM_Base_SetConfig+0x9a>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	4a2c      	ldr	r2, [pc, #176]	; (8009164 <TIM_Base_SetConfig+0x118>)
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d017      	beq.n	80090e6 <TIM_Base_SetConfig+0x9a>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	4a2b      	ldr	r2, [pc, #172]	; (8009168 <TIM_Base_SetConfig+0x11c>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d013      	beq.n	80090e6 <TIM_Base_SetConfig+0x9a>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	4a2a      	ldr	r2, [pc, #168]	; (800916c <TIM_Base_SetConfig+0x120>)
 80090c2:	4293      	cmp	r3, r2
 80090c4:	d00f      	beq.n	80090e6 <TIM_Base_SetConfig+0x9a>
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	4a29      	ldr	r2, [pc, #164]	; (8009170 <TIM_Base_SetConfig+0x124>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d00b      	beq.n	80090e6 <TIM_Base_SetConfig+0x9a>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	4a28      	ldr	r2, [pc, #160]	; (8009174 <TIM_Base_SetConfig+0x128>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d007      	beq.n	80090e6 <TIM_Base_SetConfig+0x9a>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	4a27      	ldr	r2, [pc, #156]	; (8009178 <TIM_Base_SetConfig+0x12c>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d003      	beq.n	80090e6 <TIM_Base_SetConfig+0x9a>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	4a26      	ldr	r2, [pc, #152]	; (800917c <TIM_Base_SetConfig+0x130>)
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d108      	bne.n	80090f8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80090ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	68db      	ldr	r3, [r3, #12]
 80090f2:	68fa      	ldr	r2, [r7, #12]
 80090f4:	4313      	orrs	r3, r2
 80090f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	695b      	ldr	r3, [r3, #20]
 8009102:	4313      	orrs	r3, r2
 8009104:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	68fa      	ldr	r2, [r7, #12]
 800910a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	689a      	ldr	r2, [r3, #8]
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	681a      	ldr	r2, [r3, #0]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	4a10      	ldr	r2, [pc, #64]	; (8009160 <TIM_Base_SetConfig+0x114>)
 8009120:	4293      	cmp	r3, r2
 8009122:	d00f      	beq.n	8009144 <TIM_Base_SetConfig+0xf8>
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	4a12      	ldr	r2, [pc, #72]	; (8009170 <TIM_Base_SetConfig+0x124>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d00b      	beq.n	8009144 <TIM_Base_SetConfig+0xf8>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	4a11      	ldr	r2, [pc, #68]	; (8009174 <TIM_Base_SetConfig+0x128>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d007      	beq.n	8009144 <TIM_Base_SetConfig+0xf8>
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	4a10      	ldr	r2, [pc, #64]	; (8009178 <TIM_Base_SetConfig+0x12c>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d003      	beq.n	8009144 <TIM_Base_SetConfig+0xf8>
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	4a0f      	ldr	r2, [pc, #60]	; (800917c <TIM_Base_SetConfig+0x130>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d103      	bne.n	800914c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	691a      	ldr	r2, [r3, #16]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2201      	movs	r2, #1
 8009150:	615a      	str	r2, [r3, #20]
}
 8009152:	bf00      	nop
 8009154:	3714      	adds	r7, #20
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr
 800915e:	bf00      	nop
 8009160:	40010000 	.word	0x40010000
 8009164:	40000400 	.word	0x40000400
 8009168:	40000800 	.word	0x40000800
 800916c:	40000c00 	.word	0x40000c00
 8009170:	40010400 	.word	0x40010400
 8009174:	40014000 	.word	0x40014000
 8009178:	40014400 	.word	0x40014400
 800917c:	40014800 	.word	0x40014800

08009180 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009180:	b480      	push	{r7}
 8009182:	b083      	sub	sp, #12
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009188:	bf00      	nop
 800918a:	370c      	adds	r7, #12
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr

08009194 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009194:	b480      	push	{r7}
 8009196:	b083      	sub	sp, #12
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800919c:	bf00      	nop
 800919e:	370c      	adds	r7, #12
 80091a0:	46bd      	mov	sp, r7
 80091a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a6:	4770      	bx	lr

080091a8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b083      	sub	sp, #12
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80091b0:	bf00      	nop
 80091b2:	370c      	adds	r7, #12
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr

080091bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b082      	sub	sp, #8
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d101      	bne.n	80091ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80091ca:	2301      	movs	r3, #1
 80091cc:	e042      	b.n	8009254 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d106      	bne.n	80091e6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2200      	movs	r2, #0
 80091dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f7f8 ffc3 	bl	800216c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2224      	movs	r2, #36	; 0x24
 80091ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	681a      	ldr	r2, [r3, #0]
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f022 0201 	bic.w	r2, r2, #1
 80091fc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 fc5a 	bl	8009ab8 <UART_SetConfig>
 8009204:	4603      	mov	r3, r0
 8009206:	2b01      	cmp	r3, #1
 8009208:	d101      	bne.n	800920e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800920a:	2301      	movs	r3, #1
 800920c:	e022      	b.n	8009254 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009212:	2b00      	cmp	r3, #0
 8009214:	d002      	beq.n	800921c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f001 f9ae 	bl	800a578 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	685a      	ldr	r2, [r3, #4]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800922a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	689a      	ldr	r2, [r3, #8]
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800923a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	681a      	ldr	r2, [r3, #0]
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f042 0201 	orr.w	r2, r2, #1
 800924a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f001 fa35 	bl	800a6bc <UART_CheckIdleState>
 8009252:	4603      	mov	r3, r0
}
 8009254:	4618      	mov	r0, r3
 8009256:	3708      	adds	r7, #8
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}

0800925c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b084      	sub	sp, #16
 8009260:	af00      	add	r7, sp, #0
 8009262:	60f8      	str	r0, [r7, #12]
 8009264:	60b9      	str	r1, [r7, #8]
 8009266:	4613      	mov	r3, r2
 8009268:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009270:	2b20      	cmp	r3, #32
 8009272:	d168      	bne.n	8009346 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d002      	beq.n	8009280 <HAL_UART_Transmit_DMA+0x24>
 800927a:	88fb      	ldrh	r3, [r7, #6]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d101      	bne.n	8009284 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8009280:	2301      	movs	r3, #1
 8009282:	e061      	b.n	8009348 <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800928a:	2b01      	cmp	r3, #1
 800928c:	d101      	bne.n	8009292 <HAL_UART_Transmit_DMA+0x36>
 800928e:	2302      	movs	r3, #2
 8009290:	e05a      	b.n	8009348 <HAL_UART_Transmit_DMA+0xec>
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2201      	movs	r2, #1
 8009296:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	68ba      	ldr	r2, [r7, #8]
 800929e:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	88fa      	ldrh	r2, [r7, #6]
 80092a4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	88fa      	ldrh	r2, [r7, #6]
 80092ac:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2200      	movs	r2, #0
 80092b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2221      	movs	r2, #33	; 0x21
 80092bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d02c      	beq.n	8009322 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092cc:	4a20      	ldr	r2, [pc, #128]	; (8009350 <HAL_UART_Transmit_DMA+0xf4>)
 80092ce:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092d4:	4a1f      	ldr	r2, [pc, #124]	; (8009354 <HAL_UART_Transmit_DMA+0xf8>)
 80092d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092dc:	4a1e      	ldr	r2, [pc, #120]	; (8009358 <HAL_UART_Transmit_DMA+0xfc>)
 80092de:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092e4:	2200      	movs	r2, #0
 80092e6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	6f98      	ldr	r0, [r3, #120]	; 0x78
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092f0:	4619      	mov	r1, r3
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	3328      	adds	r3, #40	; 0x28
 80092f8:	461a      	mov	r2, r3
 80092fa:	88fb      	ldrh	r3, [r7, #6]
 80092fc:	f7fa fbe8 	bl	8003ad0 <HAL_DMA_Start_IT>
 8009300:	4603      	mov	r3, r0
 8009302:	2b00      	cmp	r3, #0
 8009304:	d00d      	beq.n	8009322 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	2210      	movs	r2, #16
 800930a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2200      	movs	r2, #0
 8009312:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	2220      	movs	r2, #32
 800931a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800931e:	2301      	movs	r3, #1
 8009320:	e012      	b.n	8009348 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	2240      	movs	r2, #64	; 0x40
 8009328:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2200      	movs	r2, #0
 800932e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	689a      	ldr	r2, [r3, #8]
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009340:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8009342:	2300      	movs	r3, #0
 8009344:	e000      	b.n	8009348 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 8009346:	2302      	movs	r3, #2
  }
}
 8009348:	4618      	mov	r0, r3
 800934a:	3710      	adds	r7, #16
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}
 8009350:	0800a9d1 	.word	0x0800a9d1
 8009354:	0800aa21 	.word	0x0800aa21
 8009358:	0800ab0b 	.word	0x0800ab0b

0800935c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b084      	sub	sp, #16
 8009360:	af00      	add	r7, sp, #0
 8009362:	60f8      	str	r0, [r7, #12]
 8009364:	60b9      	str	r1, [r7, #8]
 8009366:	4613      	mov	r3, r2
 8009368:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009370:	2b20      	cmp	r3, #32
 8009372:	d131      	bne.n	80093d8 <HAL_UART_Receive_DMA+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d002      	beq.n	8009380 <HAL_UART_Receive_DMA+0x24>
 800937a:	88fb      	ldrh	r3, [r7, #6]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d101      	bne.n	8009384 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009380:	2301      	movs	r3, #1
 8009382:	e02a      	b.n	80093da <HAL_UART_Receive_DMA+0x7e>
    }

    __HAL_LOCK(huart);
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800938a:	2b01      	cmp	r3, #1
 800938c:	d101      	bne.n	8009392 <HAL_UART_Receive_DMA+0x36>
 800938e:	2302      	movs	r3, #2
 8009390:	e023      	b.n	80093da <HAL_UART_Receive_DMA+0x7e>
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2201      	movs	r2, #1
 8009396:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2200      	movs	r2, #0
 800939e:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	4a0f      	ldr	r2, [pc, #60]	; (80093e4 <HAL_UART_Receive_DMA+0x88>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d00e      	beq.n	80093c8 <HAL_UART_Receive_DMA+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d007      	beq.n	80093c8 <HAL_UART_Receive_DMA+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	681a      	ldr	r2, [r3, #0]
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80093c6:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80093c8:	88fb      	ldrh	r3, [r7, #6]
 80093ca:	461a      	mov	r2, r3
 80093cc:	68b9      	ldr	r1, [r7, #8]
 80093ce:	68f8      	ldr	r0, [r7, #12]
 80093d0:	f001 fa40 	bl	800a854 <UART_Start_Receive_DMA>
 80093d4:	4603      	mov	r3, r0
 80093d6:	e000      	b.n	80093da <HAL_UART_Receive_DMA+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80093d8:	2302      	movs	r3, #2
  }
}
 80093da:	4618      	mov	r0, r3
 80093dc:	3710      	adds	r7, #16
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
 80093e2:	bf00      	nop
 80093e4:	58000c00 	.word	0x58000c00

080093e8 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b084      	sub	sp, #16
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80093f6:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093fe:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	689b      	ldr	r3, [r3, #8]
 8009406:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800940a:	2b80      	cmp	r3, #128	; 0x80
 800940c:	d127      	bne.n	800945e <HAL_UART_DMAStop+0x76>
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	2b21      	cmp	r3, #33	; 0x21
 8009412:	d124      	bne.n	800945e <HAL_UART_DMAStop+0x76>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	689a      	ldr	r2, [r3, #8]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009422:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009428:	2b00      	cmp	r3, #0
 800942a:	d015      	beq.n	8009458 <HAL_UART_DMAStop+0x70>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009430:	4618      	mov	r0, r3
 8009432:	f7fa fdb7 	bl	8003fa4 <HAL_DMA_Abort>
 8009436:	4603      	mov	r3, r0
 8009438:	2b00      	cmp	r3, #0
 800943a:	d00d      	beq.n	8009458 <HAL_UART_DMAStop+0x70>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009440:	4618      	mov	r0, r3
 8009442:	f7fc fa3b 	bl	80058bc <HAL_DMA_GetError>
 8009446:	4603      	mov	r3, r0
 8009448:	2b20      	cmp	r3, #32
 800944a:	d105      	bne.n	8009458 <HAL_UART_DMAStop+0x70>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2210      	movs	r2, #16
 8009450:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 8009454:	2303      	movs	r3, #3
 8009456:	e032      	b.n	80094be <HAL_UART_DMAStop+0xd6>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f001 fa69 	bl	800a930 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	689b      	ldr	r3, [r3, #8]
 8009464:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009468:	2b40      	cmp	r3, #64	; 0x40
 800946a:	d127      	bne.n	80094bc <HAL_UART_DMAStop+0xd4>
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	2b22      	cmp	r3, #34	; 0x22
 8009470:	d124      	bne.n	80094bc <HAL_UART_DMAStop+0xd4>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	689a      	ldr	r2, [r3, #8]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009480:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009486:	2b00      	cmp	r3, #0
 8009488:	d015      	beq.n	80094b6 <HAL_UART_DMAStop+0xce>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800948e:	4618      	mov	r0, r3
 8009490:	f7fa fd88 	bl	8003fa4 <HAL_DMA_Abort>
 8009494:	4603      	mov	r3, r0
 8009496:	2b00      	cmp	r3, #0
 8009498:	d00d      	beq.n	80094b6 <HAL_UART_DMAStop+0xce>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800949e:	4618      	mov	r0, r3
 80094a0:	f7fc fa0c 	bl	80058bc <HAL_DMA_GetError>
 80094a4:	4603      	mov	r3, r0
 80094a6:	2b20      	cmp	r3, #32
 80094a8:	d105      	bne.n	80094b6 <HAL_UART_DMAStop+0xce>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2210      	movs	r2, #16
 80094ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 80094b2:	2303      	movs	r3, #3
 80094b4:	e003      	b.n	80094be <HAL_UART_DMAStop+0xd6>
        }
      }
    }

    UART_EndRxTransfer(huart);
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f001 fa58 	bl	800a96c <UART_EndRxTransfer>
  }

  return HAL_OK;
 80094bc:	2300      	movs	r3, #0
}
 80094be:	4618      	mov	r0, r3
 80094c0:	3710      	adds	r7, #16
 80094c2:	46bd      	mov	sp, r7
 80094c4:	bd80      	pop	{r7, pc}
	...

080094c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b088      	sub	sp, #32
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	69db      	ldr	r3, [r3, #28]
 80094d6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	689b      	ldr	r3, [r3, #8]
 80094e6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80094e8:	69fa      	ldr	r2, [r7, #28]
 80094ea:	f640 030f 	movw	r3, #2063	; 0x80f
 80094ee:	4013      	ands	r3, r2
 80094f0:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80094f2:	693b      	ldr	r3, [r7, #16]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d118      	bne.n	800952a <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80094f8:	69fb      	ldr	r3, [r7, #28]
 80094fa:	f003 0320 	and.w	r3, r3, #32
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d013      	beq.n	800952a <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009502:	69bb      	ldr	r3, [r7, #24]
 8009504:	f003 0320 	and.w	r3, r3, #32
 8009508:	2b00      	cmp	r3, #0
 800950a:	d104      	bne.n	8009516 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009512:	2b00      	cmp	r3, #0
 8009514:	d009      	beq.n	800952a <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800951a:	2b00      	cmp	r3, #0
 800951c:	f000 8282 	beq.w	8009a24 <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	4798      	blx	r3
      }
      return;
 8009528:	e27c      	b.n	8009a24 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	2b00      	cmp	r3, #0
 800952e:	f000 80ef 	beq.w	8009710 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009532:	697a      	ldr	r2, [r7, #20]
 8009534:	4b73      	ldr	r3, [pc, #460]	; (8009704 <HAL_UART_IRQHandler+0x23c>)
 8009536:	4013      	ands	r3, r2
 8009538:	2b00      	cmp	r3, #0
 800953a:	d105      	bne.n	8009548 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800953c:	69ba      	ldr	r2, [r7, #24]
 800953e:	4b72      	ldr	r3, [pc, #456]	; (8009708 <HAL_UART_IRQHandler+0x240>)
 8009540:	4013      	ands	r3, r2
 8009542:	2b00      	cmp	r3, #0
 8009544:	f000 80e4 	beq.w	8009710 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009548:	69fb      	ldr	r3, [r7, #28]
 800954a:	f003 0301 	and.w	r3, r3, #1
 800954e:	2b00      	cmp	r3, #0
 8009550:	d010      	beq.n	8009574 <HAL_UART_IRQHandler+0xac>
 8009552:	69bb      	ldr	r3, [r7, #24]
 8009554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009558:	2b00      	cmp	r3, #0
 800955a:	d00b      	beq.n	8009574 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	2201      	movs	r2, #1
 8009562:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800956a:	f043 0201 	orr.w	r2, r3, #1
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009574:	69fb      	ldr	r3, [r7, #28]
 8009576:	f003 0302 	and.w	r3, r3, #2
 800957a:	2b00      	cmp	r3, #0
 800957c:	d010      	beq.n	80095a0 <HAL_UART_IRQHandler+0xd8>
 800957e:	697b      	ldr	r3, [r7, #20]
 8009580:	f003 0301 	and.w	r3, r3, #1
 8009584:	2b00      	cmp	r3, #0
 8009586:	d00b      	beq.n	80095a0 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	2202      	movs	r2, #2
 800958e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009596:	f043 0204 	orr.w	r2, r3, #4
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80095a0:	69fb      	ldr	r3, [r7, #28]
 80095a2:	f003 0304 	and.w	r3, r3, #4
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d010      	beq.n	80095cc <HAL_UART_IRQHandler+0x104>
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	f003 0301 	and.w	r3, r3, #1
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d00b      	beq.n	80095cc <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	2204      	movs	r2, #4
 80095ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80095c2:	f043 0202 	orr.w	r2, r3, #2
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80095cc:	69fb      	ldr	r3, [r7, #28]
 80095ce:	f003 0308 	and.w	r3, r3, #8
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d015      	beq.n	8009602 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80095d6:	69bb      	ldr	r3, [r7, #24]
 80095d8:	f003 0320 	and.w	r3, r3, #32
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d104      	bne.n	80095ea <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80095e0:	697a      	ldr	r2, [r7, #20]
 80095e2:	4b48      	ldr	r3, [pc, #288]	; (8009704 <HAL_UART_IRQHandler+0x23c>)
 80095e4:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d00b      	beq.n	8009602 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	2208      	movs	r2, #8
 80095f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80095f8:	f043 0208 	orr.w	r2, r3, #8
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009602:	69fb      	ldr	r3, [r7, #28]
 8009604:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009608:	2b00      	cmp	r3, #0
 800960a:	d011      	beq.n	8009630 <HAL_UART_IRQHandler+0x168>
 800960c:	69bb      	ldr	r3, [r7, #24]
 800960e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009612:	2b00      	cmp	r3, #0
 8009614:	d00c      	beq.n	8009630 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800961e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009626:	f043 0220 	orr.w	r2, r3, #32
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009636:	2b00      	cmp	r3, #0
 8009638:	f000 81f6 	beq.w	8009a28 <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800963c:	69fb      	ldr	r3, [r7, #28]
 800963e:	f003 0320 	and.w	r3, r3, #32
 8009642:	2b00      	cmp	r3, #0
 8009644:	d011      	beq.n	800966a <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009646:	69bb      	ldr	r3, [r7, #24]
 8009648:	f003 0320 	and.w	r3, r3, #32
 800964c:	2b00      	cmp	r3, #0
 800964e:	d104      	bne.n	800965a <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009656:	2b00      	cmp	r3, #0
 8009658:	d007      	beq.n	800966a <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800965e:	2b00      	cmp	r3, #0
 8009660:	d003      	beq.n	800966a <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009670:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	689b      	ldr	r3, [r3, #8]
 8009678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800967c:	2b40      	cmp	r3, #64	; 0x40
 800967e:	d004      	beq.n	800968a <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009686:	2b00      	cmp	r3, #0
 8009688:	d031      	beq.n	80096ee <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f001 f96e 	bl	800a96c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	689b      	ldr	r3, [r3, #8]
 8009696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800969a:	2b40      	cmp	r3, #64	; 0x40
 800969c:	d123      	bne.n	80096e6 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	689a      	ldr	r2, [r3, #8]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80096ac:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d013      	beq.n	80096de <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80096ba:	4a14      	ldr	r2, [pc, #80]	; (800970c <HAL_UART_IRQHandler+0x244>)
 80096bc:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7fa ff8c 	bl	80045e0 <HAL_DMA_Abort_IT>
 80096c8:	4603      	mov	r3, r0
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d017      	beq.n	80096fe <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80096d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096d4:	687a      	ldr	r2, [r7, #4]
 80096d6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80096d8:	4610      	mov	r0, r2
 80096da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096dc:	e00f      	b.n	80096fe <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f000 f9d4 	bl	8009a8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096e4:	e00b      	b.n	80096fe <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 f9d0 	bl	8009a8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096ec:	e007      	b.n	80096fe <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f000 f9cc 	bl	8009a8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2200      	movs	r2, #0
 80096f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80096fc:	e194      	b.n	8009a28 <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096fe:	bf00      	nop
    return;
 8009700:	e192      	b.n	8009a28 <HAL_UART_IRQHandler+0x560>
 8009702:	bf00      	nop
 8009704:	10000001 	.word	0x10000001
 8009708:	04000120 	.word	0x04000120
 800970c:	0800ab8b 	.word	0x0800ab8b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009714:	2b01      	cmp	r3, #1
 8009716:	f040 810f 	bne.w	8009938 <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800971a:	69fb      	ldr	r3, [r7, #28]
 800971c:	f003 0310 	and.w	r3, r3, #16
 8009720:	2b00      	cmp	r3, #0
 8009722:	f000 8109 	beq.w	8009938 <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009726:	69bb      	ldr	r3, [r7, #24]
 8009728:	f003 0310 	and.w	r3, r3, #16
 800972c:	2b00      	cmp	r3, #0
 800972e:	f000 8103 	beq.w	8009938 <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	2210      	movs	r2, #16
 8009738:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	689b      	ldr	r3, [r3, #8]
 8009740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009744:	2b40      	cmp	r3, #64	; 0x40
 8009746:	f040 80bb 	bne.w	80098c0 <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4a96      	ldr	r2, [pc, #600]	; (80099ac <HAL_UART_IRQHandler+0x4e4>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d059      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a94      	ldr	r2, [pc, #592]	; (80099b0 <HAL_UART_IRQHandler+0x4e8>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d053      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	4a92      	ldr	r2, [pc, #584]	; (80099b4 <HAL_UART_IRQHandler+0x4ec>)
 800976a:	4293      	cmp	r3, r2
 800976c:	d04d      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4a90      	ldr	r2, [pc, #576]	; (80099b8 <HAL_UART_IRQHandler+0x4f0>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d047      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	4a8e      	ldr	r2, [pc, #568]	; (80099bc <HAL_UART_IRQHandler+0x4f4>)
 8009782:	4293      	cmp	r3, r2
 8009784:	d041      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	4a8c      	ldr	r2, [pc, #560]	; (80099c0 <HAL_UART_IRQHandler+0x4f8>)
 800978e:	4293      	cmp	r3, r2
 8009790:	d03b      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4a8a      	ldr	r2, [pc, #552]	; (80099c4 <HAL_UART_IRQHandler+0x4fc>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d035      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4a88      	ldr	r2, [pc, #544]	; (80099c8 <HAL_UART_IRQHandler+0x500>)
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d02f      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a86      	ldr	r2, [pc, #536]	; (80099cc <HAL_UART_IRQHandler+0x504>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d029      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4a84      	ldr	r2, [pc, #528]	; (80099d0 <HAL_UART_IRQHandler+0x508>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d023      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4a82      	ldr	r2, [pc, #520]	; (80099d4 <HAL_UART_IRQHandler+0x50c>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d01d      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	4a80      	ldr	r2, [pc, #512]	; (80099d8 <HAL_UART_IRQHandler+0x510>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d017      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4a7e      	ldr	r2, [pc, #504]	; (80099dc <HAL_UART_IRQHandler+0x514>)
 80097e2:	4293      	cmp	r3, r2
 80097e4:	d011      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a7c      	ldr	r2, [pc, #496]	; (80099e0 <HAL_UART_IRQHandler+0x518>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d00b      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	4a7a      	ldr	r2, [pc, #488]	; (80099e4 <HAL_UART_IRQHandler+0x51c>)
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d005      	beq.n	800980a <HAL_UART_IRQHandler+0x342>
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4a78      	ldr	r2, [pc, #480]	; (80099e8 <HAL_UART_IRQHandler+0x520>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d105      	bne.n	8009816 <HAL_UART_IRQHandler+0x34e>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	685b      	ldr	r3, [r3, #4]
 8009812:	b29b      	uxth	r3, r3
 8009814:	e004      	b.n	8009820 <HAL_UART_IRQHandler+0x358>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	b29b      	uxth	r3, r3
 8009820:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8009822:	893b      	ldrh	r3, [r7, #8]
 8009824:	2b00      	cmp	r3, #0
 8009826:	f000 8101 	beq.w	8009a2c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009830:	893a      	ldrh	r2, [r7, #8]
 8009832:	429a      	cmp	r2, r3
 8009834:	f080 80fa 	bcs.w	8009a2c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	893a      	ldrh	r2, [r7, #8]
 800983c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009844:	69db      	ldr	r3, [r3, #28]
 8009846:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800984a:	d02b      	beq.n	80098a4 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	681a      	ldr	r2, [r3, #0]
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800985a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	689a      	ldr	r2, [r3, #8]
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f022 0201 	bic.w	r2, r2, #1
 800986a:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	689a      	ldr	r2, [r3, #8]
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800987a:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2220      	movs	r2, #32
 8009880:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2200      	movs	r2, #0
 8009888:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	681a      	ldr	r2, [r3, #0]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f022 0210 	bic.w	r2, r2, #16
 8009898:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800989e:	4618      	mov	r0, r3
 80098a0:	f7fa fb80 	bl	8003fa4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80098b0:	b29b      	uxth	r3, r3
 80098b2:	1ad3      	subs	r3, r2, r3
 80098b4:	b29b      	uxth	r3, r3
 80098b6:	4619      	mov	r1, r3
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f000 f8f1 	bl	8009aa0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80098be:	e0b5      	b.n	8009a2c <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80098cc:	b29b      	uxth	r3, r3
 80098ce:	1ad3      	subs	r3, r2, r3
 80098d0:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80098d8:	b29b      	uxth	r3, r3
 80098da:	2b00      	cmp	r3, #0
 80098dc:	f000 80a8 	beq.w	8009a30 <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 80098e0:	897b      	ldrh	r3, [r7, #10]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	f000 80a4 	beq.w	8009a30 <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	681a      	ldr	r2, [r3, #0]
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80098f6:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	6899      	ldr	r1, [r3, #8]
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681a      	ldr	r2, [r3, #0]
 8009902:	4b3a      	ldr	r3, [pc, #232]	; (80099ec <HAL_UART_IRQHandler+0x524>)
 8009904:	400b      	ands	r3, r1
 8009906:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2220      	movs	r2, #32
 800990c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2200      	movs	r2, #0
 8009914:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2200      	movs	r2, #0
 800991a:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	681a      	ldr	r2, [r3, #0]
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f022 0210 	bic.w	r2, r2, #16
 800992a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800992c:	897b      	ldrh	r3, [r7, #10]
 800992e:	4619      	mov	r1, r3
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f000 f8b5 	bl	8009aa0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009936:	e07b      	b.n	8009a30 <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009938:	69fb      	ldr	r3, [r7, #28]
 800993a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800993e:	2b00      	cmp	r3, #0
 8009940:	d00d      	beq.n	800995e <HAL_UART_IRQHandler+0x496>
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009948:	2b00      	cmp	r3, #0
 800994a:	d008      	beq.n	800995e <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009954:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009956:	6878      	ldr	r0, [r7, #4]
 8009958:	f001 f947 	bl	800abea <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800995c:	e06b      	b.n	8009a36 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800995e:	69fb      	ldr	r3, [r7, #28]
 8009960:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009964:	2b00      	cmp	r3, #0
 8009966:	d012      	beq.n	800998e <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009968:	69bb      	ldr	r3, [r7, #24]
 800996a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800996e:	2b00      	cmp	r3, #0
 8009970:	d104      	bne.n	800997c <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009978:	2b00      	cmp	r3, #0
 800997a:	d008      	beq.n	800998e <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009980:	2b00      	cmp	r3, #0
 8009982:	d057      	beq.n	8009a34 <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	4798      	blx	r3
    }
    return;
 800998c:	e052      	b.n	8009a34 <HAL_UART_IRQHandler+0x56c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800998e:	69fb      	ldr	r3, [r7, #28]
 8009990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009994:	2b00      	cmp	r3, #0
 8009996:	d02b      	beq.n	80099f0 <HAL_UART_IRQHandler+0x528>
 8009998:	69bb      	ldr	r3, [r7, #24]
 800999a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d026      	beq.n	80099f0 <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f001 f907 	bl	800abb6 <UART_EndTransmit_IT>
    return;
 80099a8:	e045      	b.n	8009a36 <HAL_UART_IRQHandler+0x56e>
 80099aa:	bf00      	nop
 80099ac:	40020010 	.word	0x40020010
 80099b0:	40020028 	.word	0x40020028
 80099b4:	40020040 	.word	0x40020040
 80099b8:	40020058 	.word	0x40020058
 80099bc:	40020070 	.word	0x40020070
 80099c0:	40020088 	.word	0x40020088
 80099c4:	400200a0 	.word	0x400200a0
 80099c8:	400200b8 	.word	0x400200b8
 80099cc:	40020410 	.word	0x40020410
 80099d0:	40020428 	.word	0x40020428
 80099d4:	40020440 	.word	0x40020440
 80099d8:	40020458 	.word	0x40020458
 80099dc:	40020470 	.word	0x40020470
 80099e0:	40020488 	.word	0x40020488
 80099e4:	400204a0 	.word	0x400204a0
 80099e8:	400204b8 	.word	0x400204b8
 80099ec:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80099f0:	69fb      	ldr	r3, [r7, #28]
 80099f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d008      	beq.n	8009a0c <HAL_UART_IRQHandler+0x544>
 80099fa:	69bb      	ldr	r3, [r7, #24]
 80099fc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d003      	beq.n	8009a0c <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f001 f904 	bl	800ac12 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009a0a:	e014      	b.n	8009a36 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009a0c:	69fb      	ldr	r3, [r7, #28]
 8009a0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d00f      	beq.n	8009a36 <HAL_UART_IRQHandler+0x56e>
 8009a16:	69bb      	ldr	r3, [r7, #24]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	da0c      	bge.n	8009a36 <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f001 f8ee 	bl	800abfe <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009a22:	e008      	b.n	8009a36 <HAL_UART_IRQHandler+0x56e>
      return;
 8009a24:	bf00      	nop
 8009a26:	e006      	b.n	8009a36 <HAL_UART_IRQHandler+0x56e>
    return;
 8009a28:	bf00      	nop
 8009a2a:	e004      	b.n	8009a36 <HAL_UART_IRQHandler+0x56e>
      return;
 8009a2c:	bf00      	nop
 8009a2e:	e002      	b.n	8009a36 <HAL_UART_IRQHandler+0x56e>
      return;
 8009a30:	bf00      	nop
 8009a32:	e000      	b.n	8009a36 <HAL_UART_IRQHandler+0x56e>
    return;
 8009a34:	bf00      	nop
  }
}
 8009a36:	3720      	adds	r7, #32
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b083      	sub	sp, #12
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009a44:	bf00      	nop
 8009a46:	370c      	adds	r7, #12
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4e:	4770      	bx	lr

08009a50 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009a50:	b480      	push	{r7}
 8009a52:	b083      	sub	sp, #12
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009a58:	bf00      	nop
 8009a5a:	370c      	adds	r7, #12
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a62:	4770      	bx	lr

08009a64 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009a64:	b480      	push	{r7}
 8009a66:	b083      	sub	sp, #12
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009a6c:	bf00      	nop
 8009a6e:	370c      	adds	r7, #12
 8009a70:	46bd      	mov	sp, r7
 8009a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a76:	4770      	bx	lr

08009a78 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b083      	sub	sp, #12
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009a80:	bf00      	nop
 8009a82:	370c      	adds	r7, #12
 8009a84:	46bd      	mov	sp, r7
 8009a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8a:	4770      	bx	lr

08009a8c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b083      	sub	sp, #12
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009a94:	bf00      	nop
 8009a96:	370c      	adds	r7, #12
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr

08009aa0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b083      	sub	sp, #12
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009aac:	bf00      	nop
 8009aae:	370c      	adds	r7, #12
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab6:	4770      	bx	lr

08009ab8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ab8:	b5b0      	push	{r4, r5, r7, lr}
 8009aba:	b08e      	sub	sp, #56	; 0x38
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	689a      	ldr	r2, [r3, #8]
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	691b      	ldr	r3, [r3, #16]
 8009ace:	431a      	orrs	r2, r3
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	695b      	ldr	r3, [r3, #20]
 8009ad4:	431a      	orrs	r2, r3
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	69db      	ldr	r3, [r3, #28]
 8009ada:	4313      	orrs	r3, r2
 8009adc:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	681a      	ldr	r2, [r3, #0]
 8009ae4:	4bbf      	ldr	r3, [pc, #764]	; (8009de4 <UART_SetConfig+0x32c>)
 8009ae6:	4013      	ands	r3, r2
 8009ae8:	687a      	ldr	r2, [r7, #4]
 8009aea:	6812      	ldr	r2, [r2, #0]
 8009aec:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009aee:	430b      	orrs	r3, r1
 8009af0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	68da      	ldr	r2, [r3, #12]
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	430a      	orrs	r2, r1
 8009b06:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	699b      	ldr	r3, [r3, #24]
 8009b0c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	4ab5      	ldr	r2, [pc, #724]	; (8009de8 <UART_SetConfig+0x330>)
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d004      	beq.n	8009b22 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6a1b      	ldr	r3, [r3, #32]
 8009b1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009b1e:	4313      	orrs	r3, r2
 8009b20:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	689a      	ldr	r2, [r3, #8]
 8009b28:	4bb0      	ldr	r3, [pc, #704]	; (8009dec <UART_SetConfig+0x334>)
 8009b2a:	4013      	ands	r3, r2
 8009b2c:	687a      	ldr	r2, [r7, #4]
 8009b2e:	6812      	ldr	r2, [r2, #0]
 8009b30:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009b32:	430b      	orrs	r3, r1
 8009b34:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b3c:	f023 010f 	bic.w	r1, r3, #15
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	430a      	orrs	r2, r1
 8009b4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	4aa7      	ldr	r2, [pc, #668]	; (8009df0 <UART_SetConfig+0x338>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d176      	bne.n	8009c44 <UART_SetConfig+0x18c>
 8009b56:	4ba7      	ldr	r3, [pc, #668]	; (8009df4 <UART_SetConfig+0x33c>)
 8009b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b5a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009b5e:	2b28      	cmp	r3, #40	; 0x28
 8009b60:	d86c      	bhi.n	8009c3c <UART_SetConfig+0x184>
 8009b62:	a201      	add	r2, pc, #4	; (adr r2, 8009b68 <UART_SetConfig+0xb0>)
 8009b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b68:	08009c0d 	.word	0x08009c0d
 8009b6c:	08009c3d 	.word	0x08009c3d
 8009b70:	08009c3d 	.word	0x08009c3d
 8009b74:	08009c3d 	.word	0x08009c3d
 8009b78:	08009c3d 	.word	0x08009c3d
 8009b7c:	08009c3d 	.word	0x08009c3d
 8009b80:	08009c3d 	.word	0x08009c3d
 8009b84:	08009c3d 	.word	0x08009c3d
 8009b88:	08009c15 	.word	0x08009c15
 8009b8c:	08009c3d 	.word	0x08009c3d
 8009b90:	08009c3d 	.word	0x08009c3d
 8009b94:	08009c3d 	.word	0x08009c3d
 8009b98:	08009c3d 	.word	0x08009c3d
 8009b9c:	08009c3d 	.word	0x08009c3d
 8009ba0:	08009c3d 	.word	0x08009c3d
 8009ba4:	08009c3d 	.word	0x08009c3d
 8009ba8:	08009c1d 	.word	0x08009c1d
 8009bac:	08009c3d 	.word	0x08009c3d
 8009bb0:	08009c3d 	.word	0x08009c3d
 8009bb4:	08009c3d 	.word	0x08009c3d
 8009bb8:	08009c3d 	.word	0x08009c3d
 8009bbc:	08009c3d 	.word	0x08009c3d
 8009bc0:	08009c3d 	.word	0x08009c3d
 8009bc4:	08009c3d 	.word	0x08009c3d
 8009bc8:	08009c25 	.word	0x08009c25
 8009bcc:	08009c3d 	.word	0x08009c3d
 8009bd0:	08009c3d 	.word	0x08009c3d
 8009bd4:	08009c3d 	.word	0x08009c3d
 8009bd8:	08009c3d 	.word	0x08009c3d
 8009bdc:	08009c3d 	.word	0x08009c3d
 8009be0:	08009c3d 	.word	0x08009c3d
 8009be4:	08009c3d 	.word	0x08009c3d
 8009be8:	08009c2d 	.word	0x08009c2d
 8009bec:	08009c3d 	.word	0x08009c3d
 8009bf0:	08009c3d 	.word	0x08009c3d
 8009bf4:	08009c3d 	.word	0x08009c3d
 8009bf8:	08009c3d 	.word	0x08009c3d
 8009bfc:	08009c3d 	.word	0x08009c3d
 8009c00:	08009c3d 	.word	0x08009c3d
 8009c04:	08009c3d 	.word	0x08009c3d
 8009c08:	08009c35 	.word	0x08009c35
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c12:	e222      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009c14:	2304      	movs	r3, #4
 8009c16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c1a:	e21e      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009c1c:	2308      	movs	r3, #8
 8009c1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c22:	e21a      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009c24:	2310      	movs	r3, #16
 8009c26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c2a:	e216      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009c2c:	2320      	movs	r3, #32
 8009c2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c32:	e212      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009c34:	2340      	movs	r3, #64	; 0x40
 8009c36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c3a:	e20e      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009c3c:	2380      	movs	r3, #128	; 0x80
 8009c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c42:	e20a      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	4a6b      	ldr	r2, [pc, #428]	; (8009df8 <UART_SetConfig+0x340>)
 8009c4a:	4293      	cmp	r3, r2
 8009c4c:	d130      	bne.n	8009cb0 <UART_SetConfig+0x1f8>
 8009c4e:	4b69      	ldr	r3, [pc, #420]	; (8009df4 <UART_SetConfig+0x33c>)
 8009c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c52:	f003 0307 	and.w	r3, r3, #7
 8009c56:	2b05      	cmp	r3, #5
 8009c58:	d826      	bhi.n	8009ca8 <UART_SetConfig+0x1f0>
 8009c5a:	a201      	add	r2, pc, #4	; (adr r2, 8009c60 <UART_SetConfig+0x1a8>)
 8009c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c60:	08009c79 	.word	0x08009c79
 8009c64:	08009c81 	.word	0x08009c81
 8009c68:	08009c89 	.word	0x08009c89
 8009c6c:	08009c91 	.word	0x08009c91
 8009c70:	08009c99 	.word	0x08009c99
 8009c74:	08009ca1 	.word	0x08009ca1
 8009c78:	2300      	movs	r3, #0
 8009c7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c7e:	e1ec      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009c80:	2304      	movs	r3, #4
 8009c82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c86:	e1e8      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009c88:	2308      	movs	r3, #8
 8009c8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c8e:	e1e4      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009c90:	2310      	movs	r3, #16
 8009c92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c96:	e1e0      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009c98:	2320      	movs	r3, #32
 8009c9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c9e:	e1dc      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009ca0:	2340      	movs	r3, #64	; 0x40
 8009ca2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ca6:	e1d8      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009ca8:	2380      	movs	r3, #128	; 0x80
 8009caa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cae:	e1d4      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	4a51      	ldr	r2, [pc, #324]	; (8009dfc <UART_SetConfig+0x344>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d130      	bne.n	8009d1c <UART_SetConfig+0x264>
 8009cba:	4b4e      	ldr	r3, [pc, #312]	; (8009df4 <UART_SetConfig+0x33c>)
 8009cbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cbe:	f003 0307 	and.w	r3, r3, #7
 8009cc2:	2b05      	cmp	r3, #5
 8009cc4:	d826      	bhi.n	8009d14 <UART_SetConfig+0x25c>
 8009cc6:	a201      	add	r2, pc, #4	; (adr r2, 8009ccc <UART_SetConfig+0x214>)
 8009cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ccc:	08009ce5 	.word	0x08009ce5
 8009cd0:	08009ced 	.word	0x08009ced
 8009cd4:	08009cf5 	.word	0x08009cf5
 8009cd8:	08009cfd 	.word	0x08009cfd
 8009cdc:	08009d05 	.word	0x08009d05
 8009ce0:	08009d0d 	.word	0x08009d0d
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cea:	e1b6      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009cec:	2304      	movs	r3, #4
 8009cee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cf2:	e1b2      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009cf4:	2308      	movs	r3, #8
 8009cf6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cfa:	e1ae      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009cfc:	2310      	movs	r3, #16
 8009cfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d02:	e1aa      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009d04:	2320      	movs	r3, #32
 8009d06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d0a:	e1a6      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009d0c:	2340      	movs	r3, #64	; 0x40
 8009d0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d12:	e1a2      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009d14:	2380      	movs	r3, #128	; 0x80
 8009d16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d1a:	e19e      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4a37      	ldr	r2, [pc, #220]	; (8009e00 <UART_SetConfig+0x348>)
 8009d22:	4293      	cmp	r3, r2
 8009d24:	d130      	bne.n	8009d88 <UART_SetConfig+0x2d0>
 8009d26:	4b33      	ldr	r3, [pc, #204]	; (8009df4 <UART_SetConfig+0x33c>)
 8009d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d2a:	f003 0307 	and.w	r3, r3, #7
 8009d2e:	2b05      	cmp	r3, #5
 8009d30:	d826      	bhi.n	8009d80 <UART_SetConfig+0x2c8>
 8009d32:	a201      	add	r2, pc, #4	; (adr r2, 8009d38 <UART_SetConfig+0x280>)
 8009d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d38:	08009d51 	.word	0x08009d51
 8009d3c:	08009d59 	.word	0x08009d59
 8009d40:	08009d61 	.word	0x08009d61
 8009d44:	08009d69 	.word	0x08009d69
 8009d48:	08009d71 	.word	0x08009d71
 8009d4c:	08009d79 	.word	0x08009d79
 8009d50:	2300      	movs	r3, #0
 8009d52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d56:	e180      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009d58:	2304      	movs	r3, #4
 8009d5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d5e:	e17c      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009d60:	2308      	movs	r3, #8
 8009d62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d66:	e178      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009d68:	2310      	movs	r3, #16
 8009d6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d6e:	e174      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009d70:	2320      	movs	r3, #32
 8009d72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d76:	e170      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009d78:	2340      	movs	r3, #64	; 0x40
 8009d7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d7e:	e16c      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009d80:	2380      	movs	r3, #128	; 0x80
 8009d82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d86:	e168      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a1d      	ldr	r2, [pc, #116]	; (8009e04 <UART_SetConfig+0x34c>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d142      	bne.n	8009e18 <UART_SetConfig+0x360>
 8009d92:	4b18      	ldr	r3, [pc, #96]	; (8009df4 <UART_SetConfig+0x33c>)
 8009d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d96:	f003 0307 	and.w	r3, r3, #7
 8009d9a:	2b05      	cmp	r3, #5
 8009d9c:	d838      	bhi.n	8009e10 <UART_SetConfig+0x358>
 8009d9e:	a201      	add	r2, pc, #4	; (adr r2, 8009da4 <UART_SetConfig+0x2ec>)
 8009da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009da4:	08009dbd 	.word	0x08009dbd
 8009da8:	08009dc5 	.word	0x08009dc5
 8009dac:	08009dcd 	.word	0x08009dcd
 8009db0:	08009dd5 	.word	0x08009dd5
 8009db4:	08009ddd 	.word	0x08009ddd
 8009db8:	08009e09 	.word	0x08009e09
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dc2:	e14a      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009dc4:	2304      	movs	r3, #4
 8009dc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dca:	e146      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009dcc:	2308      	movs	r3, #8
 8009dce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dd2:	e142      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009dd4:	2310      	movs	r3, #16
 8009dd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dda:	e13e      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009ddc:	2320      	movs	r3, #32
 8009dde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009de2:	e13a      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009de4:	cfff69f3 	.word	0xcfff69f3
 8009de8:	58000c00 	.word	0x58000c00
 8009dec:	11fff4ff 	.word	0x11fff4ff
 8009df0:	40011000 	.word	0x40011000
 8009df4:	58024400 	.word	0x58024400
 8009df8:	40004400 	.word	0x40004400
 8009dfc:	40004800 	.word	0x40004800
 8009e00:	40004c00 	.word	0x40004c00
 8009e04:	40005000 	.word	0x40005000
 8009e08:	2340      	movs	r3, #64	; 0x40
 8009e0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e0e:	e124      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009e10:	2380      	movs	r3, #128	; 0x80
 8009e12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e16:	e120      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	4acc      	ldr	r2, [pc, #816]	; (800a150 <UART_SetConfig+0x698>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d176      	bne.n	8009f10 <UART_SetConfig+0x458>
 8009e22:	4bcc      	ldr	r3, [pc, #816]	; (800a154 <UART_SetConfig+0x69c>)
 8009e24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009e2a:	2b28      	cmp	r3, #40	; 0x28
 8009e2c:	d86c      	bhi.n	8009f08 <UART_SetConfig+0x450>
 8009e2e:	a201      	add	r2, pc, #4	; (adr r2, 8009e34 <UART_SetConfig+0x37c>)
 8009e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e34:	08009ed9 	.word	0x08009ed9
 8009e38:	08009f09 	.word	0x08009f09
 8009e3c:	08009f09 	.word	0x08009f09
 8009e40:	08009f09 	.word	0x08009f09
 8009e44:	08009f09 	.word	0x08009f09
 8009e48:	08009f09 	.word	0x08009f09
 8009e4c:	08009f09 	.word	0x08009f09
 8009e50:	08009f09 	.word	0x08009f09
 8009e54:	08009ee1 	.word	0x08009ee1
 8009e58:	08009f09 	.word	0x08009f09
 8009e5c:	08009f09 	.word	0x08009f09
 8009e60:	08009f09 	.word	0x08009f09
 8009e64:	08009f09 	.word	0x08009f09
 8009e68:	08009f09 	.word	0x08009f09
 8009e6c:	08009f09 	.word	0x08009f09
 8009e70:	08009f09 	.word	0x08009f09
 8009e74:	08009ee9 	.word	0x08009ee9
 8009e78:	08009f09 	.word	0x08009f09
 8009e7c:	08009f09 	.word	0x08009f09
 8009e80:	08009f09 	.word	0x08009f09
 8009e84:	08009f09 	.word	0x08009f09
 8009e88:	08009f09 	.word	0x08009f09
 8009e8c:	08009f09 	.word	0x08009f09
 8009e90:	08009f09 	.word	0x08009f09
 8009e94:	08009ef1 	.word	0x08009ef1
 8009e98:	08009f09 	.word	0x08009f09
 8009e9c:	08009f09 	.word	0x08009f09
 8009ea0:	08009f09 	.word	0x08009f09
 8009ea4:	08009f09 	.word	0x08009f09
 8009ea8:	08009f09 	.word	0x08009f09
 8009eac:	08009f09 	.word	0x08009f09
 8009eb0:	08009f09 	.word	0x08009f09
 8009eb4:	08009ef9 	.word	0x08009ef9
 8009eb8:	08009f09 	.word	0x08009f09
 8009ebc:	08009f09 	.word	0x08009f09
 8009ec0:	08009f09 	.word	0x08009f09
 8009ec4:	08009f09 	.word	0x08009f09
 8009ec8:	08009f09 	.word	0x08009f09
 8009ecc:	08009f09 	.word	0x08009f09
 8009ed0:	08009f09 	.word	0x08009f09
 8009ed4:	08009f01 	.word	0x08009f01
 8009ed8:	2301      	movs	r3, #1
 8009eda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ede:	e0bc      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009ee0:	2304      	movs	r3, #4
 8009ee2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ee6:	e0b8      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009ee8:	2308      	movs	r3, #8
 8009eea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009eee:	e0b4      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009ef0:	2310      	movs	r3, #16
 8009ef2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ef6:	e0b0      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009ef8:	2320      	movs	r3, #32
 8009efa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009efe:	e0ac      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009f00:	2340      	movs	r3, #64	; 0x40
 8009f02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f06:	e0a8      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009f08:	2380      	movs	r3, #128	; 0x80
 8009f0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f0e:	e0a4      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	4a90      	ldr	r2, [pc, #576]	; (800a158 <UART_SetConfig+0x6a0>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d130      	bne.n	8009f7c <UART_SetConfig+0x4c4>
 8009f1a:	4b8e      	ldr	r3, [pc, #568]	; (800a154 <UART_SetConfig+0x69c>)
 8009f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f1e:	f003 0307 	and.w	r3, r3, #7
 8009f22:	2b05      	cmp	r3, #5
 8009f24:	d826      	bhi.n	8009f74 <UART_SetConfig+0x4bc>
 8009f26:	a201      	add	r2, pc, #4	; (adr r2, 8009f2c <UART_SetConfig+0x474>)
 8009f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f2c:	08009f45 	.word	0x08009f45
 8009f30:	08009f4d 	.word	0x08009f4d
 8009f34:	08009f55 	.word	0x08009f55
 8009f38:	08009f5d 	.word	0x08009f5d
 8009f3c:	08009f65 	.word	0x08009f65
 8009f40:	08009f6d 	.word	0x08009f6d
 8009f44:	2300      	movs	r3, #0
 8009f46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f4a:	e086      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009f4c:	2304      	movs	r3, #4
 8009f4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f52:	e082      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009f54:	2308      	movs	r3, #8
 8009f56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f5a:	e07e      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009f5c:	2310      	movs	r3, #16
 8009f5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f62:	e07a      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009f64:	2320      	movs	r3, #32
 8009f66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f6a:	e076      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009f6c:	2340      	movs	r3, #64	; 0x40
 8009f6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f72:	e072      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009f74:	2380      	movs	r3, #128	; 0x80
 8009f76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f7a:	e06e      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a76      	ldr	r2, [pc, #472]	; (800a15c <UART_SetConfig+0x6a4>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d130      	bne.n	8009fe8 <UART_SetConfig+0x530>
 8009f86:	4b73      	ldr	r3, [pc, #460]	; (800a154 <UART_SetConfig+0x69c>)
 8009f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f8a:	f003 0307 	and.w	r3, r3, #7
 8009f8e:	2b05      	cmp	r3, #5
 8009f90:	d826      	bhi.n	8009fe0 <UART_SetConfig+0x528>
 8009f92:	a201      	add	r2, pc, #4	; (adr r2, 8009f98 <UART_SetConfig+0x4e0>)
 8009f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f98:	08009fb1 	.word	0x08009fb1
 8009f9c:	08009fb9 	.word	0x08009fb9
 8009fa0:	08009fc1 	.word	0x08009fc1
 8009fa4:	08009fc9 	.word	0x08009fc9
 8009fa8:	08009fd1 	.word	0x08009fd1
 8009fac:	08009fd9 	.word	0x08009fd9
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fb6:	e050      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009fb8:	2304      	movs	r3, #4
 8009fba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fbe:	e04c      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009fc0:	2308      	movs	r3, #8
 8009fc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fc6:	e048      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009fc8:	2310      	movs	r3, #16
 8009fca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fce:	e044      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009fd0:	2320      	movs	r3, #32
 8009fd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fd6:	e040      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009fd8:	2340      	movs	r3, #64	; 0x40
 8009fda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fde:	e03c      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009fe0:	2380      	movs	r3, #128	; 0x80
 8009fe2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fe6:	e038      	b.n	800a05a <UART_SetConfig+0x5a2>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a5c      	ldr	r2, [pc, #368]	; (800a160 <UART_SetConfig+0x6a8>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d130      	bne.n	800a054 <UART_SetConfig+0x59c>
 8009ff2:	4b58      	ldr	r3, [pc, #352]	; (800a154 <UART_SetConfig+0x69c>)
 8009ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ff6:	f003 0307 	and.w	r3, r3, #7
 8009ffa:	2b05      	cmp	r3, #5
 8009ffc:	d826      	bhi.n	800a04c <UART_SetConfig+0x594>
 8009ffe:	a201      	add	r2, pc, #4	; (adr r2, 800a004 <UART_SetConfig+0x54c>)
 800a000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a004:	0800a01d 	.word	0x0800a01d
 800a008:	0800a025 	.word	0x0800a025
 800a00c:	0800a02d 	.word	0x0800a02d
 800a010:	0800a035 	.word	0x0800a035
 800a014:	0800a03d 	.word	0x0800a03d
 800a018:	0800a045 	.word	0x0800a045
 800a01c:	2302      	movs	r3, #2
 800a01e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a022:	e01a      	b.n	800a05a <UART_SetConfig+0x5a2>
 800a024:	2304      	movs	r3, #4
 800a026:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a02a:	e016      	b.n	800a05a <UART_SetConfig+0x5a2>
 800a02c:	2308      	movs	r3, #8
 800a02e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a032:	e012      	b.n	800a05a <UART_SetConfig+0x5a2>
 800a034:	2310      	movs	r3, #16
 800a036:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a03a:	e00e      	b.n	800a05a <UART_SetConfig+0x5a2>
 800a03c:	2320      	movs	r3, #32
 800a03e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a042:	e00a      	b.n	800a05a <UART_SetConfig+0x5a2>
 800a044:	2340      	movs	r3, #64	; 0x40
 800a046:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a04a:	e006      	b.n	800a05a <UART_SetConfig+0x5a2>
 800a04c:	2380      	movs	r3, #128	; 0x80
 800a04e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a052:	e002      	b.n	800a05a <UART_SetConfig+0x5a2>
 800a054:	2380      	movs	r3, #128	; 0x80
 800a056:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a40      	ldr	r2, [pc, #256]	; (800a160 <UART_SetConfig+0x6a8>)
 800a060:	4293      	cmp	r3, r2
 800a062:	f040 80ef 	bne.w	800a244 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a066:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a06a:	2b20      	cmp	r3, #32
 800a06c:	dc46      	bgt.n	800a0fc <UART_SetConfig+0x644>
 800a06e:	2b02      	cmp	r3, #2
 800a070:	f2c0 8081 	blt.w	800a176 <UART_SetConfig+0x6be>
 800a074:	3b02      	subs	r3, #2
 800a076:	2b1e      	cmp	r3, #30
 800a078:	d87d      	bhi.n	800a176 <UART_SetConfig+0x6be>
 800a07a:	a201      	add	r2, pc, #4	; (adr r2, 800a080 <UART_SetConfig+0x5c8>)
 800a07c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a080:	0800a103 	.word	0x0800a103
 800a084:	0800a177 	.word	0x0800a177
 800a088:	0800a10b 	.word	0x0800a10b
 800a08c:	0800a177 	.word	0x0800a177
 800a090:	0800a177 	.word	0x0800a177
 800a094:	0800a177 	.word	0x0800a177
 800a098:	0800a11b 	.word	0x0800a11b
 800a09c:	0800a177 	.word	0x0800a177
 800a0a0:	0800a177 	.word	0x0800a177
 800a0a4:	0800a177 	.word	0x0800a177
 800a0a8:	0800a177 	.word	0x0800a177
 800a0ac:	0800a177 	.word	0x0800a177
 800a0b0:	0800a177 	.word	0x0800a177
 800a0b4:	0800a177 	.word	0x0800a177
 800a0b8:	0800a12b 	.word	0x0800a12b
 800a0bc:	0800a177 	.word	0x0800a177
 800a0c0:	0800a177 	.word	0x0800a177
 800a0c4:	0800a177 	.word	0x0800a177
 800a0c8:	0800a177 	.word	0x0800a177
 800a0cc:	0800a177 	.word	0x0800a177
 800a0d0:	0800a177 	.word	0x0800a177
 800a0d4:	0800a177 	.word	0x0800a177
 800a0d8:	0800a177 	.word	0x0800a177
 800a0dc:	0800a177 	.word	0x0800a177
 800a0e0:	0800a177 	.word	0x0800a177
 800a0e4:	0800a177 	.word	0x0800a177
 800a0e8:	0800a177 	.word	0x0800a177
 800a0ec:	0800a177 	.word	0x0800a177
 800a0f0:	0800a177 	.word	0x0800a177
 800a0f4:	0800a177 	.word	0x0800a177
 800a0f8:	0800a169 	.word	0x0800a169
 800a0fc:	2b40      	cmp	r3, #64	; 0x40
 800a0fe:	d036      	beq.n	800a16e <UART_SetConfig+0x6b6>
 800a100:	e039      	b.n	800a176 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a102:	f7fe f967 	bl	80083d4 <HAL_RCCEx_GetD3PCLK1Freq>
 800a106:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a108:	e03b      	b.n	800a182 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a10a:	f107 0314 	add.w	r3, r7, #20
 800a10e:	4618      	mov	r0, r3
 800a110:	f7fe f976 	bl	8008400 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a114:	69bb      	ldr	r3, [r7, #24]
 800a116:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a118:	e033      	b.n	800a182 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a11a:	f107 0308 	add.w	r3, r7, #8
 800a11e:	4618      	mov	r0, r3
 800a120:	f7fe fac2 	bl	80086a8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a128:	e02b      	b.n	800a182 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a12a:	4b0a      	ldr	r3, [pc, #40]	; (800a154 <UART_SetConfig+0x69c>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f003 0320 	and.w	r3, r3, #32
 800a132:	2b00      	cmp	r3, #0
 800a134:	d009      	beq.n	800a14a <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a136:	4b07      	ldr	r3, [pc, #28]	; (800a154 <UART_SetConfig+0x69c>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	08db      	lsrs	r3, r3, #3
 800a13c:	f003 0303 	and.w	r3, r3, #3
 800a140:	4a08      	ldr	r2, [pc, #32]	; (800a164 <UART_SetConfig+0x6ac>)
 800a142:	fa22 f303 	lsr.w	r3, r2, r3
 800a146:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a148:	e01b      	b.n	800a182 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 800a14a:	4b06      	ldr	r3, [pc, #24]	; (800a164 <UART_SetConfig+0x6ac>)
 800a14c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a14e:	e018      	b.n	800a182 <UART_SetConfig+0x6ca>
 800a150:	40011400 	.word	0x40011400
 800a154:	58024400 	.word	0x58024400
 800a158:	40007800 	.word	0x40007800
 800a15c:	40007c00 	.word	0x40007c00
 800a160:	58000c00 	.word	0x58000c00
 800a164:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a168:	4bc4      	ldr	r3, [pc, #784]	; (800a47c <UART_SetConfig+0x9c4>)
 800a16a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a16c:	e009      	b.n	800a182 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a16e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a172:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a174:	e005      	b.n	800a182 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 800a176:	2300      	movs	r3, #0
 800a178:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a17a:	2301      	movs	r3, #1
 800a17c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a180:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a184:	2b00      	cmp	r3, #0
 800a186:	f000 81da 	beq.w	800a53e <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a18e:	4abc      	ldr	r2, [pc, #752]	; (800a480 <UART_SetConfig+0x9c8>)
 800a190:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a194:	461a      	mov	r2, r3
 800a196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a198:	fbb3 f3f2 	udiv	r3, r3, r2
 800a19c:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	685a      	ldr	r2, [r3, #4]
 800a1a2:	4613      	mov	r3, r2
 800a1a4:	005b      	lsls	r3, r3, #1
 800a1a6:	4413      	add	r3, r2
 800a1a8:	6a3a      	ldr	r2, [r7, #32]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d305      	bcc.n	800a1ba <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	685b      	ldr	r3, [r3, #4]
 800a1b2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a1b4:	6a3a      	ldr	r2, [r7, #32]
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	d903      	bls.n	800a1c2 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a1c0:	e1bd      	b.n	800a53e <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a1c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	f04f 0100 	mov.w	r1, #0
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ce:	4aac      	ldr	r2, [pc, #688]	; (800a480 <UART_SetConfig+0x9c8>)
 800a1d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a1d4:	b29a      	uxth	r2, r3
 800a1d6:	f04f 0300 	mov.w	r3, #0
 800a1da:	f7f6 f881 	bl	80002e0 <__aeabi_uldivmod>
 800a1de:	4602      	mov	r2, r0
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	4610      	mov	r0, r2
 800a1e4:	4619      	mov	r1, r3
 800a1e6:	f04f 0200 	mov.w	r2, #0
 800a1ea:	f04f 0300 	mov.w	r3, #0
 800a1ee:	020b      	lsls	r3, r1, #8
 800a1f0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a1f4:	0202      	lsls	r2, r0, #8
 800a1f6:	6879      	ldr	r1, [r7, #4]
 800a1f8:	6849      	ldr	r1, [r1, #4]
 800a1fa:	0849      	lsrs	r1, r1, #1
 800a1fc:	4608      	mov	r0, r1
 800a1fe:	f04f 0100 	mov.w	r1, #0
 800a202:	1814      	adds	r4, r2, r0
 800a204:	eb43 0501 	adc.w	r5, r3, r1
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	685b      	ldr	r3, [r3, #4]
 800a20c:	461a      	mov	r2, r3
 800a20e:	f04f 0300 	mov.w	r3, #0
 800a212:	4620      	mov	r0, r4
 800a214:	4629      	mov	r1, r5
 800a216:	f7f6 f863 	bl	80002e0 <__aeabi_uldivmod>
 800a21a:	4602      	mov	r2, r0
 800a21c:	460b      	mov	r3, r1
 800a21e:	4613      	mov	r3, r2
 800a220:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a224:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a228:	d308      	bcc.n	800a23c <UART_SetConfig+0x784>
 800a22a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a22c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a230:	d204      	bcs.n	800a23c <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a238:	60da      	str	r2, [r3, #12]
 800a23a:	e180      	b.n	800a53e <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 800a23c:	2301      	movs	r3, #1
 800a23e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a242:	e17c      	b.n	800a53e <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	69db      	ldr	r3, [r3, #28]
 800a248:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a24c:	f040 80bf 	bne.w	800a3ce <UART_SetConfig+0x916>
  {
    switch (clocksource)
 800a250:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a254:	2b20      	cmp	r3, #32
 800a256:	dc49      	bgt.n	800a2ec <UART_SetConfig+0x834>
 800a258:	2b00      	cmp	r3, #0
 800a25a:	db7c      	blt.n	800a356 <UART_SetConfig+0x89e>
 800a25c:	2b20      	cmp	r3, #32
 800a25e:	d87a      	bhi.n	800a356 <UART_SetConfig+0x89e>
 800a260:	a201      	add	r2, pc, #4	; (adr r2, 800a268 <UART_SetConfig+0x7b0>)
 800a262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a266:	bf00      	nop
 800a268:	0800a2f3 	.word	0x0800a2f3
 800a26c:	0800a2fb 	.word	0x0800a2fb
 800a270:	0800a357 	.word	0x0800a357
 800a274:	0800a357 	.word	0x0800a357
 800a278:	0800a303 	.word	0x0800a303
 800a27c:	0800a357 	.word	0x0800a357
 800a280:	0800a357 	.word	0x0800a357
 800a284:	0800a357 	.word	0x0800a357
 800a288:	0800a313 	.word	0x0800a313
 800a28c:	0800a357 	.word	0x0800a357
 800a290:	0800a357 	.word	0x0800a357
 800a294:	0800a357 	.word	0x0800a357
 800a298:	0800a357 	.word	0x0800a357
 800a29c:	0800a357 	.word	0x0800a357
 800a2a0:	0800a357 	.word	0x0800a357
 800a2a4:	0800a357 	.word	0x0800a357
 800a2a8:	0800a323 	.word	0x0800a323
 800a2ac:	0800a357 	.word	0x0800a357
 800a2b0:	0800a357 	.word	0x0800a357
 800a2b4:	0800a357 	.word	0x0800a357
 800a2b8:	0800a357 	.word	0x0800a357
 800a2bc:	0800a357 	.word	0x0800a357
 800a2c0:	0800a357 	.word	0x0800a357
 800a2c4:	0800a357 	.word	0x0800a357
 800a2c8:	0800a357 	.word	0x0800a357
 800a2cc:	0800a357 	.word	0x0800a357
 800a2d0:	0800a357 	.word	0x0800a357
 800a2d4:	0800a357 	.word	0x0800a357
 800a2d8:	0800a357 	.word	0x0800a357
 800a2dc:	0800a357 	.word	0x0800a357
 800a2e0:	0800a357 	.word	0x0800a357
 800a2e4:	0800a357 	.word	0x0800a357
 800a2e8:	0800a349 	.word	0x0800a349
 800a2ec:	2b40      	cmp	r3, #64	; 0x40
 800a2ee:	d02e      	beq.n	800a34e <UART_SetConfig+0x896>
 800a2f0:	e031      	b.n	800a356 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a2f2:	f7fd f8c1 	bl	8007478 <HAL_RCC_GetPCLK1Freq>
 800a2f6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a2f8:	e033      	b.n	800a362 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a2fa:	f7fd f8d3 	bl	80074a4 <HAL_RCC_GetPCLK2Freq>
 800a2fe:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a300:	e02f      	b.n	800a362 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a302:	f107 0314 	add.w	r3, r7, #20
 800a306:	4618      	mov	r0, r3
 800a308:	f7fe f87a 	bl	8008400 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a30c:	69bb      	ldr	r3, [r7, #24]
 800a30e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a310:	e027      	b.n	800a362 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a312:	f107 0308 	add.w	r3, r7, #8
 800a316:	4618      	mov	r0, r3
 800a318:	f7fe f9c6 	bl	80086a8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a320:	e01f      	b.n	800a362 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a322:	4b58      	ldr	r3, [pc, #352]	; (800a484 <UART_SetConfig+0x9cc>)
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	f003 0320 	and.w	r3, r3, #32
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d009      	beq.n	800a342 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a32e:	4b55      	ldr	r3, [pc, #340]	; (800a484 <UART_SetConfig+0x9cc>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	08db      	lsrs	r3, r3, #3
 800a334:	f003 0303 	and.w	r3, r3, #3
 800a338:	4a53      	ldr	r2, [pc, #332]	; (800a488 <UART_SetConfig+0x9d0>)
 800a33a:	fa22 f303 	lsr.w	r3, r2, r3
 800a33e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a340:	e00f      	b.n	800a362 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800a342:	4b51      	ldr	r3, [pc, #324]	; (800a488 <UART_SetConfig+0x9d0>)
 800a344:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a346:	e00c      	b.n	800a362 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a348:	4b4c      	ldr	r3, [pc, #304]	; (800a47c <UART_SetConfig+0x9c4>)
 800a34a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a34c:	e009      	b.n	800a362 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a34e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a352:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a354:	e005      	b.n	800a362 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800a356:	2300      	movs	r3, #0
 800a358:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a35a:	2301      	movs	r3, #1
 800a35c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a360:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a364:	2b00      	cmp	r3, #0
 800a366:	f000 80ea 	beq.w	800a53e <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a36e:	4a44      	ldr	r2, [pc, #272]	; (800a480 <UART_SetConfig+0x9c8>)
 800a370:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a374:	461a      	mov	r2, r3
 800a376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a378:	fbb3 f3f2 	udiv	r3, r3, r2
 800a37c:	005a      	lsls	r2, r3, #1
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	685b      	ldr	r3, [r3, #4]
 800a382:	085b      	lsrs	r3, r3, #1
 800a384:	441a      	add	r2, r3
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	685b      	ldr	r3, [r3, #4]
 800a38a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a38e:	b29b      	uxth	r3, r3
 800a390:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a394:	2b0f      	cmp	r3, #15
 800a396:	d916      	bls.n	800a3c6 <UART_SetConfig+0x90e>
 800a398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a39a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a39e:	d212      	bcs.n	800a3c6 <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a3a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3a2:	b29b      	uxth	r3, r3
 800a3a4:	f023 030f 	bic.w	r3, r3, #15
 800a3a8:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a3aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3ac:	085b      	lsrs	r3, r3, #1
 800a3ae:	b29b      	uxth	r3, r3
 800a3b0:	f003 0307 	and.w	r3, r3, #7
 800a3b4:	b29a      	uxth	r2, r3
 800a3b6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a3b8:	4313      	orrs	r3, r2
 800a3ba:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a3c2:	60da      	str	r2, [r3, #12]
 800a3c4:	e0bb      	b.n	800a53e <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a3cc:	e0b7      	b.n	800a53e <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a3ce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a3d2:	2b20      	cmp	r3, #32
 800a3d4:	dc4a      	bgt.n	800a46c <UART_SetConfig+0x9b4>
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	f2c0 8086 	blt.w	800a4e8 <UART_SetConfig+0xa30>
 800a3dc:	2b20      	cmp	r3, #32
 800a3de:	f200 8083 	bhi.w	800a4e8 <UART_SetConfig+0xa30>
 800a3e2:	a201      	add	r2, pc, #4	; (adr r2, 800a3e8 <UART_SetConfig+0x930>)
 800a3e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3e8:	0800a473 	.word	0x0800a473
 800a3ec:	0800a48d 	.word	0x0800a48d
 800a3f0:	0800a4e9 	.word	0x0800a4e9
 800a3f4:	0800a4e9 	.word	0x0800a4e9
 800a3f8:	0800a495 	.word	0x0800a495
 800a3fc:	0800a4e9 	.word	0x0800a4e9
 800a400:	0800a4e9 	.word	0x0800a4e9
 800a404:	0800a4e9 	.word	0x0800a4e9
 800a408:	0800a4a5 	.word	0x0800a4a5
 800a40c:	0800a4e9 	.word	0x0800a4e9
 800a410:	0800a4e9 	.word	0x0800a4e9
 800a414:	0800a4e9 	.word	0x0800a4e9
 800a418:	0800a4e9 	.word	0x0800a4e9
 800a41c:	0800a4e9 	.word	0x0800a4e9
 800a420:	0800a4e9 	.word	0x0800a4e9
 800a424:	0800a4e9 	.word	0x0800a4e9
 800a428:	0800a4b5 	.word	0x0800a4b5
 800a42c:	0800a4e9 	.word	0x0800a4e9
 800a430:	0800a4e9 	.word	0x0800a4e9
 800a434:	0800a4e9 	.word	0x0800a4e9
 800a438:	0800a4e9 	.word	0x0800a4e9
 800a43c:	0800a4e9 	.word	0x0800a4e9
 800a440:	0800a4e9 	.word	0x0800a4e9
 800a444:	0800a4e9 	.word	0x0800a4e9
 800a448:	0800a4e9 	.word	0x0800a4e9
 800a44c:	0800a4e9 	.word	0x0800a4e9
 800a450:	0800a4e9 	.word	0x0800a4e9
 800a454:	0800a4e9 	.word	0x0800a4e9
 800a458:	0800a4e9 	.word	0x0800a4e9
 800a45c:	0800a4e9 	.word	0x0800a4e9
 800a460:	0800a4e9 	.word	0x0800a4e9
 800a464:	0800a4e9 	.word	0x0800a4e9
 800a468:	0800a4db 	.word	0x0800a4db
 800a46c:	2b40      	cmp	r3, #64	; 0x40
 800a46e:	d037      	beq.n	800a4e0 <UART_SetConfig+0xa28>
 800a470:	e03a      	b.n	800a4e8 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a472:	f7fd f801 	bl	8007478 <HAL_RCC_GetPCLK1Freq>
 800a476:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a478:	e03c      	b.n	800a4f4 <UART_SetConfig+0xa3c>
 800a47a:	bf00      	nop
 800a47c:	003d0900 	.word	0x003d0900
 800a480:	0800d500 	.word	0x0800d500
 800a484:	58024400 	.word	0x58024400
 800a488:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a48c:	f7fd f80a 	bl	80074a4 <HAL_RCC_GetPCLK2Freq>
 800a490:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a492:	e02f      	b.n	800a4f4 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a494:	f107 0314 	add.w	r3, r7, #20
 800a498:	4618      	mov	r0, r3
 800a49a:	f7fd ffb1 	bl	8008400 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a49e:	69bb      	ldr	r3, [r7, #24]
 800a4a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a4a2:	e027      	b.n	800a4f4 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a4a4:	f107 0308 	add.w	r3, r7, #8
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f7fe f8fd 	bl	80086a8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a4b2:	e01f      	b.n	800a4f4 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a4b4:	4b2c      	ldr	r3, [pc, #176]	; (800a568 <UART_SetConfig+0xab0>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f003 0320 	and.w	r3, r3, #32
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d009      	beq.n	800a4d4 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a4c0:	4b29      	ldr	r3, [pc, #164]	; (800a568 <UART_SetConfig+0xab0>)
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	08db      	lsrs	r3, r3, #3
 800a4c6:	f003 0303 	and.w	r3, r3, #3
 800a4ca:	4a28      	ldr	r2, [pc, #160]	; (800a56c <UART_SetConfig+0xab4>)
 800a4cc:	fa22 f303 	lsr.w	r3, r2, r3
 800a4d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a4d2:	e00f      	b.n	800a4f4 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800a4d4:	4b25      	ldr	r3, [pc, #148]	; (800a56c <UART_SetConfig+0xab4>)
 800a4d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a4d8:	e00c      	b.n	800a4f4 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a4da:	4b25      	ldr	r3, [pc, #148]	; (800a570 <UART_SetConfig+0xab8>)
 800a4dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a4de:	e009      	b.n	800a4f4 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a4e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a4e6:	e005      	b.n	800a4f4 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a4f2:	bf00      	nop
    }

    if (pclk != 0U)
 800a4f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d021      	beq.n	800a53e <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4fe:	4a1d      	ldr	r2, [pc, #116]	; (800a574 <UART_SetConfig+0xabc>)
 800a500:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a504:	461a      	mov	r2, r3
 800a506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a508:	fbb3 f2f2 	udiv	r2, r3, r2
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	685b      	ldr	r3, [r3, #4]
 800a510:	085b      	lsrs	r3, r3, #1
 800a512:	441a      	add	r2, r3
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	fbb2 f3f3 	udiv	r3, r2, r3
 800a51c:	b29b      	uxth	r3, r3
 800a51e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a522:	2b0f      	cmp	r3, #15
 800a524:	d908      	bls.n	800a538 <UART_SetConfig+0xa80>
 800a526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a528:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a52c:	d204      	bcs.n	800a538 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a534:	60da      	str	r2, [r3, #12]
 800a536:	e002      	b.n	800a53e <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800a538:	2301      	movs	r3, #1
 800a53a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2201      	movs	r2, #1
 800a542:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2201      	movs	r2, #1
 800a54a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2200      	movs	r2, #0
 800a552:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2200      	movs	r2, #0
 800a558:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a55a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800a55e:	4618      	mov	r0, r3
 800a560:	3738      	adds	r7, #56	; 0x38
 800a562:	46bd      	mov	sp, r7
 800a564:	bdb0      	pop	{r4, r5, r7, pc}
 800a566:	bf00      	nop
 800a568:	58024400 	.word	0x58024400
 800a56c:	03d09000 	.word	0x03d09000
 800a570:	003d0900 	.word	0x003d0900
 800a574:	0800d500 	.word	0x0800d500

0800a578 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a578:	b480      	push	{r7}
 800a57a:	b083      	sub	sp, #12
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a584:	f003 0301 	and.w	r3, r3, #1
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d00a      	beq.n	800a5a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	685b      	ldr	r3, [r3, #4]
 800a592:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	430a      	orrs	r2, r1
 800a5a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5a6:	f003 0302 	and.w	r3, r3, #2
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d00a      	beq.n	800a5c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	430a      	orrs	r2, r1
 800a5c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5c8:	f003 0304 	and.w	r3, r3, #4
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d00a      	beq.n	800a5e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	685b      	ldr	r3, [r3, #4]
 800a5d6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	430a      	orrs	r2, r1
 800a5e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5ea:	f003 0308 	and.w	r3, r3, #8
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d00a      	beq.n	800a608 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	685b      	ldr	r3, [r3, #4]
 800a5f8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	430a      	orrs	r2, r1
 800a606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a60c:	f003 0310 	and.w	r3, r3, #16
 800a610:	2b00      	cmp	r3, #0
 800a612:	d00a      	beq.n	800a62a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	689b      	ldr	r3, [r3, #8]
 800a61a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	430a      	orrs	r2, r1
 800a628:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a62e:	f003 0320 	and.w	r3, r3, #32
 800a632:	2b00      	cmp	r3, #0
 800a634:	d00a      	beq.n	800a64c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	689b      	ldr	r3, [r3, #8]
 800a63c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	430a      	orrs	r2, r1
 800a64a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a654:	2b00      	cmp	r3, #0
 800a656:	d01a      	beq.n	800a68e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	685b      	ldr	r3, [r3, #4]
 800a65e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	430a      	orrs	r2, r1
 800a66c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a672:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a676:	d10a      	bne.n	800a68e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	685b      	ldr	r3, [r3, #4]
 800a67e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	430a      	orrs	r2, r1
 800a68c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a692:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a696:	2b00      	cmp	r3, #0
 800a698:	d00a      	beq.n	800a6b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	430a      	orrs	r2, r1
 800a6ae:	605a      	str	r2, [r3, #4]
  }
}
 800a6b0:	bf00      	nop
 800a6b2:	370c      	adds	r7, #12
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr

0800a6bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b086      	sub	sp, #24
 800a6c0:	af02      	add	r7, sp, #8
 800a6c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a6cc:	f7f8 fdac 	bl	8003228 <HAL_GetTick>
 800a6d0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	f003 0308 	and.w	r3, r3, #8
 800a6dc:	2b08      	cmp	r3, #8
 800a6de:	d10e      	bne.n	800a6fe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a6e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a6e4:	9300      	str	r3, [sp, #0]
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f000 f82f 	bl	800a752 <UART_WaitOnFlagUntilTimeout>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d001      	beq.n	800a6fe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a6fa:	2303      	movs	r3, #3
 800a6fc:	e025      	b.n	800a74a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f003 0304 	and.w	r3, r3, #4
 800a708:	2b04      	cmp	r3, #4
 800a70a:	d10e      	bne.n	800a72a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a70c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a710:	9300      	str	r3, [sp, #0]
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	2200      	movs	r2, #0
 800a716:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a71a:	6878      	ldr	r0, [r7, #4]
 800a71c:	f000 f819 	bl	800a752 <UART_WaitOnFlagUntilTimeout>
 800a720:	4603      	mov	r3, r0
 800a722:	2b00      	cmp	r3, #0
 800a724:	d001      	beq.n	800a72a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a726:	2303      	movs	r3, #3
 800a728:	e00f      	b.n	800a74a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2220      	movs	r2, #32
 800a72e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2220      	movs	r2, #32
 800a736:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	2200      	movs	r2, #0
 800a73e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2200      	movs	r2, #0
 800a744:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a748:	2300      	movs	r3, #0
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3710      	adds	r7, #16
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}

0800a752 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a752:	b580      	push	{r7, lr}
 800a754:	b084      	sub	sp, #16
 800a756:	af00      	add	r7, sp, #0
 800a758:	60f8      	str	r0, [r7, #12]
 800a75a:	60b9      	str	r1, [r7, #8]
 800a75c:	603b      	str	r3, [r7, #0]
 800a75e:	4613      	mov	r3, r2
 800a760:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a762:	e062      	b.n	800a82a <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a764:	69bb      	ldr	r3, [r7, #24]
 800a766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a76a:	d05e      	beq.n	800a82a <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a76c:	f7f8 fd5c 	bl	8003228 <HAL_GetTick>
 800a770:	4602      	mov	r2, r0
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	1ad3      	subs	r3, r2, r3
 800a776:	69ba      	ldr	r2, [r7, #24]
 800a778:	429a      	cmp	r2, r3
 800a77a:	d302      	bcc.n	800a782 <UART_WaitOnFlagUntilTimeout+0x30>
 800a77c:	69bb      	ldr	r3, [r7, #24]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d11d      	bne.n	800a7be <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	681a      	ldr	r2, [r3, #0]
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a790:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	689a      	ldr	r2, [r3, #8]
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f022 0201 	bic.w	r2, r2, #1
 800a7a0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	2220      	movs	r2, #32
 800a7a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	2220      	movs	r2, #32
 800a7ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a7ba:	2303      	movs	r3, #3
 800a7bc:	e045      	b.n	800a84a <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f003 0304 	and.w	r3, r3, #4
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d02e      	beq.n	800a82a <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	69db      	ldr	r3, [r3, #28]
 800a7d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a7d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a7da:	d126      	bne.n	800a82a <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a7e4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	681a      	ldr	r2, [r3, #0]
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a7f4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	689a      	ldr	r2, [r3, #8]
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f022 0201 	bic.w	r2, r2, #1
 800a804:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	2220      	movs	r2, #32
 800a80a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	2220      	movs	r2, #32
 800a812:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	2220      	movs	r2, #32
 800a81a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	2200      	movs	r2, #0
 800a822:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a826:	2303      	movs	r3, #3
 800a828:	e00f      	b.n	800a84a <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	69da      	ldr	r2, [r3, #28]
 800a830:	68bb      	ldr	r3, [r7, #8]
 800a832:	4013      	ands	r3, r2
 800a834:	68ba      	ldr	r2, [r7, #8]
 800a836:	429a      	cmp	r2, r3
 800a838:	bf0c      	ite	eq
 800a83a:	2301      	moveq	r3, #1
 800a83c:	2300      	movne	r3, #0
 800a83e:	b2db      	uxtb	r3, r3
 800a840:	461a      	mov	r2, r3
 800a842:	79fb      	ldrb	r3, [r7, #7]
 800a844:	429a      	cmp	r2, r3
 800a846:	d08d      	beq.n	800a764 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a848:	2300      	movs	r3, #0
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	3710      	adds	r7, #16
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
	...

0800a854 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b084      	sub	sp, #16
 800a858:	af00      	add	r7, sp, #0
 800a85a:	60f8      	str	r0, [r7, #12]
 800a85c:	60b9      	str	r1, [r7, #8]
 800a85e:	4613      	mov	r3, r2
 800a860:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	68ba      	ldr	r2, [r7, #8]
 800a866:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	88fa      	ldrh	r2, [r7, #6]
 800a86c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	2200      	movs	r2, #0
 800a874:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	2222      	movs	r2, #34	; 0x22
 800a87c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a884:	2b00      	cmp	r3, #0
 800a886:	d02c      	beq.n	800a8e2 <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a88c:	4a25      	ldr	r2, [pc, #148]	; (800a924 <UART_Start_Receive_DMA+0xd0>)
 800a88e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a894:	4a24      	ldr	r2, [pc, #144]	; (800a928 <UART_Start_Receive_DMA+0xd4>)
 800a896:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a89c:	4a23      	ldr	r2, [pc, #140]	; (800a92c <UART_Start_Receive_DMA+0xd8>)
 800a89e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	3324      	adds	r3, #36	; 0x24
 800a8b2:	4619      	mov	r1, r3
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8b8:	461a      	mov	r2, r3
 800a8ba:	88fb      	ldrh	r3, [r7, #6]
 800a8bc:	f7f9 f908 	bl	8003ad0 <HAL_DMA_Start_IT>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d00d      	beq.n	800a8e2 <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2210      	movs	r2, #16
 800a8ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	2220      	movs	r2, #32
 800a8da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      return HAL_ERROR;
 800a8de:	2301      	movs	r3, #1
 800a8e0:	e01c      	b.n	800a91c <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	681a      	ldr	r2, [r3, #0]
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a8f8:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	689a      	ldr	r2, [r3, #8]
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f042 0201 	orr.w	r2, r2, #1
 800a908:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	689a      	ldr	r2, [r3, #8]
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a918:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 800a91a:	2300      	movs	r3, #0
}
 800a91c:	4618      	mov	r0, r3
 800a91e:	3710      	adds	r7, #16
 800a920:	46bd      	mov	sp, r7
 800a922:	bd80      	pop	{r7, pc}
 800a924:	0800aa3d 	.word	0x0800aa3d
 800a928:	0800aad3 	.word	0x0800aad3
 800a92c:	0800ab0b 	.word	0x0800ab0b

0800a930 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a930:	b480      	push	{r7}
 800a932:	b083      	sub	sp, #12
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	681a      	ldr	r2, [r3, #0]
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a946:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	689a      	ldr	r2, [r3, #8]
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800a956:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2220      	movs	r2, #32
 800a95c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800a960:	bf00      	nop
 800a962:	370c      	adds	r7, #12
 800a964:	46bd      	mov	sp, r7
 800a966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96a:	4770      	bx	lr

0800a96c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a96c:	b480      	push	{r7}
 800a96e:	b083      	sub	sp, #12
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	681a      	ldr	r2, [r3, #0]
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a982:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	6899      	ldr	r1, [r3, #8]
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681a      	ldr	r2, [r3, #0]
 800a98e:	4b0f      	ldr	r3, [pc, #60]	; (800a9cc <UART_EndRxTransfer+0x60>)
 800a990:	400b      	ands	r3, r1
 800a992:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a998:	2b01      	cmp	r3, #1
 800a99a:	d107      	bne.n	800a9ac <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	681a      	ldr	r2, [r3, #0]
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f022 0210 	bic.w	r2, r2, #16
 800a9aa:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2220      	movs	r2, #32
 800a9b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	671a      	str	r2, [r3, #112]	; 0x70
}
 800a9c0:	bf00      	nop
 800a9c2:	370c      	adds	r7, #12
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ca:	4770      	bx	lr
 800a9cc:	effffffe 	.word	0xeffffffe

0800a9d0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b084      	sub	sp, #16
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9dc:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	69db      	ldr	r3, [r3, #28]
 800a9e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a9e6:	d014      	beq.n	800aa12 <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	689a      	ldr	r2, [r3, #8]
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a9fe:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	681a      	ldr	r2, [r3, #0]
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aa0e:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aa10:	e002      	b.n	800aa18 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 800aa12:	68f8      	ldr	r0, [r7, #12]
 800aa14:	f7ff f812 	bl	8009a3c <HAL_UART_TxCpltCallback>
}
 800aa18:	bf00      	nop
 800aa1a:	3710      	adds	r7, #16
 800aa1c:	46bd      	mov	sp, r7
 800aa1e:	bd80      	pop	{r7, pc}

0800aa20 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b084      	sub	sp, #16
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa2c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800aa2e:	68f8      	ldr	r0, [r7, #12]
 800aa30:	f7ff f80e 	bl	8009a50 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aa34:	bf00      	nop
 800aa36:	3710      	adds	r7, #16
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}

0800aa3c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b084      	sub	sp, #16
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa48:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	69db      	ldr	r3, [r3, #28]
 800aa4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa52:	d02b      	beq.n	800aaac <UART_DMAReceiveCplt+0x70>
  {
    huart->RxXferCount = 0U;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	2200      	movs	r2, #0
 800aa58:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	681a      	ldr	r2, [r3, #0]
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aa6a:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	689a      	ldr	r2, [r3, #8]
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f022 0201 	bic.w	r2, r2, #1
 800aa7a:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	689a      	ldr	r2, [r3, #8]
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa8a:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	2220      	movs	r2, #32
 800aa90:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aa98:	2b01      	cmp	r3, #1
 800aa9a:	d107      	bne.n	800aaac <UART_DMAReceiveCplt+0x70>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	681a      	ldr	r2, [r3, #0]
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f022 0210 	bic.w	r2, r2, #16
 800aaaa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aab0:	2b01      	cmp	r3, #1
 800aab2:	d107      	bne.n	800aac4 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800aaba:	4619      	mov	r1, r3
 800aabc:	68f8      	ldr	r0, [r7, #12]
 800aabe:	f7fe ffef 	bl	8009aa0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aac2:	e002      	b.n	800aaca <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 800aac4:	68f8      	ldr	r0, [r7, #12]
 800aac6:	f7fe ffcd 	bl	8009a64 <HAL_UART_RxCpltCallback>
}
 800aaca:	bf00      	nop
 800aacc:	3710      	adds	r7, #16
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd80      	pop	{r7, pc}

0800aad2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aad2:	b580      	push	{r7, lr}
 800aad4:	b084      	sub	sp, #16
 800aad6:	af00      	add	r7, sp, #0
 800aad8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aade:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aae4:	2b01      	cmp	r3, #1
 800aae6:	d109      	bne.n	800aafc <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800aaee:	085b      	lsrs	r3, r3, #1
 800aaf0:	b29b      	uxth	r3, r3
 800aaf2:	4619      	mov	r1, r3
 800aaf4:	68f8      	ldr	r0, [r7, #12]
 800aaf6:	f7fe ffd3 	bl	8009aa0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aafa:	e002      	b.n	800ab02 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 800aafc:	68f8      	ldr	r0, [r7, #12]
 800aafe:	f7fe ffbb 	bl	8009a78 <HAL_UART_RxHalfCpltCallback>
}
 800ab02:	bf00      	nop
 800ab04:	3710      	adds	r7, #16
 800ab06:	46bd      	mov	sp, r7
 800ab08:	bd80      	pop	{r7, pc}

0800ab0a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ab0a:	b580      	push	{r7, lr}
 800ab0c:	b086      	sub	sp, #24
 800ab0e:	af00      	add	r7, sp, #0
 800ab10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab16:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ab18:	697b      	ldr	r3, [r7, #20]
 800ab1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ab1e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab26:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	689b      	ldr	r3, [r3, #8]
 800ab2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab32:	2b80      	cmp	r3, #128	; 0x80
 800ab34:	d109      	bne.n	800ab4a <UART_DMAError+0x40>
 800ab36:	693b      	ldr	r3, [r7, #16]
 800ab38:	2b21      	cmp	r3, #33	; 0x21
 800ab3a:	d106      	bne.n	800ab4a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ab3c:	697b      	ldr	r3, [r7, #20]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800ab44:	6978      	ldr	r0, [r7, #20]
 800ab46:	f7ff fef3 	bl	800a930 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	689b      	ldr	r3, [r3, #8]
 800ab50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab54:	2b40      	cmp	r3, #64	; 0x40
 800ab56:	d109      	bne.n	800ab6c <UART_DMAError+0x62>
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	2b22      	cmp	r3, #34	; 0x22
 800ab5c:	d106      	bne.n	800ab6c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ab5e:	697b      	ldr	r3, [r7, #20]
 800ab60:	2200      	movs	r2, #0
 800ab62:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800ab66:	6978      	ldr	r0, [r7, #20]
 800ab68:	f7ff ff00 	bl	800a96c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ab6c:	697b      	ldr	r3, [r7, #20]
 800ab6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ab72:	f043 0210 	orr.w	r2, r3, #16
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ab7c:	6978      	ldr	r0, [r7, #20]
 800ab7e:	f7fe ff85 	bl	8009a8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab82:	bf00      	nop
 800ab84:	3718      	adds	r7, #24
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}

0800ab8a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ab8a:	b580      	push	{r7, lr}
 800ab8c:	b084      	sub	sp, #16
 800ab8e:	af00      	add	r7, sp, #0
 800ab90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab96:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	2200      	movs	r2, #0
 800aba4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aba8:	68f8      	ldr	r0, [r7, #12]
 800abaa:	f7fe ff6f 	bl	8009a8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abae:	bf00      	nop
 800abb0:	3710      	adds	r7, #16
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}

0800abb6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800abb6:	b580      	push	{r7, lr}
 800abb8:	b082      	sub	sp, #8
 800abba:	af00      	add	r7, sp, #0
 800abbc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800abcc:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2220      	movs	r2, #32
 800abd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	2200      	movs	r2, #0
 800abda:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800abdc:	6878      	ldr	r0, [r7, #4]
 800abde:	f7fe ff2d 	bl	8009a3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abe2:	bf00      	nop
 800abe4:	3708      	adds	r7, #8
 800abe6:	46bd      	mov	sp, r7
 800abe8:	bd80      	pop	{r7, pc}

0800abea <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800abea:	b480      	push	{r7}
 800abec:	b083      	sub	sp, #12
 800abee:	af00      	add	r7, sp, #0
 800abf0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800abf2:	bf00      	nop
 800abf4:	370c      	adds	r7, #12
 800abf6:	46bd      	mov	sp, r7
 800abf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfc:	4770      	bx	lr

0800abfe <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800abfe:	b480      	push	{r7}
 800ac00:	b083      	sub	sp, #12
 800ac02:	af00      	add	r7, sp, #0
 800ac04:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ac06:	bf00      	nop
 800ac08:	370c      	adds	r7, #12
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac10:	4770      	bx	lr

0800ac12 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ac12:	b480      	push	{r7}
 800ac14:	b083      	sub	sp, #12
 800ac16:	af00      	add	r7, sp, #0
 800ac18:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ac1a:	bf00      	nop
 800ac1c:	370c      	adds	r7, #12
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac24:	4770      	bx	lr

0800ac26 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ac26:	b480      	push	{r7}
 800ac28:	b085      	sub	sp, #20
 800ac2a:	af00      	add	r7, sp, #0
 800ac2c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ac34:	2b01      	cmp	r3, #1
 800ac36:	d101      	bne.n	800ac3c <HAL_UARTEx_DisableFifoMode+0x16>
 800ac38:	2302      	movs	r3, #2
 800ac3a:	e027      	b.n	800ac8c <HAL_UARTEx_DisableFifoMode+0x66>
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	2201      	movs	r2, #1
 800ac40:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2224      	movs	r2, #36	; 0x24
 800ac48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	681a      	ldr	r2, [r3, #0]
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f022 0201 	bic.w	r2, r2, #1
 800ac62:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ac6a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2200      	movs	r2, #0
 800ac70:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	68fa      	ldr	r2, [r7, #12]
 800ac78:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2220      	movs	r2, #32
 800ac7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2200      	movs	r2, #0
 800ac86:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ac8a:	2300      	movs	r3, #0
}
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	3714      	adds	r7, #20
 800ac90:	46bd      	mov	sp, r7
 800ac92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac96:	4770      	bx	lr

0800ac98 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b084      	sub	sp, #16
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
 800aca0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	d101      	bne.n	800acb0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800acac:	2302      	movs	r3, #2
 800acae:	e02d      	b.n	800ad0c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2201      	movs	r2, #1
 800acb4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2224      	movs	r2, #36	; 0x24
 800acbc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	681a      	ldr	r2, [r3, #0]
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f022 0201 	bic.w	r2, r2, #1
 800acd6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	689b      	ldr	r3, [r3, #8]
 800acde:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	683a      	ldr	r2, [r7, #0]
 800ace8:	430a      	orrs	r2, r1
 800acea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f000 f84f 	bl	800ad90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	68fa      	ldr	r2, [r7, #12]
 800acf8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2220      	movs	r2, #32
 800acfe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2200      	movs	r2, #0
 800ad06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ad0a:	2300      	movs	r3, #0
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3710      	adds	r7, #16
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}

0800ad14 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b084      	sub	sp, #16
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ad24:	2b01      	cmp	r3, #1
 800ad26:	d101      	bne.n	800ad2c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ad28:	2302      	movs	r3, #2
 800ad2a:	e02d      	b.n	800ad88 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2201      	movs	r2, #1
 800ad30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2224      	movs	r2, #36	; 0x24
 800ad38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	681a      	ldr	r2, [r3, #0]
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f022 0201 	bic.w	r2, r2, #1
 800ad52:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	689b      	ldr	r3, [r3, #8]
 800ad5a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	683a      	ldr	r2, [r7, #0]
 800ad64:	430a      	orrs	r2, r1
 800ad66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ad68:	6878      	ldr	r0, [r7, #4]
 800ad6a:	f000 f811 	bl	800ad90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	68fa      	ldr	r2, [r7, #12]
 800ad74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2220      	movs	r2, #32
 800ad7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2200      	movs	r2, #0
 800ad82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ad86:	2300      	movs	r3, #0
}
 800ad88:	4618      	mov	r0, r3
 800ad8a:	3710      	adds	r7, #16
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}

0800ad90 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ad90:	b480      	push	{r7}
 800ad92:	b085      	sub	sp, #20
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d108      	bne.n	800adb2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	2201      	movs	r2, #1
 800ada4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	2201      	movs	r2, #1
 800adac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800adb0:	e031      	b.n	800ae16 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800adb2:	2310      	movs	r3, #16
 800adb4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800adb6:	2310      	movs	r3, #16
 800adb8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	689b      	ldr	r3, [r3, #8]
 800adc0:	0e5b      	lsrs	r3, r3, #25
 800adc2:	b2db      	uxtb	r3, r3
 800adc4:	f003 0307 	and.w	r3, r3, #7
 800adc8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	689b      	ldr	r3, [r3, #8]
 800add0:	0f5b      	lsrs	r3, r3, #29
 800add2:	b2db      	uxtb	r3, r3
 800add4:	f003 0307 	and.w	r3, r3, #7
 800add8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800adda:	7bbb      	ldrb	r3, [r7, #14]
 800addc:	7b3a      	ldrb	r2, [r7, #12]
 800adde:	4911      	ldr	r1, [pc, #68]	; (800ae24 <UARTEx_SetNbDataToProcess+0x94>)
 800ade0:	5c8a      	ldrb	r2, [r1, r2]
 800ade2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ade6:	7b3a      	ldrb	r2, [r7, #12]
 800ade8:	490f      	ldr	r1, [pc, #60]	; (800ae28 <UARTEx_SetNbDataToProcess+0x98>)
 800adea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800adec:	fb93 f3f2 	sdiv	r3, r3, r2
 800adf0:	b29a      	uxth	r2, r3
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800adf8:	7bfb      	ldrb	r3, [r7, #15]
 800adfa:	7b7a      	ldrb	r2, [r7, #13]
 800adfc:	4909      	ldr	r1, [pc, #36]	; (800ae24 <UARTEx_SetNbDataToProcess+0x94>)
 800adfe:	5c8a      	ldrb	r2, [r1, r2]
 800ae00:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ae04:	7b7a      	ldrb	r2, [r7, #13]
 800ae06:	4908      	ldr	r1, [pc, #32]	; (800ae28 <UARTEx_SetNbDataToProcess+0x98>)
 800ae08:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ae0a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae0e:	b29a      	uxth	r2, r3
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ae16:	bf00      	nop
 800ae18:	3714      	adds	r7, #20
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae20:	4770      	bx	lr
 800ae22:	bf00      	nop
 800ae24:	0800d518 	.word	0x0800d518
 800ae28:	0800d520 	.word	0x0800d520

0800ae2c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800ae2c:	b480      	push	{r7}
 800ae2e:	b085      	sub	sp, #20
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	4603      	mov	r3, r0
 800ae34:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800ae36:	2300      	movs	r3, #0
 800ae38:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ae3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ae3e:	2b84      	cmp	r3, #132	; 0x84
 800ae40:	d005      	beq.n	800ae4e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800ae42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	4413      	add	r3, r2
 800ae4a:	3303      	adds	r3, #3
 800ae4c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800ae4e:	68fb      	ldr	r3, [r7, #12]
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3714      	adds	r7, #20
 800ae54:	46bd      	mov	sp, r7
 800ae56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5a:	4770      	bx	lr

0800ae5c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800ae60:	f001 f84a 	bl	800bef8 <vTaskStartScheduler>
  
  return osOK;
 800ae64:	2300      	movs	r3, #0
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	bd80      	pop	{r7, pc}

0800ae6a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800ae6a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae6c:	b089      	sub	sp, #36	; 0x24
 800ae6e:	af04      	add	r7, sp, #16
 800ae70:	6078      	str	r0, [r7, #4]
 800ae72:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	695b      	ldr	r3, [r3, #20]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d020      	beq.n	800aebe <osThreadCreate+0x54>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	699b      	ldr	r3, [r3, #24]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d01c      	beq.n	800aebe <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	685c      	ldr	r4, [r3, #4]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681d      	ldr	r5, [r3, #0]
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	691e      	ldr	r6, [r3, #16]
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ae96:	4618      	mov	r0, r3
 800ae98:	f7ff ffc8 	bl	800ae2c <makeFreeRtosPriority>
 800ae9c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	695b      	ldr	r3, [r3, #20]
 800aea2:	687a      	ldr	r2, [r7, #4]
 800aea4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800aea6:	9202      	str	r2, [sp, #8]
 800aea8:	9301      	str	r3, [sp, #4]
 800aeaa:	9100      	str	r1, [sp, #0]
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	4632      	mov	r2, r6
 800aeb0:	4629      	mov	r1, r5
 800aeb2:	4620      	mov	r0, r4
 800aeb4:	f000 fe58 	bl	800bb68 <xTaskCreateStatic>
 800aeb8:	4603      	mov	r3, r0
 800aeba:	60fb      	str	r3, [r7, #12]
 800aebc:	e01c      	b.n	800aef8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	685c      	ldr	r4, [r3, #4]
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800aeca:	b29e      	uxth	r6, r3
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800aed2:	4618      	mov	r0, r3
 800aed4:	f7ff ffaa 	bl	800ae2c <makeFreeRtosPriority>
 800aed8:	4602      	mov	r2, r0
 800aeda:	f107 030c 	add.w	r3, r7, #12
 800aede:	9301      	str	r3, [sp, #4]
 800aee0:	9200      	str	r2, [sp, #0]
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	4632      	mov	r2, r6
 800aee6:	4629      	mov	r1, r5
 800aee8:	4620      	mov	r0, r4
 800aeea:	f000 fe9a 	bl	800bc22 <xTaskCreate>
 800aeee:	4603      	mov	r3, r0
 800aef0:	2b01      	cmp	r3, #1
 800aef2:	d001      	beq.n	800aef8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800aef4:	2300      	movs	r3, #0
 800aef6:	e000      	b.n	800aefa <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800aef8:	68fb      	ldr	r3, [r7, #12]
}
 800aefa:	4618      	mov	r0, r3
 800aefc:	3714      	adds	r7, #20
 800aefe:	46bd      	mov	sp, r7
 800af00:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800af02 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800af02:	b580      	push	{r7, lr}
 800af04:	b084      	sub	sp, #16
 800af06:	af00      	add	r7, sp, #0
 800af08:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d001      	beq.n	800af18 <osDelay+0x16>
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	e000      	b.n	800af1a <osDelay+0x18>
 800af18:	2301      	movs	r3, #1
 800af1a:	4618      	mov	r0, r3
 800af1c:	f000 ffb8 	bl	800be90 <vTaskDelay>
  
  return osOK;
 800af20:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800af22:	4618      	mov	r0, r3
 800af24:	3710      	adds	r7, #16
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}

0800af2a <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800af2a:	b580      	push	{r7, lr}
 800af2c:	b082      	sub	sp, #8
 800af2e:	af00      	add	r7, sp, #0
 800af30:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	685b      	ldr	r3, [r3, #4]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d007      	beq.n	800af4a <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	685b      	ldr	r3, [r3, #4]
 800af3e:	4619      	mov	r1, r3
 800af40:	2001      	movs	r0, #1
 800af42:	f000 fa5c 	bl	800b3fe <xQueueCreateMutexStatic>
 800af46:	4603      	mov	r3, r0
 800af48:	e003      	b.n	800af52 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800af4a:	2001      	movs	r0, #1
 800af4c:	f000 fa3f 	bl	800b3ce <xQueueCreateMutex>
 800af50:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800af52:	4618      	mov	r0, r3
 800af54:	3708      	adds	r7, #8
 800af56:	46bd      	mov	sp, r7
 800af58:	bd80      	pop	{r7, pc}

0800af5a <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800af5a:	b580      	push	{r7, lr}
 800af5c:	b086      	sub	sp, #24
 800af5e:	af02      	add	r7, sp, #8
 800af60:	6078      	str	r0, [r7, #4]
 800af62:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	685b      	ldr	r3, [r3, #4]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d00f      	beq.n	800af8c <osSemaphoreCreate+0x32>
    if (count == 1) {
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	2b01      	cmp	r3, #1
 800af70:	d10a      	bne.n	800af88 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	685b      	ldr	r3, [r3, #4]
 800af76:	2203      	movs	r2, #3
 800af78:	9200      	str	r2, [sp, #0]
 800af7a:	2200      	movs	r2, #0
 800af7c:	2100      	movs	r1, #0
 800af7e:	2001      	movs	r0, #1
 800af80:	f000 f93a 	bl	800b1f8 <xQueueGenericCreateStatic>
 800af84:	4603      	mov	r3, r0
 800af86:	e016      	b.n	800afb6 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800af88:	2300      	movs	r3, #0
 800af8a:	e014      	b.n	800afb6 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	2b01      	cmp	r3, #1
 800af90:	d110      	bne.n	800afb4 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800af92:	2203      	movs	r2, #3
 800af94:	2100      	movs	r1, #0
 800af96:	2001      	movs	r0, #1
 800af98:	f000 f9a6 	bl	800b2e8 <xQueueGenericCreate>
 800af9c:	60f8      	str	r0, [r7, #12]
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d005      	beq.n	800afb0 <osSemaphoreCreate+0x56>
 800afa4:	2300      	movs	r3, #0
 800afa6:	2200      	movs	r2, #0
 800afa8:	2100      	movs	r1, #0
 800afaa:	68f8      	ldr	r0, [r7, #12]
 800afac:	f000 fa42 	bl	800b434 <xQueueGenericSend>
      return sema;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	e000      	b.n	800afb6 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800afb4:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800afb6:	4618      	mov	r0, r3
 800afb8:	3710      	adds	r7, #16
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}

0800afbe <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800afbe:	b480      	push	{r7}
 800afc0:	b083      	sub	sp, #12
 800afc2:	af00      	add	r7, sp, #0
 800afc4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	f103 0208 	add.w	r2, r3, #8
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f04f 32ff 	mov.w	r2, #4294967295
 800afd6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f103 0208 	add.w	r2, r3, #8
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	f103 0208 	add.w	r2, r3, #8
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2200      	movs	r2, #0
 800aff0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800aff2:	bf00      	nop
 800aff4:	370c      	adds	r7, #12
 800aff6:	46bd      	mov	sp, r7
 800aff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affc:	4770      	bx	lr

0800affe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800affe:	b480      	push	{r7}
 800b000:	b083      	sub	sp, #12
 800b002:	af00      	add	r7, sp, #0
 800b004:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	2200      	movs	r2, #0
 800b00a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b00c:	bf00      	nop
 800b00e:	370c      	adds	r7, #12
 800b010:	46bd      	mov	sp, r7
 800b012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b016:	4770      	bx	lr

0800b018 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b018:	b480      	push	{r7}
 800b01a:	b085      	sub	sp, #20
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
 800b020:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	685b      	ldr	r3, [r3, #4]
 800b026:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	68fa      	ldr	r2, [r7, #12]
 800b02c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	689a      	ldr	r2, [r3, #8]
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	689b      	ldr	r3, [r3, #8]
 800b03a:	683a      	ldr	r2, [r7, #0]
 800b03c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	683a      	ldr	r2, [r7, #0]
 800b042:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	687a      	ldr	r2, [r7, #4]
 800b048:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	1c5a      	adds	r2, r3, #1
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	601a      	str	r2, [r3, #0]
}
 800b054:	bf00      	nop
 800b056:	3714      	adds	r7, #20
 800b058:	46bd      	mov	sp, r7
 800b05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05e:	4770      	bx	lr

0800b060 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b060:	b480      	push	{r7}
 800b062:	b085      	sub	sp, #20
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
 800b068:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b076:	d103      	bne.n	800b080 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	691b      	ldr	r3, [r3, #16]
 800b07c:	60fb      	str	r3, [r7, #12]
 800b07e:	e00c      	b.n	800b09a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	3308      	adds	r3, #8
 800b084:	60fb      	str	r3, [r7, #12]
 800b086:	e002      	b.n	800b08e <vListInsert+0x2e>
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	685b      	ldr	r3, [r3, #4]
 800b08c:	60fb      	str	r3, [r7, #12]
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	685b      	ldr	r3, [r3, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	68ba      	ldr	r2, [r7, #8]
 800b096:	429a      	cmp	r2, r3
 800b098:	d2f6      	bcs.n	800b088 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	685a      	ldr	r2, [r3, #4]
 800b09e:	683b      	ldr	r3, [r7, #0]
 800b0a0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	685b      	ldr	r3, [r3, #4]
 800b0a6:	683a      	ldr	r2, [r7, #0]
 800b0a8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	68fa      	ldr	r2, [r7, #12]
 800b0ae:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	683a      	ldr	r2, [r7, #0]
 800b0b4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	687a      	ldr	r2, [r7, #4]
 800b0ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	1c5a      	adds	r2, r3, #1
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	601a      	str	r2, [r3, #0]
}
 800b0c6:	bf00      	nop
 800b0c8:	3714      	adds	r7, #20
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d0:	4770      	bx	lr

0800b0d2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b0d2:	b480      	push	{r7}
 800b0d4:	b085      	sub	sp, #20
 800b0d6:	af00      	add	r7, sp, #0
 800b0d8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	691b      	ldr	r3, [r3, #16]
 800b0de:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	685b      	ldr	r3, [r3, #4]
 800b0e4:	687a      	ldr	r2, [r7, #4]
 800b0e6:	6892      	ldr	r2, [r2, #8]
 800b0e8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	689b      	ldr	r3, [r3, #8]
 800b0ee:	687a      	ldr	r2, [r7, #4]
 800b0f0:	6852      	ldr	r2, [r2, #4]
 800b0f2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	685b      	ldr	r3, [r3, #4]
 800b0f8:	687a      	ldr	r2, [r7, #4]
 800b0fa:	429a      	cmp	r2, r3
 800b0fc:	d103      	bne.n	800b106 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	689a      	ldr	r2, [r3, #8]
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2200      	movs	r2, #0
 800b10a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	1e5a      	subs	r2, r3, #1
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	681b      	ldr	r3, [r3, #0]
}
 800b11a:	4618      	mov	r0, r3
 800b11c:	3714      	adds	r7, #20
 800b11e:	46bd      	mov	sp, r7
 800b120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b124:	4770      	bx	lr
	...

0800b128 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b084      	sub	sp, #16
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d10a      	bne.n	800b152 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b13c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b140:	f383 8811 	msr	BASEPRI, r3
 800b144:	f3bf 8f6f 	isb	sy
 800b148:	f3bf 8f4f 	dsb	sy
 800b14c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b14e:	bf00      	nop
 800b150:	e7fe      	b.n	800b150 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b152:	f001 fe1f 	bl	800cd94 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	681a      	ldr	r2, [r3, #0]
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b15e:	68f9      	ldr	r1, [r7, #12]
 800b160:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b162:	fb01 f303 	mul.w	r3, r1, r3
 800b166:	441a      	add	r2, r3
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	2200      	movs	r2, #0
 800b170:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	681a      	ldr	r2, [r3, #0]
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	681a      	ldr	r2, [r3, #0]
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b182:	3b01      	subs	r3, #1
 800b184:	68f9      	ldr	r1, [r7, #12]
 800b186:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b188:	fb01 f303 	mul.w	r3, r1, r3
 800b18c:	441a      	add	r2, r3
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	22ff      	movs	r2, #255	; 0xff
 800b196:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	22ff      	movs	r2, #255	; 0xff
 800b19e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d114      	bne.n	800b1d2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	691b      	ldr	r3, [r3, #16]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d01a      	beq.n	800b1e6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	3310      	adds	r3, #16
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	f001 f8e1 	bl	800c37c <xTaskRemoveFromEventList>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d012      	beq.n	800b1e6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b1c0:	4b0c      	ldr	r3, [pc, #48]	; (800b1f4 <xQueueGenericReset+0xcc>)
 800b1c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1c6:	601a      	str	r2, [r3, #0]
 800b1c8:	f3bf 8f4f 	dsb	sy
 800b1cc:	f3bf 8f6f 	isb	sy
 800b1d0:	e009      	b.n	800b1e6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	3310      	adds	r3, #16
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f7ff fef1 	bl	800afbe <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	3324      	adds	r3, #36	; 0x24
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	f7ff feec 	bl	800afbe <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b1e6:	f001 fe05 	bl	800cdf4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b1ea:	2301      	movs	r3, #1
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	3710      	adds	r7, #16
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}
 800b1f4:	e000ed04 	.word	0xe000ed04

0800b1f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b08e      	sub	sp, #56	; 0x38
 800b1fc:	af02      	add	r7, sp, #8
 800b1fe:	60f8      	str	r0, [r7, #12]
 800b200:	60b9      	str	r1, [r7, #8]
 800b202:	607a      	str	r2, [r7, #4]
 800b204:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d10a      	bne.n	800b222 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b20c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b210:	f383 8811 	msr	BASEPRI, r3
 800b214:	f3bf 8f6f 	isb	sy
 800b218:	f3bf 8f4f 	dsb	sy
 800b21c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b21e:	bf00      	nop
 800b220:	e7fe      	b.n	800b220 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d10a      	bne.n	800b23e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b22c:	f383 8811 	msr	BASEPRI, r3
 800b230:	f3bf 8f6f 	isb	sy
 800b234:	f3bf 8f4f 	dsb	sy
 800b238:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b23a:	bf00      	nop
 800b23c:	e7fe      	b.n	800b23c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d002      	beq.n	800b24a <xQueueGenericCreateStatic+0x52>
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d001      	beq.n	800b24e <xQueueGenericCreateStatic+0x56>
 800b24a:	2301      	movs	r3, #1
 800b24c:	e000      	b.n	800b250 <xQueueGenericCreateStatic+0x58>
 800b24e:	2300      	movs	r3, #0
 800b250:	2b00      	cmp	r3, #0
 800b252:	d10a      	bne.n	800b26a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b254:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b258:	f383 8811 	msr	BASEPRI, r3
 800b25c:	f3bf 8f6f 	isb	sy
 800b260:	f3bf 8f4f 	dsb	sy
 800b264:	623b      	str	r3, [r7, #32]
}
 800b266:	bf00      	nop
 800b268:	e7fe      	b.n	800b268 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d102      	bne.n	800b276 <xQueueGenericCreateStatic+0x7e>
 800b270:	68bb      	ldr	r3, [r7, #8]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d101      	bne.n	800b27a <xQueueGenericCreateStatic+0x82>
 800b276:	2301      	movs	r3, #1
 800b278:	e000      	b.n	800b27c <xQueueGenericCreateStatic+0x84>
 800b27a:	2300      	movs	r3, #0
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d10a      	bne.n	800b296 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b284:	f383 8811 	msr	BASEPRI, r3
 800b288:	f3bf 8f6f 	isb	sy
 800b28c:	f3bf 8f4f 	dsb	sy
 800b290:	61fb      	str	r3, [r7, #28]
}
 800b292:	bf00      	nop
 800b294:	e7fe      	b.n	800b294 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b296:	2348      	movs	r3, #72	; 0x48
 800b298:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b29a:	697b      	ldr	r3, [r7, #20]
 800b29c:	2b48      	cmp	r3, #72	; 0x48
 800b29e:	d00a      	beq.n	800b2b6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b2a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2a4:	f383 8811 	msr	BASEPRI, r3
 800b2a8:	f3bf 8f6f 	isb	sy
 800b2ac:	f3bf 8f4f 	dsb	sy
 800b2b0:	61bb      	str	r3, [r7, #24]
}
 800b2b2:	bf00      	nop
 800b2b4:	e7fe      	b.n	800b2b4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b2b6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b2bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d00d      	beq.n	800b2de <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b2c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2c4:	2201      	movs	r2, #1
 800b2c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b2ca:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b2ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2d0:	9300      	str	r3, [sp, #0]
 800b2d2:	4613      	mov	r3, r2
 800b2d4:	687a      	ldr	r2, [r7, #4]
 800b2d6:	68b9      	ldr	r1, [r7, #8]
 800b2d8:	68f8      	ldr	r0, [r7, #12]
 800b2da:	f000 f83f 	bl	800b35c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b2de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	3730      	adds	r7, #48	; 0x30
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}

0800b2e8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b08a      	sub	sp, #40	; 0x28
 800b2ec:	af02      	add	r7, sp, #8
 800b2ee:	60f8      	str	r0, [r7, #12]
 800b2f0:	60b9      	str	r1, [r7, #8]
 800b2f2:	4613      	mov	r3, r2
 800b2f4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d10a      	bne.n	800b312 <xQueueGenericCreate+0x2a>
	__asm volatile
 800b2fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b300:	f383 8811 	msr	BASEPRI, r3
 800b304:	f3bf 8f6f 	isb	sy
 800b308:	f3bf 8f4f 	dsb	sy
 800b30c:	613b      	str	r3, [r7, #16]
}
 800b30e:	bf00      	nop
 800b310:	e7fe      	b.n	800b310 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	68ba      	ldr	r2, [r7, #8]
 800b316:	fb02 f303 	mul.w	r3, r2, r3
 800b31a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b31c:	69fb      	ldr	r3, [r7, #28]
 800b31e:	3348      	adds	r3, #72	; 0x48
 800b320:	4618      	mov	r0, r3
 800b322:	f001 fe59 	bl	800cfd8 <pvPortMalloc>
 800b326:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b328:	69bb      	ldr	r3, [r7, #24]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d011      	beq.n	800b352 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b32e:	69bb      	ldr	r3, [r7, #24]
 800b330:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b332:	697b      	ldr	r3, [r7, #20]
 800b334:	3348      	adds	r3, #72	; 0x48
 800b336:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b338:	69bb      	ldr	r3, [r7, #24]
 800b33a:	2200      	movs	r2, #0
 800b33c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b340:	79fa      	ldrb	r2, [r7, #7]
 800b342:	69bb      	ldr	r3, [r7, #24]
 800b344:	9300      	str	r3, [sp, #0]
 800b346:	4613      	mov	r3, r2
 800b348:	697a      	ldr	r2, [r7, #20]
 800b34a:	68b9      	ldr	r1, [r7, #8]
 800b34c:	68f8      	ldr	r0, [r7, #12]
 800b34e:	f000 f805 	bl	800b35c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b352:	69bb      	ldr	r3, [r7, #24]
	}
 800b354:	4618      	mov	r0, r3
 800b356:	3720      	adds	r7, #32
 800b358:	46bd      	mov	sp, r7
 800b35a:	bd80      	pop	{r7, pc}

0800b35c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b084      	sub	sp, #16
 800b360:	af00      	add	r7, sp, #0
 800b362:	60f8      	str	r0, [r7, #12]
 800b364:	60b9      	str	r1, [r7, #8]
 800b366:	607a      	str	r2, [r7, #4]
 800b368:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d103      	bne.n	800b378 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b370:	69bb      	ldr	r3, [r7, #24]
 800b372:	69ba      	ldr	r2, [r7, #24]
 800b374:	601a      	str	r2, [r3, #0]
 800b376:	e002      	b.n	800b37e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b378:	69bb      	ldr	r3, [r7, #24]
 800b37a:	687a      	ldr	r2, [r7, #4]
 800b37c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b37e:	69bb      	ldr	r3, [r7, #24]
 800b380:	68fa      	ldr	r2, [r7, #12]
 800b382:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b384:	69bb      	ldr	r3, [r7, #24]
 800b386:	68ba      	ldr	r2, [r7, #8]
 800b388:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b38a:	2101      	movs	r1, #1
 800b38c:	69b8      	ldr	r0, [r7, #24]
 800b38e:	f7ff fecb 	bl	800b128 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b392:	bf00      	nop
 800b394:	3710      	adds	r7, #16
 800b396:	46bd      	mov	sp, r7
 800b398:	bd80      	pop	{r7, pc}

0800b39a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b39a:	b580      	push	{r7, lr}
 800b39c:	b082      	sub	sp, #8
 800b39e:	af00      	add	r7, sp, #0
 800b3a0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d00e      	beq.n	800b3c6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	2200      	movs	r2, #0
 800b3be:	2100      	movs	r1, #0
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	f000 f837 	bl	800b434 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b3c6:	bf00      	nop
 800b3c8:	3708      	adds	r7, #8
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bd80      	pop	{r7, pc}

0800b3ce <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b3ce:	b580      	push	{r7, lr}
 800b3d0:	b086      	sub	sp, #24
 800b3d2:	af00      	add	r7, sp, #0
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b3d8:	2301      	movs	r3, #1
 800b3da:	617b      	str	r3, [r7, #20]
 800b3dc:	2300      	movs	r3, #0
 800b3de:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b3e0:	79fb      	ldrb	r3, [r7, #7]
 800b3e2:	461a      	mov	r2, r3
 800b3e4:	6939      	ldr	r1, [r7, #16]
 800b3e6:	6978      	ldr	r0, [r7, #20]
 800b3e8:	f7ff ff7e 	bl	800b2e8 <xQueueGenericCreate>
 800b3ec:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b3ee:	68f8      	ldr	r0, [r7, #12]
 800b3f0:	f7ff ffd3 	bl	800b39a <prvInitialiseMutex>

		return xNewQueue;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
	}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3718      	adds	r7, #24
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}

0800b3fe <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b3fe:	b580      	push	{r7, lr}
 800b400:	b088      	sub	sp, #32
 800b402:	af02      	add	r7, sp, #8
 800b404:	4603      	mov	r3, r0
 800b406:	6039      	str	r1, [r7, #0]
 800b408:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b40a:	2301      	movs	r3, #1
 800b40c:	617b      	str	r3, [r7, #20]
 800b40e:	2300      	movs	r3, #0
 800b410:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b412:	79fb      	ldrb	r3, [r7, #7]
 800b414:	9300      	str	r3, [sp, #0]
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	2200      	movs	r2, #0
 800b41a:	6939      	ldr	r1, [r7, #16]
 800b41c:	6978      	ldr	r0, [r7, #20]
 800b41e:	f7ff feeb 	bl	800b1f8 <xQueueGenericCreateStatic>
 800b422:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b424:	68f8      	ldr	r0, [r7, #12]
 800b426:	f7ff ffb8 	bl	800b39a <prvInitialiseMutex>

		return xNewQueue;
 800b42a:	68fb      	ldr	r3, [r7, #12]
	}
 800b42c:	4618      	mov	r0, r3
 800b42e:	3718      	adds	r7, #24
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}

0800b434 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b08e      	sub	sp, #56	; 0x38
 800b438:	af00      	add	r7, sp, #0
 800b43a:	60f8      	str	r0, [r7, #12]
 800b43c:	60b9      	str	r1, [r7, #8]
 800b43e:	607a      	str	r2, [r7, #4]
 800b440:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b442:	2300      	movs	r3, #0
 800b444:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b44a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d10a      	bne.n	800b466 <xQueueGenericSend+0x32>
	__asm volatile
 800b450:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b454:	f383 8811 	msr	BASEPRI, r3
 800b458:	f3bf 8f6f 	isb	sy
 800b45c:	f3bf 8f4f 	dsb	sy
 800b460:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b462:	bf00      	nop
 800b464:	e7fe      	b.n	800b464 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d103      	bne.n	800b474 <xQueueGenericSend+0x40>
 800b46c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b46e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b470:	2b00      	cmp	r3, #0
 800b472:	d101      	bne.n	800b478 <xQueueGenericSend+0x44>
 800b474:	2301      	movs	r3, #1
 800b476:	e000      	b.n	800b47a <xQueueGenericSend+0x46>
 800b478:	2300      	movs	r3, #0
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d10a      	bne.n	800b494 <xQueueGenericSend+0x60>
	__asm volatile
 800b47e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b482:	f383 8811 	msr	BASEPRI, r3
 800b486:	f3bf 8f6f 	isb	sy
 800b48a:	f3bf 8f4f 	dsb	sy
 800b48e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b490:	bf00      	nop
 800b492:	e7fe      	b.n	800b492 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	2b02      	cmp	r3, #2
 800b498:	d103      	bne.n	800b4a2 <xQueueGenericSend+0x6e>
 800b49a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b49c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b49e:	2b01      	cmp	r3, #1
 800b4a0:	d101      	bne.n	800b4a6 <xQueueGenericSend+0x72>
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	e000      	b.n	800b4a8 <xQueueGenericSend+0x74>
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d10a      	bne.n	800b4c2 <xQueueGenericSend+0x8e>
	__asm volatile
 800b4ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4b0:	f383 8811 	msr	BASEPRI, r3
 800b4b4:	f3bf 8f6f 	isb	sy
 800b4b8:	f3bf 8f4f 	dsb	sy
 800b4bc:	623b      	str	r3, [r7, #32]
}
 800b4be:	bf00      	nop
 800b4c0:	e7fe      	b.n	800b4c0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b4c2:	f001 f917 	bl	800c6f4 <xTaskGetSchedulerState>
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d102      	bne.n	800b4d2 <xQueueGenericSend+0x9e>
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d101      	bne.n	800b4d6 <xQueueGenericSend+0xa2>
 800b4d2:	2301      	movs	r3, #1
 800b4d4:	e000      	b.n	800b4d8 <xQueueGenericSend+0xa4>
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d10a      	bne.n	800b4f2 <xQueueGenericSend+0xbe>
	__asm volatile
 800b4dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e0:	f383 8811 	msr	BASEPRI, r3
 800b4e4:	f3bf 8f6f 	isb	sy
 800b4e8:	f3bf 8f4f 	dsb	sy
 800b4ec:	61fb      	str	r3, [r7, #28]
}
 800b4ee:	bf00      	nop
 800b4f0:	e7fe      	b.n	800b4f0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b4f2:	f001 fc4f 	bl	800cd94 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b4f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b4fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4fe:	429a      	cmp	r2, r3
 800b500:	d302      	bcc.n	800b508 <xQueueGenericSend+0xd4>
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	2b02      	cmp	r3, #2
 800b506:	d129      	bne.n	800b55c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b508:	683a      	ldr	r2, [r7, #0]
 800b50a:	68b9      	ldr	r1, [r7, #8]
 800b50c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b50e:	f000 fa41 	bl	800b994 <prvCopyDataToQueue>
 800b512:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d010      	beq.n	800b53e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b51e:	3324      	adds	r3, #36	; 0x24
 800b520:	4618      	mov	r0, r3
 800b522:	f000 ff2b 	bl	800c37c <xTaskRemoveFromEventList>
 800b526:	4603      	mov	r3, r0
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d013      	beq.n	800b554 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b52c:	4b3f      	ldr	r3, [pc, #252]	; (800b62c <xQueueGenericSend+0x1f8>)
 800b52e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b532:	601a      	str	r2, [r3, #0]
 800b534:	f3bf 8f4f 	dsb	sy
 800b538:	f3bf 8f6f 	isb	sy
 800b53c:	e00a      	b.n	800b554 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b53e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b540:	2b00      	cmp	r3, #0
 800b542:	d007      	beq.n	800b554 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b544:	4b39      	ldr	r3, [pc, #228]	; (800b62c <xQueueGenericSend+0x1f8>)
 800b546:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b54a:	601a      	str	r2, [r3, #0]
 800b54c:	f3bf 8f4f 	dsb	sy
 800b550:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b554:	f001 fc4e 	bl	800cdf4 <vPortExitCritical>
				return pdPASS;
 800b558:	2301      	movs	r3, #1
 800b55a:	e063      	b.n	800b624 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d103      	bne.n	800b56a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b562:	f001 fc47 	bl	800cdf4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b566:	2300      	movs	r3, #0
 800b568:	e05c      	b.n	800b624 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b56a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d106      	bne.n	800b57e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b570:	f107 0314 	add.w	r3, r7, #20
 800b574:	4618      	mov	r0, r3
 800b576:	f000 ff63 	bl	800c440 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b57a:	2301      	movs	r3, #1
 800b57c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b57e:	f001 fc39 	bl	800cdf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b582:	f000 fd19 	bl	800bfb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b586:	f001 fc05 	bl	800cd94 <vPortEnterCritical>
 800b58a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b58c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b590:	b25b      	sxtb	r3, r3
 800b592:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b596:	d103      	bne.n	800b5a0 <xQueueGenericSend+0x16c>
 800b598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b59a:	2200      	movs	r2, #0
 800b59c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b5a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b5a6:	b25b      	sxtb	r3, r3
 800b5a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5ac:	d103      	bne.n	800b5b6 <xQueueGenericSend+0x182>
 800b5ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b5b6:	f001 fc1d 	bl	800cdf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b5ba:	1d3a      	adds	r2, r7, #4
 800b5bc:	f107 0314 	add.w	r3, r7, #20
 800b5c0:	4611      	mov	r1, r2
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f000 ff52 	bl	800c46c <xTaskCheckForTimeOut>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d124      	bne.n	800b618 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b5ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b5d0:	f000 fab2 	bl	800bb38 <prvIsQueueFull>
 800b5d4:	4603      	mov	r3, r0
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d018      	beq.n	800b60c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b5da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5dc:	3310      	adds	r3, #16
 800b5de:	687a      	ldr	r2, [r7, #4]
 800b5e0:	4611      	mov	r1, r2
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	f000 fea6 	bl	800c334 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b5e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b5ea:	f000 fa3d 	bl	800ba68 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b5ee:	f000 fcf1 	bl	800bfd4 <xTaskResumeAll>
 800b5f2:	4603      	mov	r3, r0
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	f47f af7c 	bne.w	800b4f2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b5fa:	4b0c      	ldr	r3, [pc, #48]	; (800b62c <xQueueGenericSend+0x1f8>)
 800b5fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b600:	601a      	str	r2, [r3, #0]
 800b602:	f3bf 8f4f 	dsb	sy
 800b606:	f3bf 8f6f 	isb	sy
 800b60a:	e772      	b.n	800b4f2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b60c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b60e:	f000 fa2b 	bl	800ba68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b612:	f000 fcdf 	bl	800bfd4 <xTaskResumeAll>
 800b616:	e76c      	b.n	800b4f2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b618:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b61a:	f000 fa25 	bl	800ba68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b61e:	f000 fcd9 	bl	800bfd4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b622:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b624:	4618      	mov	r0, r3
 800b626:	3738      	adds	r7, #56	; 0x38
 800b628:	46bd      	mov	sp, r7
 800b62a:	bd80      	pop	{r7, pc}
 800b62c:	e000ed04 	.word	0xe000ed04

0800b630 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b08e      	sub	sp, #56	; 0x38
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
 800b638:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800b63e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b640:	2b00      	cmp	r3, #0
 800b642:	d10a      	bne.n	800b65a <xQueueGiveFromISR+0x2a>
	__asm volatile
 800b644:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b648:	f383 8811 	msr	BASEPRI, r3
 800b64c:	f3bf 8f6f 	isb	sy
 800b650:	f3bf 8f4f 	dsb	sy
 800b654:	623b      	str	r3, [r7, #32]
}
 800b656:	bf00      	nop
 800b658:	e7fe      	b.n	800b658 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b65a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b65c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d00a      	beq.n	800b678 <xQueueGiveFromISR+0x48>
	__asm volatile
 800b662:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b666:	f383 8811 	msr	BASEPRI, r3
 800b66a:	f3bf 8f6f 	isb	sy
 800b66e:	f3bf 8f4f 	dsb	sy
 800b672:	61fb      	str	r3, [r7, #28]
}
 800b674:	bf00      	nop
 800b676:	e7fe      	b.n	800b676 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800b678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d103      	bne.n	800b688 <xQueueGiveFromISR+0x58>
 800b680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b682:	689b      	ldr	r3, [r3, #8]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d101      	bne.n	800b68c <xQueueGiveFromISR+0x5c>
 800b688:	2301      	movs	r3, #1
 800b68a:	e000      	b.n	800b68e <xQueueGiveFromISR+0x5e>
 800b68c:	2300      	movs	r3, #0
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d10a      	bne.n	800b6a8 <xQueueGiveFromISR+0x78>
	__asm volatile
 800b692:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b696:	f383 8811 	msr	BASEPRI, r3
 800b69a:	f3bf 8f6f 	isb	sy
 800b69e:	f3bf 8f4f 	dsb	sy
 800b6a2:	61bb      	str	r3, [r7, #24]
}
 800b6a4:	bf00      	nop
 800b6a6:	e7fe      	b.n	800b6a6 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b6a8:	f001 fc56 	bl	800cf58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b6ac:	f3ef 8211 	mrs	r2, BASEPRI
 800b6b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6b4:	f383 8811 	msr	BASEPRI, r3
 800b6b8:	f3bf 8f6f 	isb	sy
 800b6bc:	f3bf 8f4f 	dsb	sy
 800b6c0:	617a      	str	r2, [r7, #20]
 800b6c2:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b6c4:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b6c6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b6c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6cc:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800b6ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b6d4:	429a      	cmp	r2, r3
 800b6d6:	d22b      	bcs.n	800b730 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b6d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b6de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b6e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6e4:	1c5a      	adds	r2, r3, #1
 800b6e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6e8:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b6ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b6ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6f2:	d112      	bne.n	800b71a <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b6f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d016      	beq.n	800b72a <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b6fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6fe:	3324      	adds	r3, #36	; 0x24
 800b700:	4618      	mov	r0, r3
 800b702:	f000 fe3b 	bl	800c37c <xTaskRemoveFromEventList>
 800b706:	4603      	mov	r3, r0
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d00e      	beq.n	800b72a <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d00b      	beq.n	800b72a <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	2201      	movs	r2, #1
 800b716:	601a      	str	r2, [r3, #0]
 800b718:	e007      	b.n	800b72a <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b71a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b71e:	3301      	adds	r3, #1
 800b720:	b2db      	uxtb	r3, r3
 800b722:	b25a      	sxtb	r2, r3
 800b724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b726:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b72a:	2301      	movs	r3, #1
 800b72c:	637b      	str	r3, [r7, #52]	; 0x34
 800b72e:	e001      	b.n	800b734 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b730:	2300      	movs	r3, #0
 800b732:	637b      	str	r3, [r7, #52]	; 0x34
 800b734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b736:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b73e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b742:	4618      	mov	r0, r3
 800b744:	3738      	adds	r7, #56	; 0x38
 800b746:	46bd      	mov	sp, r7
 800b748:	bd80      	pop	{r7, pc}
	...

0800b74c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b08e      	sub	sp, #56	; 0x38
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
 800b754:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b756:	2300      	movs	r3, #0
 800b758:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b75e:	2300      	movs	r3, #0
 800b760:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b764:	2b00      	cmp	r3, #0
 800b766:	d10a      	bne.n	800b77e <xQueueSemaphoreTake+0x32>
	__asm volatile
 800b768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b76c:	f383 8811 	msr	BASEPRI, r3
 800b770:	f3bf 8f6f 	isb	sy
 800b774:	f3bf 8f4f 	dsb	sy
 800b778:	623b      	str	r3, [r7, #32]
}
 800b77a:	bf00      	nop
 800b77c:	e7fe      	b.n	800b77c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b77e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b782:	2b00      	cmp	r3, #0
 800b784:	d00a      	beq.n	800b79c <xQueueSemaphoreTake+0x50>
	__asm volatile
 800b786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b78a:	f383 8811 	msr	BASEPRI, r3
 800b78e:	f3bf 8f6f 	isb	sy
 800b792:	f3bf 8f4f 	dsb	sy
 800b796:	61fb      	str	r3, [r7, #28]
}
 800b798:	bf00      	nop
 800b79a:	e7fe      	b.n	800b79a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b79c:	f000 ffaa 	bl	800c6f4 <xTaskGetSchedulerState>
 800b7a0:	4603      	mov	r3, r0
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d102      	bne.n	800b7ac <xQueueSemaphoreTake+0x60>
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d101      	bne.n	800b7b0 <xQueueSemaphoreTake+0x64>
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	e000      	b.n	800b7b2 <xQueueSemaphoreTake+0x66>
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d10a      	bne.n	800b7cc <xQueueSemaphoreTake+0x80>
	__asm volatile
 800b7b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ba:	f383 8811 	msr	BASEPRI, r3
 800b7be:	f3bf 8f6f 	isb	sy
 800b7c2:	f3bf 8f4f 	dsb	sy
 800b7c6:	61bb      	str	r3, [r7, #24]
}
 800b7c8:	bf00      	nop
 800b7ca:	e7fe      	b.n	800b7ca <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b7cc:	f001 fae2 	bl	800cd94 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b7d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7d4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b7d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d024      	beq.n	800b826 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b7dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7de:	1e5a      	subs	r2, r3, #1
 800b7e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7e2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b7e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d104      	bne.n	800b7f6 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b7ec:	f001 f92a 	bl	800ca44 <pvTaskIncrementMutexHeldCount>
 800b7f0:	4602      	mov	r2, r0
 800b7f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7f4:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b7f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7f8:	691b      	ldr	r3, [r3, #16]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d00f      	beq.n	800b81e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b7fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b800:	3310      	adds	r3, #16
 800b802:	4618      	mov	r0, r3
 800b804:	f000 fdba 	bl	800c37c <xTaskRemoveFromEventList>
 800b808:	4603      	mov	r3, r0
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d007      	beq.n	800b81e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b80e:	4b54      	ldr	r3, [pc, #336]	; (800b960 <xQueueSemaphoreTake+0x214>)
 800b810:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b814:	601a      	str	r2, [r3, #0]
 800b816:	f3bf 8f4f 	dsb	sy
 800b81a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b81e:	f001 fae9 	bl	800cdf4 <vPortExitCritical>
				return pdPASS;
 800b822:	2301      	movs	r3, #1
 800b824:	e097      	b.n	800b956 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d111      	bne.n	800b850 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800b82c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d00a      	beq.n	800b848 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800b832:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b836:	f383 8811 	msr	BASEPRI, r3
 800b83a:	f3bf 8f6f 	isb	sy
 800b83e:	f3bf 8f4f 	dsb	sy
 800b842:	617b      	str	r3, [r7, #20]
}
 800b844:	bf00      	nop
 800b846:	e7fe      	b.n	800b846 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800b848:	f001 fad4 	bl	800cdf4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b84c:	2300      	movs	r3, #0
 800b84e:	e082      	b.n	800b956 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b850:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b852:	2b00      	cmp	r3, #0
 800b854:	d106      	bne.n	800b864 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b856:	f107 030c 	add.w	r3, r7, #12
 800b85a:	4618      	mov	r0, r3
 800b85c:	f000 fdf0 	bl	800c440 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b860:	2301      	movs	r3, #1
 800b862:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b864:	f001 fac6 	bl	800cdf4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b868:	f000 fba6 	bl	800bfb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b86c:	f001 fa92 	bl	800cd94 <vPortEnterCritical>
 800b870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b872:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b876:	b25b      	sxtb	r3, r3
 800b878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b87c:	d103      	bne.n	800b886 <xQueueSemaphoreTake+0x13a>
 800b87e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b880:	2200      	movs	r2, #0
 800b882:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b888:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b88c:	b25b      	sxtb	r3, r3
 800b88e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b892:	d103      	bne.n	800b89c <xQueueSemaphoreTake+0x150>
 800b894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b896:	2200      	movs	r2, #0
 800b898:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b89c:	f001 faaa 	bl	800cdf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b8a0:	463a      	mov	r2, r7
 800b8a2:	f107 030c 	add.w	r3, r7, #12
 800b8a6:	4611      	mov	r1, r2
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	f000 fddf 	bl	800c46c <xTaskCheckForTimeOut>
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d132      	bne.n	800b91a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b8b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b8b6:	f000 f929 	bl	800bb0c <prvIsQueueEmpty>
 800b8ba:	4603      	mov	r3, r0
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d026      	beq.n	800b90e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b8c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d109      	bne.n	800b8dc <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800b8c8:	f001 fa64 	bl	800cd94 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b8cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8ce:	689b      	ldr	r3, [r3, #8]
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	f000 ff2d 	bl	800c730 <xTaskPriorityInherit>
 800b8d6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800b8d8:	f001 fa8c 	bl	800cdf4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b8dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8de:	3324      	adds	r3, #36	; 0x24
 800b8e0:	683a      	ldr	r2, [r7, #0]
 800b8e2:	4611      	mov	r1, r2
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	f000 fd25 	bl	800c334 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b8ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b8ec:	f000 f8bc 	bl	800ba68 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b8f0:	f000 fb70 	bl	800bfd4 <xTaskResumeAll>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	f47f af68 	bne.w	800b7cc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800b8fc:	4b18      	ldr	r3, [pc, #96]	; (800b960 <xQueueSemaphoreTake+0x214>)
 800b8fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b902:	601a      	str	r2, [r3, #0]
 800b904:	f3bf 8f4f 	dsb	sy
 800b908:	f3bf 8f6f 	isb	sy
 800b90c:	e75e      	b.n	800b7cc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b90e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b910:	f000 f8aa 	bl	800ba68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b914:	f000 fb5e 	bl	800bfd4 <xTaskResumeAll>
 800b918:	e758      	b.n	800b7cc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b91a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b91c:	f000 f8a4 	bl	800ba68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b920:	f000 fb58 	bl	800bfd4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b924:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b926:	f000 f8f1 	bl	800bb0c <prvIsQueueEmpty>
 800b92a:	4603      	mov	r3, r0
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	f43f af4d 	beq.w	800b7cc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b934:	2b00      	cmp	r3, #0
 800b936:	d00d      	beq.n	800b954 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800b938:	f001 fa2c 	bl	800cd94 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b93c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b93e:	f000 f811 	bl	800b964 <prvGetDisinheritPriorityAfterTimeout>
 800b942:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800b944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b946:	689b      	ldr	r3, [r3, #8]
 800b948:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b94a:	4618      	mov	r0, r3
 800b94c:	f000 ffec 	bl	800c928 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b950:	f001 fa50 	bl	800cdf4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b954:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b956:	4618      	mov	r0, r3
 800b958:	3738      	adds	r7, #56	; 0x38
 800b95a:	46bd      	mov	sp, r7
 800b95c:	bd80      	pop	{r7, pc}
 800b95e:	bf00      	nop
 800b960:	e000ed04 	.word	0xe000ed04

0800b964 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b964:	b480      	push	{r7}
 800b966:	b085      	sub	sp, #20
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b970:	2b00      	cmp	r3, #0
 800b972:	d006      	beq.n	800b982 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f1c3 0307 	rsb	r3, r3, #7
 800b97e:	60fb      	str	r3, [r7, #12]
 800b980:	e001      	b.n	800b986 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b982:	2300      	movs	r3, #0
 800b984:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b986:	68fb      	ldr	r3, [r7, #12]
	}
 800b988:	4618      	mov	r0, r3
 800b98a:	3714      	adds	r7, #20
 800b98c:	46bd      	mov	sp, r7
 800b98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b992:	4770      	bx	lr

0800b994 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b086      	sub	sp, #24
 800b998:	af00      	add	r7, sp, #0
 800b99a:	60f8      	str	r0, [r7, #12]
 800b99c:	60b9      	str	r1, [r7, #8]
 800b99e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9a8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d10d      	bne.n	800b9ce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d14d      	bne.n	800ba56 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	689b      	ldr	r3, [r3, #8]
 800b9be:	4618      	mov	r0, r3
 800b9c0:	f000 ff2c 	bl	800c81c <xTaskPriorityDisinherit>
 800b9c4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	609a      	str	r2, [r3, #8]
 800b9cc:	e043      	b.n	800ba56 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d119      	bne.n	800ba08 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	6858      	ldr	r0, [r3, #4]
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9dc:	461a      	mov	r2, r3
 800b9de:	68b9      	ldr	r1, [r7, #8]
 800b9e0:	f001 fd08 	bl	800d3f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	685a      	ldr	r2, [r3, #4]
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9ec:	441a      	add	r2, r3
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	685a      	ldr	r2, [r3, #4]
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	689b      	ldr	r3, [r3, #8]
 800b9fa:	429a      	cmp	r2, r3
 800b9fc:	d32b      	bcc.n	800ba56 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	681a      	ldr	r2, [r3, #0]
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	605a      	str	r2, [r3, #4]
 800ba06:	e026      	b.n	800ba56 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	68d8      	ldr	r0, [r3, #12]
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba10:	461a      	mov	r2, r3
 800ba12:	68b9      	ldr	r1, [r7, #8]
 800ba14:	f001 fcee 	bl	800d3f4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	68da      	ldr	r2, [r3, #12]
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba20:	425b      	negs	r3, r3
 800ba22:	441a      	add	r2, r3
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	68da      	ldr	r2, [r3, #12]
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	429a      	cmp	r2, r3
 800ba32:	d207      	bcs.n	800ba44 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	689a      	ldr	r2, [r3, #8]
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba3c:	425b      	negs	r3, r3
 800ba3e:	441a      	add	r2, r3
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2b02      	cmp	r3, #2
 800ba48:	d105      	bne.n	800ba56 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ba4a:	693b      	ldr	r3, [r7, #16]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d002      	beq.n	800ba56 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ba50:	693b      	ldr	r3, [r7, #16]
 800ba52:	3b01      	subs	r3, #1
 800ba54:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ba56:	693b      	ldr	r3, [r7, #16]
 800ba58:	1c5a      	adds	r2, r3, #1
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ba5e:	697b      	ldr	r3, [r7, #20]
}
 800ba60:	4618      	mov	r0, r3
 800ba62:	3718      	adds	r7, #24
 800ba64:	46bd      	mov	sp, r7
 800ba66:	bd80      	pop	{r7, pc}

0800ba68 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b084      	sub	sp, #16
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ba70:	f001 f990 	bl	800cd94 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba7a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ba7c:	e011      	b.n	800baa2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d012      	beq.n	800baac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	3324      	adds	r3, #36	; 0x24
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	f000 fc76 	bl	800c37c <xTaskRemoveFromEventList>
 800ba90:	4603      	mov	r3, r0
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d001      	beq.n	800ba9a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ba96:	f000 fd4b 	bl	800c530 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ba9a:	7bfb      	ldrb	r3, [r7, #15]
 800ba9c:	3b01      	subs	r3, #1
 800ba9e:	b2db      	uxtb	r3, r3
 800baa0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800baa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	dce9      	bgt.n	800ba7e <prvUnlockQueue+0x16>
 800baaa:	e000      	b.n	800baae <prvUnlockQueue+0x46>
					break;
 800baac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	22ff      	movs	r2, #255	; 0xff
 800bab2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bab6:	f001 f99d 	bl	800cdf4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800baba:	f001 f96b 	bl	800cd94 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bac4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bac6:	e011      	b.n	800baec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	691b      	ldr	r3, [r3, #16]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d012      	beq.n	800baf6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	3310      	adds	r3, #16
 800bad4:	4618      	mov	r0, r3
 800bad6:	f000 fc51 	bl	800c37c <xTaskRemoveFromEventList>
 800bada:	4603      	mov	r3, r0
 800badc:	2b00      	cmp	r3, #0
 800bade:	d001      	beq.n	800bae4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bae0:	f000 fd26 	bl	800c530 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bae4:	7bbb      	ldrb	r3, [r7, #14]
 800bae6:	3b01      	subs	r3, #1
 800bae8:	b2db      	uxtb	r3, r3
 800baea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800baec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	dce9      	bgt.n	800bac8 <prvUnlockQueue+0x60>
 800baf4:	e000      	b.n	800baf8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800baf6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	22ff      	movs	r2, #255	; 0xff
 800bafc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bb00:	f001 f978 	bl	800cdf4 <vPortExitCritical>
}
 800bb04:	bf00      	nop
 800bb06:	3710      	adds	r7, #16
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}

0800bb0c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b084      	sub	sp, #16
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bb14:	f001 f93e 	bl	800cd94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d102      	bne.n	800bb26 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bb20:	2301      	movs	r3, #1
 800bb22:	60fb      	str	r3, [r7, #12]
 800bb24:	e001      	b.n	800bb2a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bb26:	2300      	movs	r3, #0
 800bb28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb2a:	f001 f963 	bl	800cdf4 <vPortExitCritical>

	return xReturn;
 800bb2e:	68fb      	ldr	r3, [r7, #12]
}
 800bb30:	4618      	mov	r0, r3
 800bb32:	3710      	adds	r7, #16
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}

0800bb38 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b084      	sub	sp, #16
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bb40:	f001 f928 	bl	800cd94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb4c:	429a      	cmp	r2, r3
 800bb4e:	d102      	bne.n	800bb56 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bb50:	2301      	movs	r3, #1
 800bb52:	60fb      	str	r3, [r7, #12]
 800bb54:	e001      	b.n	800bb5a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bb56:	2300      	movs	r3, #0
 800bb58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb5a:	f001 f94b 	bl	800cdf4 <vPortExitCritical>

	return xReturn;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
}
 800bb60:	4618      	mov	r0, r3
 800bb62:	3710      	adds	r7, #16
 800bb64:	46bd      	mov	sp, r7
 800bb66:	bd80      	pop	{r7, pc}

0800bb68 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bb68:	b580      	push	{r7, lr}
 800bb6a:	b08e      	sub	sp, #56	; 0x38
 800bb6c:	af04      	add	r7, sp, #16
 800bb6e:	60f8      	str	r0, [r7, #12]
 800bb70:	60b9      	str	r1, [r7, #8]
 800bb72:	607a      	str	r2, [r7, #4]
 800bb74:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bb76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d10a      	bne.n	800bb92 <xTaskCreateStatic+0x2a>
	__asm volatile
 800bb7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb80:	f383 8811 	msr	BASEPRI, r3
 800bb84:	f3bf 8f6f 	isb	sy
 800bb88:	f3bf 8f4f 	dsb	sy
 800bb8c:	623b      	str	r3, [r7, #32]
}
 800bb8e:	bf00      	nop
 800bb90:	e7fe      	b.n	800bb90 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bb92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d10a      	bne.n	800bbae <xTaskCreateStatic+0x46>
	__asm volatile
 800bb98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb9c:	f383 8811 	msr	BASEPRI, r3
 800bba0:	f3bf 8f6f 	isb	sy
 800bba4:	f3bf 8f4f 	dsb	sy
 800bba8:	61fb      	str	r3, [r7, #28]
}
 800bbaa:	bf00      	nop
 800bbac:	e7fe      	b.n	800bbac <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bbae:	2354      	movs	r3, #84	; 0x54
 800bbb0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bbb2:	693b      	ldr	r3, [r7, #16]
 800bbb4:	2b54      	cmp	r3, #84	; 0x54
 800bbb6:	d00a      	beq.n	800bbce <xTaskCreateStatic+0x66>
	__asm volatile
 800bbb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbbc:	f383 8811 	msr	BASEPRI, r3
 800bbc0:	f3bf 8f6f 	isb	sy
 800bbc4:	f3bf 8f4f 	dsb	sy
 800bbc8:	61bb      	str	r3, [r7, #24]
}
 800bbca:	bf00      	nop
 800bbcc:	e7fe      	b.n	800bbcc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bbce:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bbd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d01e      	beq.n	800bc14 <xTaskCreateStatic+0xac>
 800bbd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d01b      	beq.n	800bc14 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bbdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbde:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bbe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbe2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bbe4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bbe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbe8:	2202      	movs	r2, #2
 800bbea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bbee:	2300      	movs	r3, #0
 800bbf0:	9303      	str	r3, [sp, #12]
 800bbf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbf4:	9302      	str	r3, [sp, #8]
 800bbf6:	f107 0314 	add.w	r3, r7, #20
 800bbfa:	9301      	str	r3, [sp, #4]
 800bbfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbfe:	9300      	str	r3, [sp, #0]
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	687a      	ldr	r2, [r7, #4]
 800bc04:	68b9      	ldr	r1, [r7, #8]
 800bc06:	68f8      	ldr	r0, [r7, #12]
 800bc08:	f000 f850 	bl	800bcac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bc0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bc0e:	f000 f8d5 	bl	800bdbc <prvAddNewTaskToReadyList>
 800bc12:	e001      	b.n	800bc18 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800bc14:	2300      	movs	r3, #0
 800bc16:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bc18:	697b      	ldr	r3, [r7, #20]
	}
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	3728      	adds	r7, #40	; 0x28
 800bc1e:	46bd      	mov	sp, r7
 800bc20:	bd80      	pop	{r7, pc}

0800bc22 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bc22:	b580      	push	{r7, lr}
 800bc24:	b08c      	sub	sp, #48	; 0x30
 800bc26:	af04      	add	r7, sp, #16
 800bc28:	60f8      	str	r0, [r7, #12]
 800bc2a:	60b9      	str	r1, [r7, #8]
 800bc2c:	603b      	str	r3, [r7, #0]
 800bc2e:	4613      	mov	r3, r2
 800bc30:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bc32:	88fb      	ldrh	r3, [r7, #6]
 800bc34:	009b      	lsls	r3, r3, #2
 800bc36:	4618      	mov	r0, r3
 800bc38:	f001 f9ce 	bl	800cfd8 <pvPortMalloc>
 800bc3c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bc3e:	697b      	ldr	r3, [r7, #20]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d00e      	beq.n	800bc62 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bc44:	2054      	movs	r0, #84	; 0x54
 800bc46:	f001 f9c7 	bl	800cfd8 <pvPortMalloc>
 800bc4a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bc4c:	69fb      	ldr	r3, [r7, #28]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d003      	beq.n	800bc5a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bc52:	69fb      	ldr	r3, [r7, #28]
 800bc54:	697a      	ldr	r2, [r7, #20]
 800bc56:	631a      	str	r2, [r3, #48]	; 0x30
 800bc58:	e005      	b.n	800bc66 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bc5a:	6978      	ldr	r0, [r7, #20]
 800bc5c:	f001 fa88 	bl	800d170 <vPortFree>
 800bc60:	e001      	b.n	800bc66 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bc62:	2300      	movs	r3, #0
 800bc64:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bc66:	69fb      	ldr	r3, [r7, #28]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d017      	beq.n	800bc9c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bc6c:	69fb      	ldr	r3, [r7, #28]
 800bc6e:	2200      	movs	r2, #0
 800bc70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bc74:	88fa      	ldrh	r2, [r7, #6]
 800bc76:	2300      	movs	r3, #0
 800bc78:	9303      	str	r3, [sp, #12]
 800bc7a:	69fb      	ldr	r3, [r7, #28]
 800bc7c:	9302      	str	r3, [sp, #8]
 800bc7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc80:	9301      	str	r3, [sp, #4]
 800bc82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc84:	9300      	str	r3, [sp, #0]
 800bc86:	683b      	ldr	r3, [r7, #0]
 800bc88:	68b9      	ldr	r1, [r7, #8]
 800bc8a:	68f8      	ldr	r0, [r7, #12]
 800bc8c:	f000 f80e 	bl	800bcac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bc90:	69f8      	ldr	r0, [r7, #28]
 800bc92:	f000 f893 	bl	800bdbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bc96:	2301      	movs	r3, #1
 800bc98:	61bb      	str	r3, [r7, #24]
 800bc9a:	e002      	b.n	800bca2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bc9c:	f04f 33ff 	mov.w	r3, #4294967295
 800bca0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bca2:	69bb      	ldr	r3, [r7, #24]
	}
 800bca4:	4618      	mov	r0, r3
 800bca6:	3720      	adds	r7, #32
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	bd80      	pop	{r7, pc}

0800bcac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b088      	sub	sp, #32
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	60f8      	str	r0, [r7, #12]
 800bcb4:	60b9      	str	r1, [r7, #8]
 800bcb6:	607a      	str	r2, [r7, #4]
 800bcb8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bcba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bcbe:	6879      	ldr	r1, [r7, #4]
 800bcc0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800bcc4:	440b      	add	r3, r1
 800bcc6:	009b      	lsls	r3, r3, #2
 800bcc8:	4413      	add	r3, r2
 800bcca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bccc:	69bb      	ldr	r3, [r7, #24]
 800bcce:	f023 0307 	bic.w	r3, r3, #7
 800bcd2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bcd4:	69bb      	ldr	r3, [r7, #24]
 800bcd6:	f003 0307 	and.w	r3, r3, #7
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d00a      	beq.n	800bcf4 <prvInitialiseNewTask+0x48>
	__asm volatile
 800bcde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bce2:	f383 8811 	msr	BASEPRI, r3
 800bce6:	f3bf 8f6f 	isb	sy
 800bcea:	f3bf 8f4f 	dsb	sy
 800bcee:	617b      	str	r3, [r7, #20]
}
 800bcf0:	bf00      	nop
 800bcf2:	e7fe      	b.n	800bcf2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bcf4:	68bb      	ldr	r3, [r7, #8]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d01f      	beq.n	800bd3a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	61fb      	str	r3, [r7, #28]
 800bcfe:	e012      	b.n	800bd26 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bd00:	68ba      	ldr	r2, [r7, #8]
 800bd02:	69fb      	ldr	r3, [r7, #28]
 800bd04:	4413      	add	r3, r2
 800bd06:	7819      	ldrb	r1, [r3, #0]
 800bd08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd0a:	69fb      	ldr	r3, [r7, #28]
 800bd0c:	4413      	add	r3, r2
 800bd0e:	3334      	adds	r3, #52	; 0x34
 800bd10:	460a      	mov	r2, r1
 800bd12:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bd14:	68ba      	ldr	r2, [r7, #8]
 800bd16:	69fb      	ldr	r3, [r7, #28]
 800bd18:	4413      	add	r3, r2
 800bd1a:	781b      	ldrb	r3, [r3, #0]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d006      	beq.n	800bd2e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bd20:	69fb      	ldr	r3, [r7, #28]
 800bd22:	3301      	adds	r3, #1
 800bd24:	61fb      	str	r3, [r7, #28]
 800bd26:	69fb      	ldr	r3, [r7, #28]
 800bd28:	2b0f      	cmp	r3, #15
 800bd2a:	d9e9      	bls.n	800bd00 <prvInitialiseNewTask+0x54>
 800bd2c:	e000      	b.n	800bd30 <prvInitialiseNewTask+0x84>
			{
				break;
 800bd2e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bd30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd32:	2200      	movs	r2, #0
 800bd34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bd38:	e003      	b.n	800bd42 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bd3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bd42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd44:	2b06      	cmp	r3, #6
 800bd46:	d901      	bls.n	800bd4c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bd48:	2306      	movs	r3, #6
 800bd4a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bd4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd50:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bd52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd56:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800bd58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bd5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd60:	3304      	adds	r3, #4
 800bd62:	4618      	mov	r0, r3
 800bd64:	f7ff f94b 	bl	800affe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bd68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd6a:	3318      	adds	r3, #24
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	f7ff f946 	bl	800affe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bd72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd76:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd7a:	f1c3 0207 	rsb	r2, r3, #7
 800bd7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd80:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bd82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd86:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bd88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bd8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd90:	2200      	movs	r2, #0
 800bd92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bd96:	683a      	ldr	r2, [r7, #0]
 800bd98:	68f9      	ldr	r1, [r7, #12]
 800bd9a:	69b8      	ldr	r0, [r7, #24]
 800bd9c:	f000 fecc 	bl	800cb38 <pxPortInitialiseStack>
 800bda0:	4602      	mov	r2, r0
 800bda2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bda6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d002      	beq.n	800bdb2 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bdac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bdb2:	bf00      	nop
 800bdb4:	3720      	adds	r7, #32
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	bd80      	pop	{r7, pc}
	...

0800bdbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b082      	sub	sp, #8
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bdc4:	f000 ffe6 	bl	800cd94 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bdc8:	4b2a      	ldr	r3, [pc, #168]	; (800be74 <prvAddNewTaskToReadyList+0xb8>)
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	3301      	adds	r3, #1
 800bdce:	4a29      	ldr	r2, [pc, #164]	; (800be74 <prvAddNewTaskToReadyList+0xb8>)
 800bdd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bdd2:	4b29      	ldr	r3, [pc, #164]	; (800be78 <prvAddNewTaskToReadyList+0xbc>)
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d109      	bne.n	800bdee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bdda:	4a27      	ldr	r2, [pc, #156]	; (800be78 <prvAddNewTaskToReadyList+0xbc>)
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bde0:	4b24      	ldr	r3, [pc, #144]	; (800be74 <prvAddNewTaskToReadyList+0xb8>)
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	2b01      	cmp	r3, #1
 800bde6:	d110      	bne.n	800be0a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bde8:	f000 fbc6 	bl	800c578 <prvInitialiseTaskLists>
 800bdec:	e00d      	b.n	800be0a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bdee:	4b23      	ldr	r3, [pc, #140]	; (800be7c <prvAddNewTaskToReadyList+0xc0>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d109      	bne.n	800be0a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bdf6:	4b20      	ldr	r3, [pc, #128]	; (800be78 <prvAddNewTaskToReadyList+0xbc>)
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be00:	429a      	cmp	r2, r3
 800be02:	d802      	bhi.n	800be0a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800be04:	4a1c      	ldr	r2, [pc, #112]	; (800be78 <prvAddNewTaskToReadyList+0xbc>)
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800be0a:	4b1d      	ldr	r3, [pc, #116]	; (800be80 <prvAddNewTaskToReadyList+0xc4>)
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	3301      	adds	r3, #1
 800be10:	4a1b      	ldr	r2, [pc, #108]	; (800be80 <prvAddNewTaskToReadyList+0xc4>)
 800be12:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be18:	2201      	movs	r2, #1
 800be1a:	409a      	lsls	r2, r3
 800be1c:	4b19      	ldr	r3, [pc, #100]	; (800be84 <prvAddNewTaskToReadyList+0xc8>)
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	4313      	orrs	r3, r2
 800be22:	4a18      	ldr	r2, [pc, #96]	; (800be84 <prvAddNewTaskToReadyList+0xc8>)
 800be24:	6013      	str	r3, [r2, #0]
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be2a:	4613      	mov	r3, r2
 800be2c:	009b      	lsls	r3, r3, #2
 800be2e:	4413      	add	r3, r2
 800be30:	009b      	lsls	r3, r3, #2
 800be32:	4a15      	ldr	r2, [pc, #84]	; (800be88 <prvAddNewTaskToReadyList+0xcc>)
 800be34:	441a      	add	r2, r3
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	3304      	adds	r3, #4
 800be3a:	4619      	mov	r1, r3
 800be3c:	4610      	mov	r0, r2
 800be3e:	f7ff f8eb 	bl	800b018 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800be42:	f000 ffd7 	bl	800cdf4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800be46:	4b0d      	ldr	r3, [pc, #52]	; (800be7c <prvAddNewTaskToReadyList+0xc0>)
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d00e      	beq.n	800be6c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800be4e:	4b0a      	ldr	r3, [pc, #40]	; (800be78 <prvAddNewTaskToReadyList+0xbc>)
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be58:	429a      	cmp	r2, r3
 800be5a:	d207      	bcs.n	800be6c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800be5c:	4b0b      	ldr	r3, [pc, #44]	; (800be8c <prvAddNewTaskToReadyList+0xd0>)
 800be5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be62:	601a      	str	r2, [r3, #0]
 800be64:	f3bf 8f4f 	dsb	sy
 800be68:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800be6c:	bf00      	nop
 800be6e:	3708      	adds	r7, #8
 800be70:	46bd      	mov	sp, r7
 800be72:	bd80      	pop	{r7, pc}
 800be74:	20000394 	.word	0x20000394
 800be78:	20000294 	.word	0x20000294
 800be7c:	200003a0 	.word	0x200003a0
 800be80:	200003b0 	.word	0x200003b0
 800be84:	2000039c 	.word	0x2000039c
 800be88:	20000298 	.word	0x20000298
 800be8c:	e000ed04 	.word	0xe000ed04

0800be90 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800be90:	b580      	push	{r7, lr}
 800be92:	b084      	sub	sp, #16
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800be98:	2300      	movs	r3, #0
 800be9a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d017      	beq.n	800bed2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bea2:	4b13      	ldr	r3, [pc, #76]	; (800bef0 <vTaskDelay+0x60>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d00a      	beq.n	800bec0 <vTaskDelay+0x30>
	__asm volatile
 800beaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beae:	f383 8811 	msr	BASEPRI, r3
 800beb2:	f3bf 8f6f 	isb	sy
 800beb6:	f3bf 8f4f 	dsb	sy
 800beba:	60bb      	str	r3, [r7, #8]
}
 800bebc:	bf00      	nop
 800bebe:	e7fe      	b.n	800bebe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bec0:	f000 f87a 	bl	800bfb8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bec4:	2100      	movs	r1, #0
 800bec6:	6878      	ldr	r0, [r7, #4]
 800bec8:	f000 fdd0 	bl	800ca6c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800becc:	f000 f882 	bl	800bfd4 <xTaskResumeAll>
 800bed0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d107      	bne.n	800bee8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800bed8:	4b06      	ldr	r3, [pc, #24]	; (800bef4 <vTaskDelay+0x64>)
 800beda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bede:	601a      	str	r2, [r3, #0]
 800bee0:	f3bf 8f4f 	dsb	sy
 800bee4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bee8:	bf00      	nop
 800beea:	3710      	adds	r7, #16
 800beec:	46bd      	mov	sp, r7
 800beee:	bd80      	pop	{r7, pc}
 800bef0:	200003bc 	.word	0x200003bc
 800bef4:	e000ed04 	.word	0xe000ed04

0800bef8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bef8:	b580      	push	{r7, lr}
 800befa:	b08a      	sub	sp, #40	; 0x28
 800befc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800befe:	2300      	movs	r3, #0
 800bf00:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bf02:	2300      	movs	r3, #0
 800bf04:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bf06:	463a      	mov	r2, r7
 800bf08:	1d39      	adds	r1, r7, #4
 800bf0a:	f107 0308 	add.w	r3, r7, #8
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f7f5 f96e 	bl	80011f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bf14:	6839      	ldr	r1, [r7, #0]
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	68ba      	ldr	r2, [r7, #8]
 800bf1a:	9202      	str	r2, [sp, #8]
 800bf1c:	9301      	str	r3, [sp, #4]
 800bf1e:	2300      	movs	r3, #0
 800bf20:	9300      	str	r3, [sp, #0]
 800bf22:	2300      	movs	r3, #0
 800bf24:	460a      	mov	r2, r1
 800bf26:	491e      	ldr	r1, [pc, #120]	; (800bfa0 <vTaskStartScheduler+0xa8>)
 800bf28:	481e      	ldr	r0, [pc, #120]	; (800bfa4 <vTaskStartScheduler+0xac>)
 800bf2a:	f7ff fe1d 	bl	800bb68 <xTaskCreateStatic>
 800bf2e:	4603      	mov	r3, r0
 800bf30:	4a1d      	ldr	r2, [pc, #116]	; (800bfa8 <vTaskStartScheduler+0xb0>)
 800bf32:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bf34:	4b1c      	ldr	r3, [pc, #112]	; (800bfa8 <vTaskStartScheduler+0xb0>)
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d002      	beq.n	800bf42 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	617b      	str	r3, [r7, #20]
 800bf40:	e001      	b.n	800bf46 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bf42:	2300      	movs	r3, #0
 800bf44:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	2b01      	cmp	r3, #1
 800bf4a:	d116      	bne.n	800bf7a <vTaskStartScheduler+0x82>
	__asm volatile
 800bf4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf50:	f383 8811 	msr	BASEPRI, r3
 800bf54:	f3bf 8f6f 	isb	sy
 800bf58:	f3bf 8f4f 	dsb	sy
 800bf5c:	613b      	str	r3, [r7, #16]
}
 800bf5e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bf60:	4b12      	ldr	r3, [pc, #72]	; (800bfac <vTaskStartScheduler+0xb4>)
 800bf62:	f04f 32ff 	mov.w	r2, #4294967295
 800bf66:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bf68:	4b11      	ldr	r3, [pc, #68]	; (800bfb0 <vTaskStartScheduler+0xb8>)
 800bf6a:	2201      	movs	r2, #1
 800bf6c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bf6e:	4b11      	ldr	r3, [pc, #68]	; (800bfb4 <vTaskStartScheduler+0xbc>)
 800bf70:	2200      	movs	r2, #0
 800bf72:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bf74:	f000 fe6c 	bl	800cc50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bf78:	e00e      	b.n	800bf98 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bf7a:	697b      	ldr	r3, [r7, #20]
 800bf7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf80:	d10a      	bne.n	800bf98 <vTaskStartScheduler+0xa0>
	__asm volatile
 800bf82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf86:	f383 8811 	msr	BASEPRI, r3
 800bf8a:	f3bf 8f6f 	isb	sy
 800bf8e:	f3bf 8f4f 	dsb	sy
 800bf92:	60fb      	str	r3, [r7, #12]
}
 800bf94:	bf00      	nop
 800bf96:	e7fe      	b.n	800bf96 <vTaskStartScheduler+0x9e>
}
 800bf98:	bf00      	nop
 800bf9a:	3718      	adds	r7, #24
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}
 800bfa0:	0800d4e0 	.word	0x0800d4e0
 800bfa4:	0800c549 	.word	0x0800c549
 800bfa8:	200003b8 	.word	0x200003b8
 800bfac:	200003b4 	.word	0x200003b4
 800bfb0:	200003a0 	.word	0x200003a0
 800bfb4:	20000398 	.word	0x20000398

0800bfb8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bfb8:	b480      	push	{r7}
 800bfba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bfbc:	4b04      	ldr	r3, [pc, #16]	; (800bfd0 <vTaskSuspendAll+0x18>)
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	3301      	adds	r3, #1
 800bfc2:	4a03      	ldr	r2, [pc, #12]	; (800bfd0 <vTaskSuspendAll+0x18>)
 800bfc4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bfc6:	bf00      	nop
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfce:	4770      	bx	lr
 800bfd0:	200003bc 	.word	0x200003bc

0800bfd4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b084      	sub	sp, #16
 800bfd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bfda:	2300      	movs	r3, #0
 800bfdc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bfde:	2300      	movs	r3, #0
 800bfe0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bfe2:	4b41      	ldr	r3, [pc, #260]	; (800c0e8 <xTaskResumeAll+0x114>)
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d10a      	bne.n	800c000 <xTaskResumeAll+0x2c>
	__asm volatile
 800bfea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfee:	f383 8811 	msr	BASEPRI, r3
 800bff2:	f3bf 8f6f 	isb	sy
 800bff6:	f3bf 8f4f 	dsb	sy
 800bffa:	603b      	str	r3, [r7, #0]
}
 800bffc:	bf00      	nop
 800bffe:	e7fe      	b.n	800bffe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c000:	f000 fec8 	bl	800cd94 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c004:	4b38      	ldr	r3, [pc, #224]	; (800c0e8 <xTaskResumeAll+0x114>)
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	3b01      	subs	r3, #1
 800c00a:	4a37      	ldr	r2, [pc, #220]	; (800c0e8 <xTaskResumeAll+0x114>)
 800c00c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c00e:	4b36      	ldr	r3, [pc, #216]	; (800c0e8 <xTaskResumeAll+0x114>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d161      	bne.n	800c0da <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c016:	4b35      	ldr	r3, [pc, #212]	; (800c0ec <xTaskResumeAll+0x118>)
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d05d      	beq.n	800c0da <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c01e:	e02e      	b.n	800c07e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c020:	4b33      	ldr	r3, [pc, #204]	; (800c0f0 <xTaskResumeAll+0x11c>)
 800c022:	68db      	ldr	r3, [r3, #12]
 800c024:	68db      	ldr	r3, [r3, #12]
 800c026:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	3318      	adds	r3, #24
 800c02c:	4618      	mov	r0, r3
 800c02e:	f7ff f850 	bl	800b0d2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	3304      	adds	r3, #4
 800c036:	4618      	mov	r0, r3
 800c038:	f7ff f84b 	bl	800b0d2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c040:	2201      	movs	r2, #1
 800c042:	409a      	lsls	r2, r3
 800c044:	4b2b      	ldr	r3, [pc, #172]	; (800c0f4 <xTaskResumeAll+0x120>)
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	4313      	orrs	r3, r2
 800c04a:	4a2a      	ldr	r2, [pc, #168]	; (800c0f4 <xTaskResumeAll+0x120>)
 800c04c:	6013      	str	r3, [r2, #0]
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c052:	4613      	mov	r3, r2
 800c054:	009b      	lsls	r3, r3, #2
 800c056:	4413      	add	r3, r2
 800c058:	009b      	lsls	r3, r3, #2
 800c05a:	4a27      	ldr	r2, [pc, #156]	; (800c0f8 <xTaskResumeAll+0x124>)
 800c05c:	441a      	add	r2, r3
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	3304      	adds	r3, #4
 800c062:	4619      	mov	r1, r3
 800c064:	4610      	mov	r0, r2
 800c066:	f7fe ffd7 	bl	800b018 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c06e:	4b23      	ldr	r3, [pc, #140]	; (800c0fc <xTaskResumeAll+0x128>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c074:	429a      	cmp	r2, r3
 800c076:	d302      	bcc.n	800c07e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800c078:	4b21      	ldr	r3, [pc, #132]	; (800c100 <xTaskResumeAll+0x12c>)
 800c07a:	2201      	movs	r2, #1
 800c07c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c07e:	4b1c      	ldr	r3, [pc, #112]	; (800c0f0 <xTaskResumeAll+0x11c>)
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d1cc      	bne.n	800c020 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d001      	beq.n	800c090 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c08c:	f000 fb12 	bl	800c6b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c090:	4b1c      	ldr	r3, [pc, #112]	; (800c104 <xTaskResumeAll+0x130>)
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d010      	beq.n	800c0be <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c09c:	f000 f836 	bl	800c10c <xTaskIncrementTick>
 800c0a0:	4603      	mov	r3, r0
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d002      	beq.n	800c0ac <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800c0a6:	4b16      	ldr	r3, [pc, #88]	; (800c100 <xTaskResumeAll+0x12c>)
 800c0a8:	2201      	movs	r2, #1
 800c0aa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	3b01      	subs	r3, #1
 800c0b0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d1f1      	bne.n	800c09c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800c0b8:	4b12      	ldr	r3, [pc, #72]	; (800c104 <xTaskResumeAll+0x130>)
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c0be:	4b10      	ldr	r3, [pc, #64]	; (800c100 <xTaskResumeAll+0x12c>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d009      	beq.n	800c0da <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c0ca:	4b0f      	ldr	r3, [pc, #60]	; (800c108 <xTaskResumeAll+0x134>)
 800c0cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0d0:	601a      	str	r2, [r3, #0]
 800c0d2:	f3bf 8f4f 	dsb	sy
 800c0d6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c0da:	f000 fe8b 	bl	800cdf4 <vPortExitCritical>

	return xAlreadyYielded;
 800c0de:	68bb      	ldr	r3, [r7, #8]
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	3710      	adds	r7, #16
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}
 800c0e8:	200003bc 	.word	0x200003bc
 800c0ec:	20000394 	.word	0x20000394
 800c0f0:	20000354 	.word	0x20000354
 800c0f4:	2000039c 	.word	0x2000039c
 800c0f8:	20000298 	.word	0x20000298
 800c0fc:	20000294 	.word	0x20000294
 800c100:	200003a8 	.word	0x200003a8
 800c104:	200003a4 	.word	0x200003a4
 800c108:	e000ed04 	.word	0xe000ed04

0800c10c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b086      	sub	sp, #24
 800c110:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c112:	2300      	movs	r3, #0
 800c114:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c116:	4b4e      	ldr	r3, [pc, #312]	; (800c250 <xTaskIncrementTick+0x144>)
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	f040 808e 	bne.w	800c23c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c120:	4b4c      	ldr	r3, [pc, #304]	; (800c254 <xTaskIncrementTick+0x148>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	3301      	adds	r3, #1
 800c126:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c128:	4a4a      	ldr	r2, [pc, #296]	; (800c254 <xTaskIncrementTick+0x148>)
 800c12a:	693b      	ldr	r3, [r7, #16]
 800c12c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c12e:	693b      	ldr	r3, [r7, #16]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d120      	bne.n	800c176 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c134:	4b48      	ldr	r3, [pc, #288]	; (800c258 <xTaskIncrementTick+0x14c>)
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d00a      	beq.n	800c154 <xTaskIncrementTick+0x48>
	__asm volatile
 800c13e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c142:	f383 8811 	msr	BASEPRI, r3
 800c146:	f3bf 8f6f 	isb	sy
 800c14a:	f3bf 8f4f 	dsb	sy
 800c14e:	603b      	str	r3, [r7, #0]
}
 800c150:	bf00      	nop
 800c152:	e7fe      	b.n	800c152 <xTaskIncrementTick+0x46>
 800c154:	4b40      	ldr	r3, [pc, #256]	; (800c258 <xTaskIncrementTick+0x14c>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	60fb      	str	r3, [r7, #12]
 800c15a:	4b40      	ldr	r3, [pc, #256]	; (800c25c <xTaskIncrementTick+0x150>)
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	4a3e      	ldr	r2, [pc, #248]	; (800c258 <xTaskIncrementTick+0x14c>)
 800c160:	6013      	str	r3, [r2, #0]
 800c162:	4a3e      	ldr	r2, [pc, #248]	; (800c25c <xTaskIncrementTick+0x150>)
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	6013      	str	r3, [r2, #0]
 800c168:	4b3d      	ldr	r3, [pc, #244]	; (800c260 <xTaskIncrementTick+0x154>)
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	3301      	adds	r3, #1
 800c16e:	4a3c      	ldr	r2, [pc, #240]	; (800c260 <xTaskIncrementTick+0x154>)
 800c170:	6013      	str	r3, [r2, #0]
 800c172:	f000 fa9f 	bl	800c6b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c176:	4b3b      	ldr	r3, [pc, #236]	; (800c264 <xTaskIncrementTick+0x158>)
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	693a      	ldr	r2, [r7, #16]
 800c17c:	429a      	cmp	r2, r3
 800c17e:	d348      	bcc.n	800c212 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c180:	4b35      	ldr	r3, [pc, #212]	; (800c258 <xTaskIncrementTick+0x14c>)
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d104      	bne.n	800c194 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c18a:	4b36      	ldr	r3, [pc, #216]	; (800c264 <xTaskIncrementTick+0x158>)
 800c18c:	f04f 32ff 	mov.w	r2, #4294967295
 800c190:	601a      	str	r2, [r3, #0]
					break;
 800c192:	e03e      	b.n	800c212 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c194:	4b30      	ldr	r3, [pc, #192]	; (800c258 <xTaskIncrementTick+0x14c>)
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	68db      	ldr	r3, [r3, #12]
 800c19a:	68db      	ldr	r3, [r3, #12]
 800c19c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c19e:	68bb      	ldr	r3, [r7, #8]
 800c1a0:	685b      	ldr	r3, [r3, #4]
 800c1a2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c1a4:	693a      	ldr	r2, [r7, #16]
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	429a      	cmp	r2, r3
 800c1aa:	d203      	bcs.n	800c1b4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c1ac:	4a2d      	ldr	r2, [pc, #180]	; (800c264 <xTaskIncrementTick+0x158>)
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c1b2:	e02e      	b.n	800c212 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c1b4:	68bb      	ldr	r3, [r7, #8]
 800c1b6:	3304      	adds	r3, #4
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	f7fe ff8a 	bl	800b0d2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c1be:	68bb      	ldr	r3, [r7, #8]
 800c1c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d004      	beq.n	800c1d0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	3318      	adds	r3, #24
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	f7fe ff81 	bl	800b0d2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c1d0:	68bb      	ldr	r3, [r7, #8]
 800c1d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1d4:	2201      	movs	r2, #1
 800c1d6:	409a      	lsls	r2, r3
 800c1d8:	4b23      	ldr	r3, [pc, #140]	; (800c268 <xTaskIncrementTick+0x15c>)
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	4313      	orrs	r3, r2
 800c1de:	4a22      	ldr	r2, [pc, #136]	; (800c268 <xTaskIncrementTick+0x15c>)
 800c1e0:	6013      	str	r3, [r2, #0]
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1e6:	4613      	mov	r3, r2
 800c1e8:	009b      	lsls	r3, r3, #2
 800c1ea:	4413      	add	r3, r2
 800c1ec:	009b      	lsls	r3, r3, #2
 800c1ee:	4a1f      	ldr	r2, [pc, #124]	; (800c26c <xTaskIncrementTick+0x160>)
 800c1f0:	441a      	add	r2, r3
 800c1f2:	68bb      	ldr	r3, [r7, #8]
 800c1f4:	3304      	adds	r3, #4
 800c1f6:	4619      	mov	r1, r3
 800c1f8:	4610      	mov	r0, r2
 800c1fa:	f7fe ff0d 	bl	800b018 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c1fe:	68bb      	ldr	r3, [r7, #8]
 800c200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c202:	4b1b      	ldr	r3, [pc, #108]	; (800c270 <xTaskIncrementTick+0x164>)
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c208:	429a      	cmp	r2, r3
 800c20a:	d3b9      	bcc.n	800c180 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c20c:	2301      	movs	r3, #1
 800c20e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c210:	e7b6      	b.n	800c180 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c212:	4b17      	ldr	r3, [pc, #92]	; (800c270 <xTaskIncrementTick+0x164>)
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c218:	4914      	ldr	r1, [pc, #80]	; (800c26c <xTaskIncrementTick+0x160>)
 800c21a:	4613      	mov	r3, r2
 800c21c:	009b      	lsls	r3, r3, #2
 800c21e:	4413      	add	r3, r2
 800c220:	009b      	lsls	r3, r3, #2
 800c222:	440b      	add	r3, r1
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	2b01      	cmp	r3, #1
 800c228:	d901      	bls.n	800c22e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800c22a:	2301      	movs	r3, #1
 800c22c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c22e:	4b11      	ldr	r3, [pc, #68]	; (800c274 <xTaskIncrementTick+0x168>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d007      	beq.n	800c246 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800c236:	2301      	movs	r3, #1
 800c238:	617b      	str	r3, [r7, #20]
 800c23a:	e004      	b.n	800c246 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c23c:	4b0e      	ldr	r3, [pc, #56]	; (800c278 <xTaskIncrementTick+0x16c>)
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	3301      	adds	r3, #1
 800c242:	4a0d      	ldr	r2, [pc, #52]	; (800c278 <xTaskIncrementTick+0x16c>)
 800c244:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c246:	697b      	ldr	r3, [r7, #20]
}
 800c248:	4618      	mov	r0, r3
 800c24a:	3718      	adds	r7, #24
 800c24c:	46bd      	mov	sp, r7
 800c24e:	bd80      	pop	{r7, pc}
 800c250:	200003bc 	.word	0x200003bc
 800c254:	20000398 	.word	0x20000398
 800c258:	2000034c 	.word	0x2000034c
 800c25c:	20000350 	.word	0x20000350
 800c260:	200003ac 	.word	0x200003ac
 800c264:	200003b4 	.word	0x200003b4
 800c268:	2000039c 	.word	0x2000039c
 800c26c:	20000298 	.word	0x20000298
 800c270:	20000294 	.word	0x20000294
 800c274:	200003a8 	.word	0x200003a8
 800c278:	200003a4 	.word	0x200003a4

0800c27c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c27c:	b480      	push	{r7}
 800c27e:	b087      	sub	sp, #28
 800c280:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c282:	4b27      	ldr	r3, [pc, #156]	; (800c320 <vTaskSwitchContext+0xa4>)
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d003      	beq.n	800c292 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c28a:	4b26      	ldr	r3, [pc, #152]	; (800c324 <vTaskSwitchContext+0xa8>)
 800c28c:	2201      	movs	r2, #1
 800c28e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c290:	e03f      	b.n	800c312 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800c292:	4b24      	ldr	r3, [pc, #144]	; (800c324 <vTaskSwitchContext+0xa8>)
 800c294:	2200      	movs	r2, #0
 800c296:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c298:	4b23      	ldr	r3, [pc, #140]	; (800c328 <vTaskSwitchContext+0xac>)
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	fab3 f383 	clz	r3, r3
 800c2a4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c2a6:	7afb      	ldrb	r3, [r7, #11]
 800c2a8:	f1c3 031f 	rsb	r3, r3, #31
 800c2ac:	617b      	str	r3, [r7, #20]
 800c2ae:	491f      	ldr	r1, [pc, #124]	; (800c32c <vTaskSwitchContext+0xb0>)
 800c2b0:	697a      	ldr	r2, [r7, #20]
 800c2b2:	4613      	mov	r3, r2
 800c2b4:	009b      	lsls	r3, r3, #2
 800c2b6:	4413      	add	r3, r2
 800c2b8:	009b      	lsls	r3, r3, #2
 800c2ba:	440b      	add	r3, r1
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d10a      	bne.n	800c2d8 <vTaskSwitchContext+0x5c>
	__asm volatile
 800c2c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2c6:	f383 8811 	msr	BASEPRI, r3
 800c2ca:	f3bf 8f6f 	isb	sy
 800c2ce:	f3bf 8f4f 	dsb	sy
 800c2d2:	607b      	str	r3, [r7, #4]
}
 800c2d4:	bf00      	nop
 800c2d6:	e7fe      	b.n	800c2d6 <vTaskSwitchContext+0x5a>
 800c2d8:	697a      	ldr	r2, [r7, #20]
 800c2da:	4613      	mov	r3, r2
 800c2dc:	009b      	lsls	r3, r3, #2
 800c2de:	4413      	add	r3, r2
 800c2e0:	009b      	lsls	r3, r3, #2
 800c2e2:	4a12      	ldr	r2, [pc, #72]	; (800c32c <vTaskSwitchContext+0xb0>)
 800c2e4:	4413      	add	r3, r2
 800c2e6:	613b      	str	r3, [r7, #16]
 800c2e8:	693b      	ldr	r3, [r7, #16]
 800c2ea:	685b      	ldr	r3, [r3, #4]
 800c2ec:	685a      	ldr	r2, [r3, #4]
 800c2ee:	693b      	ldr	r3, [r7, #16]
 800c2f0:	605a      	str	r2, [r3, #4]
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	685a      	ldr	r2, [r3, #4]
 800c2f6:	693b      	ldr	r3, [r7, #16]
 800c2f8:	3308      	adds	r3, #8
 800c2fa:	429a      	cmp	r2, r3
 800c2fc:	d104      	bne.n	800c308 <vTaskSwitchContext+0x8c>
 800c2fe:	693b      	ldr	r3, [r7, #16]
 800c300:	685b      	ldr	r3, [r3, #4]
 800c302:	685a      	ldr	r2, [r3, #4]
 800c304:	693b      	ldr	r3, [r7, #16]
 800c306:	605a      	str	r2, [r3, #4]
 800c308:	693b      	ldr	r3, [r7, #16]
 800c30a:	685b      	ldr	r3, [r3, #4]
 800c30c:	68db      	ldr	r3, [r3, #12]
 800c30e:	4a08      	ldr	r2, [pc, #32]	; (800c330 <vTaskSwitchContext+0xb4>)
 800c310:	6013      	str	r3, [r2, #0]
}
 800c312:	bf00      	nop
 800c314:	371c      	adds	r7, #28
 800c316:	46bd      	mov	sp, r7
 800c318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31c:	4770      	bx	lr
 800c31e:	bf00      	nop
 800c320:	200003bc 	.word	0x200003bc
 800c324:	200003a8 	.word	0x200003a8
 800c328:	2000039c 	.word	0x2000039c
 800c32c:	20000298 	.word	0x20000298
 800c330:	20000294 	.word	0x20000294

0800c334 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b084      	sub	sp, #16
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
 800c33c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d10a      	bne.n	800c35a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c344:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c348:	f383 8811 	msr	BASEPRI, r3
 800c34c:	f3bf 8f6f 	isb	sy
 800c350:	f3bf 8f4f 	dsb	sy
 800c354:	60fb      	str	r3, [r7, #12]
}
 800c356:	bf00      	nop
 800c358:	e7fe      	b.n	800c358 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c35a:	4b07      	ldr	r3, [pc, #28]	; (800c378 <vTaskPlaceOnEventList+0x44>)
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	3318      	adds	r3, #24
 800c360:	4619      	mov	r1, r3
 800c362:	6878      	ldr	r0, [r7, #4]
 800c364:	f7fe fe7c 	bl	800b060 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c368:	2101      	movs	r1, #1
 800c36a:	6838      	ldr	r0, [r7, #0]
 800c36c:	f000 fb7e 	bl	800ca6c <prvAddCurrentTaskToDelayedList>
}
 800c370:	bf00      	nop
 800c372:	3710      	adds	r7, #16
 800c374:	46bd      	mov	sp, r7
 800c376:	bd80      	pop	{r7, pc}
 800c378:	20000294 	.word	0x20000294

0800c37c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c37c:	b580      	push	{r7, lr}
 800c37e:	b086      	sub	sp, #24
 800c380:	af00      	add	r7, sp, #0
 800c382:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	68db      	ldr	r3, [r3, #12]
 800c388:	68db      	ldr	r3, [r3, #12]
 800c38a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c38c:	693b      	ldr	r3, [r7, #16]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d10a      	bne.n	800c3a8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c392:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c396:	f383 8811 	msr	BASEPRI, r3
 800c39a:	f3bf 8f6f 	isb	sy
 800c39e:	f3bf 8f4f 	dsb	sy
 800c3a2:	60fb      	str	r3, [r7, #12]
}
 800c3a4:	bf00      	nop
 800c3a6:	e7fe      	b.n	800c3a6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c3a8:	693b      	ldr	r3, [r7, #16]
 800c3aa:	3318      	adds	r3, #24
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	f7fe fe90 	bl	800b0d2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3b2:	4b1d      	ldr	r3, [pc, #116]	; (800c428 <xTaskRemoveFromEventList+0xac>)
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d11c      	bne.n	800c3f4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c3ba:	693b      	ldr	r3, [r7, #16]
 800c3bc:	3304      	adds	r3, #4
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f7fe fe87 	bl	800b0d2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c3c4:	693b      	ldr	r3, [r7, #16]
 800c3c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3c8:	2201      	movs	r2, #1
 800c3ca:	409a      	lsls	r2, r3
 800c3cc:	4b17      	ldr	r3, [pc, #92]	; (800c42c <xTaskRemoveFromEventList+0xb0>)
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	4313      	orrs	r3, r2
 800c3d2:	4a16      	ldr	r2, [pc, #88]	; (800c42c <xTaskRemoveFromEventList+0xb0>)
 800c3d4:	6013      	str	r3, [r2, #0]
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3da:	4613      	mov	r3, r2
 800c3dc:	009b      	lsls	r3, r3, #2
 800c3de:	4413      	add	r3, r2
 800c3e0:	009b      	lsls	r3, r3, #2
 800c3e2:	4a13      	ldr	r2, [pc, #76]	; (800c430 <xTaskRemoveFromEventList+0xb4>)
 800c3e4:	441a      	add	r2, r3
 800c3e6:	693b      	ldr	r3, [r7, #16]
 800c3e8:	3304      	adds	r3, #4
 800c3ea:	4619      	mov	r1, r3
 800c3ec:	4610      	mov	r0, r2
 800c3ee:	f7fe fe13 	bl	800b018 <vListInsertEnd>
 800c3f2:	e005      	b.n	800c400 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c3f4:	693b      	ldr	r3, [r7, #16]
 800c3f6:	3318      	adds	r3, #24
 800c3f8:	4619      	mov	r1, r3
 800c3fa:	480e      	ldr	r0, [pc, #56]	; (800c434 <xTaskRemoveFromEventList+0xb8>)
 800c3fc:	f7fe fe0c 	bl	800b018 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c400:	693b      	ldr	r3, [r7, #16]
 800c402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c404:	4b0c      	ldr	r3, [pc, #48]	; (800c438 <xTaskRemoveFromEventList+0xbc>)
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c40a:	429a      	cmp	r2, r3
 800c40c:	d905      	bls.n	800c41a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c40e:	2301      	movs	r3, #1
 800c410:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c412:	4b0a      	ldr	r3, [pc, #40]	; (800c43c <xTaskRemoveFromEventList+0xc0>)
 800c414:	2201      	movs	r2, #1
 800c416:	601a      	str	r2, [r3, #0]
 800c418:	e001      	b.n	800c41e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800c41a:	2300      	movs	r3, #0
 800c41c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c41e:	697b      	ldr	r3, [r7, #20]
}
 800c420:	4618      	mov	r0, r3
 800c422:	3718      	adds	r7, #24
 800c424:	46bd      	mov	sp, r7
 800c426:	bd80      	pop	{r7, pc}
 800c428:	200003bc 	.word	0x200003bc
 800c42c:	2000039c 	.word	0x2000039c
 800c430:	20000298 	.word	0x20000298
 800c434:	20000354 	.word	0x20000354
 800c438:	20000294 	.word	0x20000294
 800c43c:	200003a8 	.word	0x200003a8

0800c440 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c440:	b480      	push	{r7}
 800c442:	b083      	sub	sp, #12
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c448:	4b06      	ldr	r3, [pc, #24]	; (800c464 <vTaskInternalSetTimeOutState+0x24>)
 800c44a:	681a      	ldr	r2, [r3, #0]
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c450:	4b05      	ldr	r3, [pc, #20]	; (800c468 <vTaskInternalSetTimeOutState+0x28>)
 800c452:	681a      	ldr	r2, [r3, #0]
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	605a      	str	r2, [r3, #4]
}
 800c458:	bf00      	nop
 800c45a:	370c      	adds	r7, #12
 800c45c:	46bd      	mov	sp, r7
 800c45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c462:	4770      	bx	lr
 800c464:	200003ac 	.word	0x200003ac
 800c468:	20000398 	.word	0x20000398

0800c46c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b088      	sub	sp, #32
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
 800c474:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d10a      	bne.n	800c492 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c47c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c480:	f383 8811 	msr	BASEPRI, r3
 800c484:	f3bf 8f6f 	isb	sy
 800c488:	f3bf 8f4f 	dsb	sy
 800c48c:	613b      	str	r3, [r7, #16]
}
 800c48e:	bf00      	nop
 800c490:	e7fe      	b.n	800c490 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c492:	683b      	ldr	r3, [r7, #0]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d10a      	bne.n	800c4ae <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c49c:	f383 8811 	msr	BASEPRI, r3
 800c4a0:	f3bf 8f6f 	isb	sy
 800c4a4:	f3bf 8f4f 	dsb	sy
 800c4a8:	60fb      	str	r3, [r7, #12]
}
 800c4aa:	bf00      	nop
 800c4ac:	e7fe      	b.n	800c4ac <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c4ae:	f000 fc71 	bl	800cd94 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c4b2:	4b1d      	ldr	r3, [pc, #116]	; (800c528 <xTaskCheckForTimeOut+0xbc>)
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	685b      	ldr	r3, [r3, #4]
 800c4bc:	69ba      	ldr	r2, [r7, #24]
 800c4be:	1ad3      	subs	r3, r2, r3
 800c4c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c4c2:	683b      	ldr	r3, [r7, #0]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4ca:	d102      	bne.n	800c4d2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	61fb      	str	r3, [r7, #28]
 800c4d0:	e023      	b.n	800c51a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681a      	ldr	r2, [r3, #0]
 800c4d6:	4b15      	ldr	r3, [pc, #84]	; (800c52c <xTaskCheckForTimeOut+0xc0>)
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	d007      	beq.n	800c4ee <xTaskCheckForTimeOut+0x82>
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	685b      	ldr	r3, [r3, #4]
 800c4e2:	69ba      	ldr	r2, [r7, #24]
 800c4e4:	429a      	cmp	r2, r3
 800c4e6:	d302      	bcc.n	800c4ee <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c4e8:	2301      	movs	r3, #1
 800c4ea:	61fb      	str	r3, [r7, #28]
 800c4ec:	e015      	b.n	800c51a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c4ee:	683b      	ldr	r3, [r7, #0]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	697a      	ldr	r2, [r7, #20]
 800c4f4:	429a      	cmp	r2, r3
 800c4f6:	d20b      	bcs.n	800c510 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	681a      	ldr	r2, [r3, #0]
 800c4fc:	697b      	ldr	r3, [r7, #20]
 800c4fe:	1ad2      	subs	r2, r2, r3
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c504:	6878      	ldr	r0, [r7, #4]
 800c506:	f7ff ff9b 	bl	800c440 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c50a:	2300      	movs	r3, #0
 800c50c:	61fb      	str	r3, [r7, #28]
 800c50e:	e004      	b.n	800c51a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	2200      	movs	r2, #0
 800c514:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c516:	2301      	movs	r3, #1
 800c518:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c51a:	f000 fc6b 	bl	800cdf4 <vPortExitCritical>

	return xReturn;
 800c51e:	69fb      	ldr	r3, [r7, #28]
}
 800c520:	4618      	mov	r0, r3
 800c522:	3720      	adds	r7, #32
 800c524:	46bd      	mov	sp, r7
 800c526:	bd80      	pop	{r7, pc}
 800c528:	20000398 	.word	0x20000398
 800c52c:	200003ac 	.word	0x200003ac

0800c530 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c530:	b480      	push	{r7}
 800c532:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c534:	4b03      	ldr	r3, [pc, #12]	; (800c544 <vTaskMissedYield+0x14>)
 800c536:	2201      	movs	r2, #1
 800c538:	601a      	str	r2, [r3, #0]
}
 800c53a:	bf00      	nop
 800c53c:	46bd      	mov	sp, r7
 800c53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c542:	4770      	bx	lr
 800c544:	200003a8 	.word	0x200003a8

0800c548 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b082      	sub	sp, #8
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c550:	f000 f852 	bl	800c5f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c554:	4b06      	ldr	r3, [pc, #24]	; (800c570 <prvIdleTask+0x28>)
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	2b01      	cmp	r3, #1
 800c55a:	d9f9      	bls.n	800c550 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c55c:	4b05      	ldr	r3, [pc, #20]	; (800c574 <prvIdleTask+0x2c>)
 800c55e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c562:	601a      	str	r2, [r3, #0]
 800c564:	f3bf 8f4f 	dsb	sy
 800c568:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c56c:	e7f0      	b.n	800c550 <prvIdleTask+0x8>
 800c56e:	bf00      	nop
 800c570:	20000298 	.word	0x20000298
 800c574:	e000ed04 	.word	0xe000ed04

0800c578 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b082      	sub	sp, #8
 800c57c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c57e:	2300      	movs	r3, #0
 800c580:	607b      	str	r3, [r7, #4]
 800c582:	e00c      	b.n	800c59e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c584:	687a      	ldr	r2, [r7, #4]
 800c586:	4613      	mov	r3, r2
 800c588:	009b      	lsls	r3, r3, #2
 800c58a:	4413      	add	r3, r2
 800c58c:	009b      	lsls	r3, r3, #2
 800c58e:	4a12      	ldr	r2, [pc, #72]	; (800c5d8 <prvInitialiseTaskLists+0x60>)
 800c590:	4413      	add	r3, r2
 800c592:	4618      	mov	r0, r3
 800c594:	f7fe fd13 	bl	800afbe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	3301      	adds	r3, #1
 800c59c:	607b      	str	r3, [r7, #4]
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	2b06      	cmp	r3, #6
 800c5a2:	d9ef      	bls.n	800c584 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c5a4:	480d      	ldr	r0, [pc, #52]	; (800c5dc <prvInitialiseTaskLists+0x64>)
 800c5a6:	f7fe fd0a 	bl	800afbe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c5aa:	480d      	ldr	r0, [pc, #52]	; (800c5e0 <prvInitialiseTaskLists+0x68>)
 800c5ac:	f7fe fd07 	bl	800afbe <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c5b0:	480c      	ldr	r0, [pc, #48]	; (800c5e4 <prvInitialiseTaskLists+0x6c>)
 800c5b2:	f7fe fd04 	bl	800afbe <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c5b6:	480c      	ldr	r0, [pc, #48]	; (800c5e8 <prvInitialiseTaskLists+0x70>)
 800c5b8:	f7fe fd01 	bl	800afbe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c5bc:	480b      	ldr	r0, [pc, #44]	; (800c5ec <prvInitialiseTaskLists+0x74>)
 800c5be:	f7fe fcfe 	bl	800afbe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c5c2:	4b0b      	ldr	r3, [pc, #44]	; (800c5f0 <prvInitialiseTaskLists+0x78>)
 800c5c4:	4a05      	ldr	r2, [pc, #20]	; (800c5dc <prvInitialiseTaskLists+0x64>)
 800c5c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c5c8:	4b0a      	ldr	r3, [pc, #40]	; (800c5f4 <prvInitialiseTaskLists+0x7c>)
 800c5ca:	4a05      	ldr	r2, [pc, #20]	; (800c5e0 <prvInitialiseTaskLists+0x68>)
 800c5cc:	601a      	str	r2, [r3, #0]
}
 800c5ce:	bf00      	nop
 800c5d0:	3708      	adds	r7, #8
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}
 800c5d6:	bf00      	nop
 800c5d8:	20000298 	.word	0x20000298
 800c5dc:	20000324 	.word	0x20000324
 800c5e0:	20000338 	.word	0x20000338
 800c5e4:	20000354 	.word	0x20000354
 800c5e8:	20000368 	.word	0x20000368
 800c5ec:	20000380 	.word	0x20000380
 800c5f0:	2000034c 	.word	0x2000034c
 800c5f4:	20000350 	.word	0x20000350

0800c5f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b082      	sub	sp, #8
 800c5fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c5fe:	e019      	b.n	800c634 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c600:	f000 fbc8 	bl	800cd94 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c604:	4b10      	ldr	r3, [pc, #64]	; (800c648 <prvCheckTasksWaitingTermination+0x50>)
 800c606:	68db      	ldr	r3, [r3, #12]
 800c608:	68db      	ldr	r3, [r3, #12]
 800c60a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	3304      	adds	r3, #4
 800c610:	4618      	mov	r0, r3
 800c612:	f7fe fd5e 	bl	800b0d2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c616:	4b0d      	ldr	r3, [pc, #52]	; (800c64c <prvCheckTasksWaitingTermination+0x54>)
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	3b01      	subs	r3, #1
 800c61c:	4a0b      	ldr	r2, [pc, #44]	; (800c64c <prvCheckTasksWaitingTermination+0x54>)
 800c61e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c620:	4b0b      	ldr	r3, [pc, #44]	; (800c650 <prvCheckTasksWaitingTermination+0x58>)
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	3b01      	subs	r3, #1
 800c626:	4a0a      	ldr	r2, [pc, #40]	; (800c650 <prvCheckTasksWaitingTermination+0x58>)
 800c628:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c62a:	f000 fbe3 	bl	800cdf4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f000 f810 	bl	800c654 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c634:	4b06      	ldr	r3, [pc, #24]	; (800c650 <prvCheckTasksWaitingTermination+0x58>)
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d1e1      	bne.n	800c600 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c63c:	bf00      	nop
 800c63e:	bf00      	nop
 800c640:	3708      	adds	r7, #8
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}
 800c646:	bf00      	nop
 800c648:	20000368 	.word	0x20000368
 800c64c:	20000394 	.word	0x20000394
 800c650:	2000037c 	.word	0x2000037c

0800c654 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c654:	b580      	push	{r7, lr}
 800c656:	b084      	sub	sp, #16
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c662:	2b00      	cmp	r3, #0
 800c664:	d108      	bne.n	800c678 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c66a:	4618      	mov	r0, r3
 800c66c:	f000 fd80 	bl	800d170 <vPortFree>
				vPortFree( pxTCB );
 800c670:	6878      	ldr	r0, [r7, #4]
 800c672:	f000 fd7d 	bl	800d170 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c676:	e018      	b.n	800c6aa <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c67e:	2b01      	cmp	r3, #1
 800c680:	d103      	bne.n	800c68a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c682:	6878      	ldr	r0, [r7, #4]
 800c684:	f000 fd74 	bl	800d170 <vPortFree>
	}
 800c688:	e00f      	b.n	800c6aa <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c690:	2b02      	cmp	r3, #2
 800c692:	d00a      	beq.n	800c6aa <prvDeleteTCB+0x56>
	__asm volatile
 800c694:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c698:	f383 8811 	msr	BASEPRI, r3
 800c69c:	f3bf 8f6f 	isb	sy
 800c6a0:	f3bf 8f4f 	dsb	sy
 800c6a4:	60fb      	str	r3, [r7, #12]
}
 800c6a6:	bf00      	nop
 800c6a8:	e7fe      	b.n	800c6a8 <prvDeleteTCB+0x54>
	}
 800c6aa:	bf00      	nop
 800c6ac:	3710      	adds	r7, #16
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	bd80      	pop	{r7, pc}
	...

0800c6b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c6b4:	b480      	push	{r7}
 800c6b6:	b083      	sub	sp, #12
 800c6b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c6ba:	4b0c      	ldr	r3, [pc, #48]	; (800c6ec <prvResetNextTaskUnblockTime+0x38>)
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d104      	bne.n	800c6ce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c6c4:	4b0a      	ldr	r3, [pc, #40]	; (800c6f0 <prvResetNextTaskUnblockTime+0x3c>)
 800c6c6:	f04f 32ff 	mov.w	r2, #4294967295
 800c6ca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c6cc:	e008      	b.n	800c6e0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6ce:	4b07      	ldr	r3, [pc, #28]	; (800c6ec <prvResetNextTaskUnblockTime+0x38>)
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	68db      	ldr	r3, [r3, #12]
 800c6d4:	68db      	ldr	r3, [r3, #12]
 800c6d6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	685b      	ldr	r3, [r3, #4]
 800c6dc:	4a04      	ldr	r2, [pc, #16]	; (800c6f0 <prvResetNextTaskUnblockTime+0x3c>)
 800c6de:	6013      	str	r3, [r2, #0]
}
 800c6e0:	bf00      	nop
 800c6e2:	370c      	adds	r7, #12
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ea:	4770      	bx	lr
 800c6ec:	2000034c 	.word	0x2000034c
 800c6f0:	200003b4 	.word	0x200003b4

0800c6f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c6f4:	b480      	push	{r7}
 800c6f6:	b083      	sub	sp, #12
 800c6f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c6fa:	4b0b      	ldr	r3, [pc, #44]	; (800c728 <xTaskGetSchedulerState+0x34>)
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d102      	bne.n	800c708 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c702:	2301      	movs	r3, #1
 800c704:	607b      	str	r3, [r7, #4]
 800c706:	e008      	b.n	800c71a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c708:	4b08      	ldr	r3, [pc, #32]	; (800c72c <xTaskGetSchedulerState+0x38>)
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d102      	bne.n	800c716 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c710:	2302      	movs	r3, #2
 800c712:	607b      	str	r3, [r7, #4]
 800c714:	e001      	b.n	800c71a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c716:	2300      	movs	r3, #0
 800c718:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c71a:	687b      	ldr	r3, [r7, #4]
	}
 800c71c:	4618      	mov	r0, r3
 800c71e:	370c      	adds	r7, #12
 800c720:	46bd      	mov	sp, r7
 800c722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c726:	4770      	bx	lr
 800c728:	200003a0 	.word	0x200003a0
 800c72c:	200003bc 	.word	0x200003bc

0800c730 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c730:	b580      	push	{r7, lr}
 800c732:	b084      	sub	sp, #16
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c73c:	2300      	movs	r3, #0
 800c73e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	2b00      	cmp	r3, #0
 800c744:	d05e      	beq.n	800c804 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c746:	68bb      	ldr	r3, [r7, #8]
 800c748:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c74a:	4b31      	ldr	r3, [pc, #196]	; (800c810 <xTaskPriorityInherit+0xe0>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c750:	429a      	cmp	r2, r3
 800c752:	d24e      	bcs.n	800c7f2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c754:	68bb      	ldr	r3, [r7, #8]
 800c756:	699b      	ldr	r3, [r3, #24]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	db06      	blt.n	800c76a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c75c:	4b2c      	ldr	r3, [pc, #176]	; (800c810 <xTaskPriorityInherit+0xe0>)
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c762:	f1c3 0207 	rsb	r2, r3, #7
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c76a:	68bb      	ldr	r3, [r7, #8]
 800c76c:	6959      	ldr	r1, [r3, #20]
 800c76e:	68bb      	ldr	r3, [r7, #8]
 800c770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c772:	4613      	mov	r3, r2
 800c774:	009b      	lsls	r3, r3, #2
 800c776:	4413      	add	r3, r2
 800c778:	009b      	lsls	r3, r3, #2
 800c77a:	4a26      	ldr	r2, [pc, #152]	; (800c814 <xTaskPriorityInherit+0xe4>)
 800c77c:	4413      	add	r3, r2
 800c77e:	4299      	cmp	r1, r3
 800c780:	d12f      	bne.n	800c7e2 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	3304      	adds	r3, #4
 800c786:	4618      	mov	r0, r3
 800c788:	f7fe fca3 	bl	800b0d2 <uxListRemove>
 800c78c:	4603      	mov	r3, r0
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d10a      	bne.n	800c7a8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c796:	2201      	movs	r2, #1
 800c798:	fa02 f303 	lsl.w	r3, r2, r3
 800c79c:	43da      	mvns	r2, r3
 800c79e:	4b1e      	ldr	r3, [pc, #120]	; (800c818 <xTaskPriorityInherit+0xe8>)
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	4013      	ands	r3, r2
 800c7a4:	4a1c      	ldr	r2, [pc, #112]	; (800c818 <xTaskPriorityInherit+0xe8>)
 800c7a6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c7a8:	4b19      	ldr	r3, [pc, #100]	; (800c810 <xTaskPriorityInherit+0xe0>)
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c7b2:	68bb      	ldr	r3, [r7, #8]
 800c7b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7b6:	2201      	movs	r2, #1
 800c7b8:	409a      	lsls	r2, r3
 800c7ba:	4b17      	ldr	r3, [pc, #92]	; (800c818 <xTaskPriorityInherit+0xe8>)
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	4313      	orrs	r3, r2
 800c7c0:	4a15      	ldr	r2, [pc, #84]	; (800c818 <xTaskPriorityInherit+0xe8>)
 800c7c2:	6013      	str	r3, [r2, #0]
 800c7c4:	68bb      	ldr	r3, [r7, #8]
 800c7c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7c8:	4613      	mov	r3, r2
 800c7ca:	009b      	lsls	r3, r3, #2
 800c7cc:	4413      	add	r3, r2
 800c7ce:	009b      	lsls	r3, r3, #2
 800c7d0:	4a10      	ldr	r2, [pc, #64]	; (800c814 <xTaskPriorityInherit+0xe4>)
 800c7d2:	441a      	add	r2, r3
 800c7d4:	68bb      	ldr	r3, [r7, #8]
 800c7d6:	3304      	adds	r3, #4
 800c7d8:	4619      	mov	r1, r3
 800c7da:	4610      	mov	r0, r2
 800c7dc:	f7fe fc1c 	bl	800b018 <vListInsertEnd>
 800c7e0:	e004      	b.n	800c7ec <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c7e2:	4b0b      	ldr	r3, [pc, #44]	; (800c810 <xTaskPriorityInherit+0xe0>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7e8:	68bb      	ldr	r3, [r7, #8]
 800c7ea:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c7ec:	2301      	movs	r3, #1
 800c7ee:	60fb      	str	r3, [r7, #12]
 800c7f0:	e008      	b.n	800c804 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c7f2:	68bb      	ldr	r3, [r7, #8]
 800c7f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c7f6:	4b06      	ldr	r3, [pc, #24]	; (800c810 <xTaskPriorityInherit+0xe0>)
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7fc:	429a      	cmp	r2, r3
 800c7fe:	d201      	bcs.n	800c804 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c800:	2301      	movs	r3, #1
 800c802:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c804:	68fb      	ldr	r3, [r7, #12]
	}
 800c806:	4618      	mov	r0, r3
 800c808:	3710      	adds	r7, #16
 800c80a:	46bd      	mov	sp, r7
 800c80c:	bd80      	pop	{r7, pc}
 800c80e:	bf00      	nop
 800c810:	20000294 	.word	0x20000294
 800c814:	20000298 	.word	0x20000298
 800c818:	2000039c 	.word	0x2000039c

0800c81c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c81c:	b580      	push	{r7, lr}
 800c81e:	b086      	sub	sp, #24
 800c820:	af00      	add	r7, sp, #0
 800c822:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c828:	2300      	movs	r3, #0
 800c82a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d06e      	beq.n	800c910 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c832:	4b3a      	ldr	r3, [pc, #232]	; (800c91c <xTaskPriorityDisinherit+0x100>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	693a      	ldr	r2, [r7, #16]
 800c838:	429a      	cmp	r2, r3
 800c83a:	d00a      	beq.n	800c852 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c83c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c840:	f383 8811 	msr	BASEPRI, r3
 800c844:	f3bf 8f6f 	isb	sy
 800c848:	f3bf 8f4f 	dsb	sy
 800c84c:	60fb      	str	r3, [r7, #12]
}
 800c84e:	bf00      	nop
 800c850:	e7fe      	b.n	800c850 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c852:	693b      	ldr	r3, [r7, #16]
 800c854:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c856:	2b00      	cmp	r3, #0
 800c858:	d10a      	bne.n	800c870 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c85a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c85e:	f383 8811 	msr	BASEPRI, r3
 800c862:	f3bf 8f6f 	isb	sy
 800c866:	f3bf 8f4f 	dsb	sy
 800c86a:	60bb      	str	r3, [r7, #8]
}
 800c86c:	bf00      	nop
 800c86e:	e7fe      	b.n	800c86e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c870:	693b      	ldr	r3, [r7, #16]
 800c872:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c874:	1e5a      	subs	r2, r3, #1
 800c876:	693b      	ldr	r3, [r7, #16]
 800c878:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c87a:	693b      	ldr	r3, [r7, #16]
 800c87c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c87e:	693b      	ldr	r3, [r7, #16]
 800c880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c882:	429a      	cmp	r2, r3
 800c884:	d044      	beq.n	800c910 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c886:	693b      	ldr	r3, [r7, #16]
 800c888:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d140      	bne.n	800c910 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c88e:	693b      	ldr	r3, [r7, #16]
 800c890:	3304      	adds	r3, #4
 800c892:	4618      	mov	r0, r3
 800c894:	f7fe fc1d 	bl	800b0d2 <uxListRemove>
 800c898:	4603      	mov	r3, r0
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d115      	bne.n	800c8ca <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c89e:	693b      	ldr	r3, [r7, #16]
 800c8a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8a2:	491f      	ldr	r1, [pc, #124]	; (800c920 <xTaskPriorityDisinherit+0x104>)
 800c8a4:	4613      	mov	r3, r2
 800c8a6:	009b      	lsls	r3, r3, #2
 800c8a8:	4413      	add	r3, r2
 800c8aa:	009b      	lsls	r3, r3, #2
 800c8ac:	440b      	add	r3, r1
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d10a      	bne.n	800c8ca <xTaskPriorityDisinherit+0xae>
 800c8b4:	693b      	ldr	r3, [r7, #16]
 800c8b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8b8:	2201      	movs	r2, #1
 800c8ba:	fa02 f303 	lsl.w	r3, r2, r3
 800c8be:	43da      	mvns	r2, r3
 800c8c0:	4b18      	ldr	r3, [pc, #96]	; (800c924 <xTaskPriorityDisinherit+0x108>)
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	4013      	ands	r3, r2
 800c8c6:	4a17      	ldr	r2, [pc, #92]	; (800c924 <xTaskPriorityDisinherit+0x108>)
 800c8c8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c8ca:	693b      	ldr	r3, [r7, #16]
 800c8cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c8ce:	693b      	ldr	r3, [r7, #16]
 800c8d0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c8d2:	693b      	ldr	r3, [r7, #16]
 800c8d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8d6:	f1c3 0207 	rsb	r2, r3, #7
 800c8da:	693b      	ldr	r3, [r7, #16]
 800c8dc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c8de:	693b      	ldr	r3, [r7, #16]
 800c8e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8e2:	2201      	movs	r2, #1
 800c8e4:	409a      	lsls	r2, r3
 800c8e6:	4b0f      	ldr	r3, [pc, #60]	; (800c924 <xTaskPriorityDisinherit+0x108>)
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	4313      	orrs	r3, r2
 800c8ec:	4a0d      	ldr	r2, [pc, #52]	; (800c924 <xTaskPriorityDisinherit+0x108>)
 800c8ee:	6013      	str	r3, [r2, #0]
 800c8f0:	693b      	ldr	r3, [r7, #16]
 800c8f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8f4:	4613      	mov	r3, r2
 800c8f6:	009b      	lsls	r3, r3, #2
 800c8f8:	4413      	add	r3, r2
 800c8fa:	009b      	lsls	r3, r3, #2
 800c8fc:	4a08      	ldr	r2, [pc, #32]	; (800c920 <xTaskPriorityDisinherit+0x104>)
 800c8fe:	441a      	add	r2, r3
 800c900:	693b      	ldr	r3, [r7, #16]
 800c902:	3304      	adds	r3, #4
 800c904:	4619      	mov	r1, r3
 800c906:	4610      	mov	r0, r2
 800c908:	f7fe fb86 	bl	800b018 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c90c:	2301      	movs	r3, #1
 800c90e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c910:	697b      	ldr	r3, [r7, #20]
	}
 800c912:	4618      	mov	r0, r3
 800c914:	3718      	adds	r7, #24
 800c916:	46bd      	mov	sp, r7
 800c918:	bd80      	pop	{r7, pc}
 800c91a:	bf00      	nop
 800c91c:	20000294 	.word	0x20000294
 800c920:	20000298 	.word	0x20000298
 800c924:	2000039c 	.word	0x2000039c

0800c928 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c928:	b580      	push	{r7, lr}
 800c92a:	b088      	sub	sp, #32
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
 800c930:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c936:	2301      	movs	r3, #1
 800c938:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d077      	beq.n	800ca30 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c940:	69bb      	ldr	r3, [r7, #24]
 800c942:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c944:	2b00      	cmp	r3, #0
 800c946:	d10a      	bne.n	800c95e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800c948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c94c:	f383 8811 	msr	BASEPRI, r3
 800c950:	f3bf 8f6f 	isb	sy
 800c954:	f3bf 8f4f 	dsb	sy
 800c958:	60fb      	str	r3, [r7, #12]
}
 800c95a:	bf00      	nop
 800c95c:	e7fe      	b.n	800c95c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c95e:	69bb      	ldr	r3, [r7, #24]
 800c960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c962:	683a      	ldr	r2, [r7, #0]
 800c964:	429a      	cmp	r2, r3
 800c966:	d902      	bls.n	800c96e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	61fb      	str	r3, [r7, #28]
 800c96c:	e002      	b.n	800c974 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c96e:	69bb      	ldr	r3, [r7, #24]
 800c970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c972:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c974:	69bb      	ldr	r3, [r7, #24]
 800c976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c978:	69fa      	ldr	r2, [r7, #28]
 800c97a:	429a      	cmp	r2, r3
 800c97c:	d058      	beq.n	800ca30 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c97e:	69bb      	ldr	r3, [r7, #24]
 800c980:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c982:	697a      	ldr	r2, [r7, #20]
 800c984:	429a      	cmp	r2, r3
 800c986:	d153      	bne.n	800ca30 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c988:	4b2b      	ldr	r3, [pc, #172]	; (800ca38 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	69ba      	ldr	r2, [r7, #24]
 800c98e:	429a      	cmp	r2, r3
 800c990:	d10a      	bne.n	800c9a8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800c992:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c996:	f383 8811 	msr	BASEPRI, r3
 800c99a:	f3bf 8f6f 	isb	sy
 800c99e:	f3bf 8f4f 	dsb	sy
 800c9a2:	60bb      	str	r3, [r7, #8]
}
 800c9a4:	bf00      	nop
 800c9a6:	e7fe      	b.n	800c9a6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c9a8:	69bb      	ldr	r3, [r7, #24]
 800c9aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9ac:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c9ae:	69bb      	ldr	r3, [r7, #24]
 800c9b0:	69fa      	ldr	r2, [r7, #28]
 800c9b2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c9b4:	69bb      	ldr	r3, [r7, #24]
 800c9b6:	699b      	ldr	r3, [r3, #24]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	db04      	blt.n	800c9c6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c9bc:	69fb      	ldr	r3, [r7, #28]
 800c9be:	f1c3 0207 	rsb	r2, r3, #7
 800c9c2:	69bb      	ldr	r3, [r7, #24]
 800c9c4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c9c6:	69bb      	ldr	r3, [r7, #24]
 800c9c8:	6959      	ldr	r1, [r3, #20]
 800c9ca:	693a      	ldr	r2, [r7, #16]
 800c9cc:	4613      	mov	r3, r2
 800c9ce:	009b      	lsls	r3, r3, #2
 800c9d0:	4413      	add	r3, r2
 800c9d2:	009b      	lsls	r3, r3, #2
 800c9d4:	4a19      	ldr	r2, [pc, #100]	; (800ca3c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800c9d6:	4413      	add	r3, r2
 800c9d8:	4299      	cmp	r1, r3
 800c9da:	d129      	bne.n	800ca30 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c9dc:	69bb      	ldr	r3, [r7, #24]
 800c9de:	3304      	adds	r3, #4
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	f7fe fb76 	bl	800b0d2 <uxListRemove>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d10a      	bne.n	800ca02 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800c9ec:	69bb      	ldr	r3, [r7, #24]
 800c9ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9f0:	2201      	movs	r2, #1
 800c9f2:	fa02 f303 	lsl.w	r3, r2, r3
 800c9f6:	43da      	mvns	r2, r3
 800c9f8:	4b11      	ldr	r3, [pc, #68]	; (800ca40 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	4013      	ands	r3, r2
 800c9fe:	4a10      	ldr	r2, [pc, #64]	; (800ca40 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800ca00:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ca02:	69bb      	ldr	r3, [r7, #24]
 800ca04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca06:	2201      	movs	r2, #1
 800ca08:	409a      	lsls	r2, r3
 800ca0a:	4b0d      	ldr	r3, [pc, #52]	; (800ca40 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	4313      	orrs	r3, r2
 800ca10:	4a0b      	ldr	r2, [pc, #44]	; (800ca40 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800ca12:	6013      	str	r3, [r2, #0]
 800ca14:	69bb      	ldr	r3, [r7, #24]
 800ca16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca18:	4613      	mov	r3, r2
 800ca1a:	009b      	lsls	r3, r3, #2
 800ca1c:	4413      	add	r3, r2
 800ca1e:	009b      	lsls	r3, r3, #2
 800ca20:	4a06      	ldr	r2, [pc, #24]	; (800ca3c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800ca22:	441a      	add	r2, r3
 800ca24:	69bb      	ldr	r3, [r7, #24]
 800ca26:	3304      	adds	r3, #4
 800ca28:	4619      	mov	r1, r3
 800ca2a:	4610      	mov	r0, r2
 800ca2c:	f7fe faf4 	bl	800b018 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ca30:	bf00      	nop
 800ca32:	3720      	adds	r7, #32
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}
 800ca38:	20000294 	.word	0x20000294
 800ca3c:	20000298 	.word	0x20000298
 800ca40:	2000039c 	.word	0x2000039c

0800ca44 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800ca44:	b480      	push	{r7}
 800ca46:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ca48:	4b07      	ldr	r3, [pc, #28]	; (800ca68 <pvTaskIncrementMutexHeldCount+0x24>)
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d004      	beq.n	800ca5a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ca50:	4b05      	ldr	r3, [pc, #20]	; (800ca68 <pvTaskIncrementMutexHeldCount+0x24>)
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ca56:	3201      	adds	r2, #1
 800ca58:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800ca5a:	4b03      	ldr	r3, [pc, #12]	; (800ca68 <pvTaskIncrementMutexHeldCount+0x24>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
	}
 800ca5e:	4618      	mov	r0, r3
 800ca60:	46bd      	mov	sp, r7
 800ca62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca66:	4770      	bx	lr
 800ca68:	20000294 	.word	0x20000294

0800ca6c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	b084      	sub	sp, #16
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	6078      	str	r0, [r7, #4]
 800ca74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ca76:	4b29      	ldr	r3, [pc, #164]	; (800cb1c <prvAddCurrentTaskToDelayedList+0xb0>)
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ca7c:	4b28      	ldr	r3, [pc, #160]	; (800cb20 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	3304      	adds	r3, #4
 800ca82:	4618      	mov	r0, r3
 800ca84:	f7fe fb25 	bl	800b0d2 <uxListRemove>
 800ca88:	4603      	mov	r3, r0
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d10b      	bne.n	800caa6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ca8e:	4b24      	ldr	r3, [pc, #144]	; (800cb20 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca94:	2201      	movs	r2, #1
 800ca96:	fa02 f303 	lsl.w	r3, r2, r3
 800ca9a:	43da      	mvns	r2, r3
 800ca9c:	4b21      	ldr	r3, [pc, #132]	; (800cb24 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	4013      	ands	r3, r2
 800caa2:	4a20      	ldr	r2, [pc, #128]	; (800cb24 <prvAddCurrentTaskToDelayedList+0xb8>)
 800caa4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800caac:	d10a      	bne.n	800cac4 <prvAddCurrentTaskToDelayedList+0x58>
 800caae:	683b      	ldr	r3, [r7, #0]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d007      	beq.n	800cac4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cab4:	4b1a      	ldr	r3, [pc, #104]	; (800cb20 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	3304      	adds	r3, #4
 800caba:	4619      	mov	r1, r3
 800cabc:	481a      	ldr	r0, [pc, #104]	; (800cb28 <prvAddCurrentTaskToDelayedList+0xbc>)
 800cabe:	f7fe faab 	bl	800b018 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cac2:	e026      	b.n	800cb12 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cac4:	68fa      	ldr	r2, [r7, #12]
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	4413      	add	r3, r2
 800caca:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cacc:	4b14      	ldr	r3, [pc, #80]	; (800cb20 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	68ba      	ldr	r2, [r7, #8]
 800cad2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cad4:	68ba      	ldr	r2, [r7, #8]
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	429a      	cmp	r2, r3
 800cada:	d209      	bcs.n	800caf0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cadc:	4b13      	ldr	r3, [pc, #76]	; (800cb2c <prvAddCurrentTaskToDelayedList+0xc0>)
 800cade:	681a      	ldr	r2, [r3, #0]
 800cae0:	4b0f      	ldr	r3, [pc, #60]	; (800cb20 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	3304      	adds	r3, #4
 800cae6:	4619      	mov	r1, r3
 800cae8:	4610      	mov	r0, r2
 800caea:	f7fe fab9 	bl	800b060 <vListInsert>
}
 800caee:	e010      	b.n	800cb12 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800caf0:	4b0f      	ldr	r3, [pc, #60]	; (800cb30 <prvAddCurrentTaskToDelayedList+0xc4>)
 800caf2:	681a      	ldr	r2, [r3, #0]
 800caf4:	4b0a      	ldr	r3, [pc, #40]	; (800cb20 <prvAddCurrentTaskToDelayedList+0xb4>)
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	3304      	adds	r3, #4
 800cafa:	4619      	mov	r1, r3
 800cafc:	4610      	mov	r0, r2
 800cafe:	f7fe faaf 	bl	800b060 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cb02:	4b0c      	ldr	r3, [pc, #48]	; (800cb34 <prvAddCurrentTaskToDelayedList+0xc8>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	68ba      	ldr	r2, [r7, #8]
 800cb08:	429a      	cmp	r2, r3
 800cb0a:	d202      	bcs.n	800cb12 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800cb0c:	4a09      	ldr	r2, [pc, #36]	; (800cb34 <prvAddCurrentTaskToDelayedList+0xc8>)
 800cb0e:	68bb      	ldr	r3, [r7, #8]
 800cb10:	6013      	str	r3, [r2, #0]
}
 800cb12:	bf00      	nop
 800cb14:	3710      	adds	r7, #16
 800cb16:	46bd      	mov	sp, r7
 800cb18:	bd80      	pop	{r7, pc}
 800cb1a:	bf00      	nop
 800cb1c:	20000398 	.word	0x20000398
 800cb20:	20000294 	.word	0x20000294
 800cb24:	2000039c 	.word	0x2000039c
 800cb28:	20000380 	.word	0x20000380
 800cb2c:	20000350 	.word	0x20000350
 800cb30:	2000034c 	.word	0x2000034c
 800cb34:	200003b4 	.word	0x200003b4

0800cb38 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cb38:	b480      	push	{r7}
 800cb3a:	b085      	sub	sp, #20
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	60f8      	str	r0, [r7, #12]
 800cb40:	60b9      	str	r1, [r7, #8]
 800cb42:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	3b04      	subs	r3, #4
 800cb48:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cb50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	3b04      	subs	r3, #4
 800cb56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cb58:	68bb      	ldr	r3, [r7, #8]
 800cb5a:	f023 0201 	bic.w	r2, r3, #1
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	3b04      	subs	r3, #4
 800cb66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cb68:	4a0c      	ldr	r2, [pc, #48]	; (800cb9c <pxPortInitialiseStack+0x64>)
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	3b14      	subs	r3, #20
 800cb72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cb74:	687a      	ldr	r2, [r7, #4]
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	3b04      	subs	r3, #4
 800cb7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	f06f 0202 	mvn.w	r2, #2
 800cb86:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	3b20      	subs	r3, #32
 800cb8c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cb8e:	68fb      	ldr	r3, [r7, #12]
}
 800cb90:	4618      	mov	r0, r3
 800cb92:	3714      	adds	r7, #20
 800cb94:	46bd      	mov	sp, r7
 800cb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9a:	4770      	bx	lr
 800cb9c:	0800cba1 	.word	0x0800cba1

0800cba0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cba0:	b480      	push	{r7}
 800cba2:	b085      	sub	sp, #20
 800cba4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cba6:	2300      	movs	r3, #0
 800cba8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cbaa:	4b12      	ldr	r3, [pc, #72]	; (800cbf4 <prvTaskExitError+0x54>)
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbb2:	d00a      	beq.n	800cbca <prvTaskExitError+0x2a>
	__asm volatile
 800cbb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbb8:	f383 8811 	msr	BASEPRI, r3
 800cbbc:	f3bf 8f6f 	isb	sy
 800cbc0:	f3bf 8f4f 	dsb	sy
 800cbc4:	60fb      	str	r3, [r7, #12]
}
 800cbc6:	bf00      	nop
 800cbc8:	e7fe      	b.n	800cbc8 <prvTaskExitError+0x28>
	__asm volatile
 800cbca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbce:	f383 8811 	msr	BASEPRI, r3
 800cbd2:	f3bf 8f6f 	isb	sy
 800cbd6:	f3bf 8f4f 	dsb	sy
 800cbda:	60bb      	str	r3, [r7, #8]
}
 800cbdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cbde:	bf00      	nop
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d0fc      	beq.n	800cbe0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cbe6:	bf00      	nop
 800cbe8:	bf00      	nop
 800cbea:	3714      	adds	r7, #20
 800cbec:	46bd      	mov	sp, r7
 800cbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf2:	4770      	bx	lr
 800cbf4:	20000010 	.word	0x20000010
	...

0800cc00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cc00:	4b07      	ldr	r3, [pc, #28]	; (800cc20 <pxCurrentTCBConst2>)
 800cc02:	6819      	ldr	r1, [r3, #0]
 800cc04:	6808      	ldr	r0, [r1, #0]
 800cc06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc0a:	f380 8809 	msr	PSP, r0
 800cc0e:	f3bf 8f6f 	isb	sy
 800cc12:	f04f 0000 	mov.w	r0, #0
 800cc16:	f380 8811 	msr	BASEPRI, r0
 800cc1a:	4770      	bx	lr
 800cc1c:	f3af 8000 	nop.w

0800cc20 <pxCurrentTCBConst2>:
 800cc20:	20000294 	.word	0x20000294
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cc24:	bf00      	nop
 800cc26:	bf00      	nop

0800cc28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cc28:	4808      	ldr	r0, [pc, #32]	; (800cc4c <prvPortStartFirstTask+0x24>)
 800cc2a:	6800      	ldr	r0, [r0, #0]
 800cc2c:	6800      	ldr	r0, [r0, #0]
 800cc2e:	f380 8808 	msr	MSP, r0
 800cc32:	f04f 0000 	mov.w	r0, #0
 800cc36:	f380 8814 	msr	CONTROL, r0
 800cc3a:	b662      	cpsie	i
 800cc3c:	b661      	cpsie	f
 800cc3e:	f3bf 8f4f 	dsb	sy
 800cc42:	f3bf 8f6f 	isb	sy
 800cc46:	df00      	svc	0
 800cc48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cc4a:	bf00      	nop
 800cc4c:	e000ed08 	.word	0xe000ed08

0800cc50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cc50:	b580      	push	{r7, lr}
 800cc52:	b086      	sub	sp, #24
 800cc54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cc56:	4b46      	ldr	r3, [pc, #280]	; (800cd70 <xPortStartScheduler+0x120>)
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	4a46      	ldr	r2, [pc, #280]	; (800cd74 <xPortStartScheduler+0x124>)
 800cc5c:	4293      	cmp	r3, r2
 800cc5e:	d10a      	bne.n	800cc76 <xPortStartScheduler+0x26>
	__asm volatile
 800cc60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc64:	f383 8811 	msr	BASEPRI, r3
 800cc68:	f3bf 8f6f 	isb	sy
 800cc6c:	f3bf 8f4f 	dsb	sy
 800cc70:	613b      	str	r3, [r7, #16]
}
 800cc72:	bf00      	nop
 800cc74:	e7fe      	b.n	800cc74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cc76:	4b3e      	ldr	r3, [pc, #248]	; (800cd70 <xPortStartScheduler+0x120>)
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	4a3f      	ldr	r2, [pc, #252]	; (800cd78 <xPortStartScheduler+0x128>)
 800cc7c:	4293      	cmp	r3, r2
 800cc7e:	d10a      	bne.n	800cc96 <xPortStartScheduler+0x46>
	__asm volatile
 800cc80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc84:	f383 8811 	msr	BASEPRI, r3
 800cc88:	f3bf 8f6f 	isb	sy
 800cc8c:	f3bf 8f4f 	dsb	sy
 800cc90:	60fb      	str	r3, [r7, #12]
}
 800cc92:	bf00      	nop
 800cc94:	e7fe      	b.n	800cc94 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cc96:	4b39      	ldr	r3, [pc, #228]	; (800cd7c <xPortStartScheduler+0x12c>)
 800cc98:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cc9a:	697b      	ldr	r3, [r7, #20]
 800cc9c:	781b      	ldrb	r3, [r3, #0]
 800cc9e:	b2db      	uxtb	r3, r3
 800cca0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cca2:	697b      	ldr	r3, [r7, #20]
 800cca4:	22ff      	movs	r2, #255	; 0xff
 800cca6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cca8:	697b      	ldr	r3, [r7, #20]
 800ccaa:	781b      	ldrb	r3, [r3, #0]
 800ccac:	b2db      	uxtb	r3, r3
 800ccae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ccb0:	78fb      	ldrb	r3, [r7, #3]
 800ccb2:	b2db      	uxtb	r3, r3
 800ccb4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ccb8:	b2da      	uxtb	r2, r3
 800ccba:	4b31      	ldr	r3, [pc, #196]	; (800cd80 <xPortStartScheduler+0x130>)
 800ccbc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ccbe:	4b31      	ldr	r3, [pc, #196]	; (800cd84 <xPortStartScheduler+0x134>)
 800ccc0:	2207      	movs	r2, #7
 800ccc2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ccc4:	e009      	b.n	800ccda <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ccc6:	4b2f      	ldr	r3, [pc, #188]	; (800cd84 <xPortStartScheduler+0x134>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	3b01      	subs	r3, #1
 800cccc:	4a2d      	ldr	r2, [pc, #180]	; (800cd84 <xPortStartScheduler+0x134>)
 800ccce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ccd0:	78fb      	ldrb	r3, [r7, #3]
 800ccd2:	b2db      	uxtb	r3, r3
 800ccd4:	005b      	lsls	r3, r3, #1
 800ccd6:	b2db      	uxtb	r3, r3
 800ccd8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ccda:	78fb      	ldrb	r3, [r7, #3]
 800ccdc:	b2db      	uxtb	r3, r3
 800ccde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cce2:	2b80      	cmp	r3, #128	; 0x80
 800cce4:	d0ef      	beq.n	800ccc6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cce6:	4b27      	ldr	r3, [pc, #156]	; (800cd84 <xPortStartScheduler+0x134>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	f1c3 0307 	rsb	r3, r3, #7
 800ccee:	2b04      	cmp	r3, #4
 800ccf0:	d00a      	beq.n	800cd08 <xPortStartScheduler+0xb8>
	__asm volatile
 800ccf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccf6:	f383 8811 	msr	BASEPRI, r3
 800ccfa:	f3bf 8f6f 	isb	sy
 800ccfe:	f3bf 8f4f 	dsb	sy
 800cd02:	60bb      	str	r3, [r7, #8]
}
 800cd04:	bf00      	nop
 800cd06:	e7fe      	b.n	800cd06 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cd08:	4b1e      	ldr	r3, [pc, #120]	; (800cd84 <xPortStartScheduler+0x134>)
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	021b      	lsls	r3, r3, #8
 800cd0e:	4a1d      	ldr	r2, [pc, #116]	; (800cd84 <xPortStartScheduler+0x134>)
 800cd10:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cd12:	4b1c      	ldr	r3, [pc, #112]	; (800cd84 <xPortStartScheduler+0x134>)
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cd1a:	4a1a      	ldr	r2, [pc, #104]	; (800cd84 <xPortStartScheduler+0x134>)
 800cd1c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	b2da      	uxtb	r2, r3
 800cd22:	697b      	ldr	r3, [r7, #20]
 800cd24:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cd26:	4b18      	ldr	r3, [pc, #96]	; (800cd88 <xPortStartScheduler+0x138>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	4a17      	ldr	r2, [pc, #92]	; (800cd88 <xPortStartScheduler+0x138>)
 800cd2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cd30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cd32:	4b15      	ldr	r3, [pc, #84]	; (800cd88 <xPortStartScheduler+0x138>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	4a14      	ldr	r2, [pc, #80]	; (800cd88 <xPortStartScheduler+0x138>)
 800cd38:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cd3c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cd3e:	f000 f8dd 	bl	800cefc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cd42:	4b12      	ldr	r3, [pc, #72]	; (800cd8c <xPortStartScheduler+0x13c>)
 800cd44:	2200      	movs	r2, #0
 800cd46:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cd48:	f000 f8fc 	bl	800cf44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cd4c:	4b10      	ldr	r3, [pc, #64]	; (800cd90 <xPortStartScheduler+0x140>)
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	4a0f      	ldr	r2, [pc, #60]	; (800cd90 <xPortStartScheduler+0x140>)
 800cd52:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cd56:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cd58:	f7ff ff66 	bl	800cc28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cd5c:	f7ff fa8e 	bl	800c27c <vTaskSwitchContext>
	prvTaskExitError();
 800cd60:	f7ff ff1e 	bl	800cba0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cd64:	2300      	movs	r3, #0
}
 800cd66:	4618      	mov	r0, r3
 800cd68:	3718      	adds	r7, #24
 800cd6a:	46bd      	mov	sp, r7
 800cd6c:	bd80      	pop	{r7, pc}
 800cd6e:	bf00      	nop
 800cd70:	e000ed00 	.word	0xe000ed00
 800cd74:	410fc271 	.word	0x410fc271
 800cd78:	410fc270 	.word	0x410fc270
 800cd7c:	e000e400 	.word	0xe000e400
 800cd80:	200003c0 	.word	0x200003c0
 800cd84:	200003c4 	.word	0x200003c4
 800cd88:	e000ed20 	.word	0xe000ed20
 800cd8c:	20000010 	.word	0x20000010
 800cd90:	e000ef34 	.word	0xe000ef34

0800cd94 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cd94:	b480      	push	{r7}
 800cd96:	b083      	sub	sp, #12
 800cd98:	af00      	add	r7, sp, #0
	__asm volatile
 800cd9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd9e:	f383 8811 	msr	BASEPRI, r3
 800cda2:	f3bf 8f6f 	isb	sy
 800cda6:	f3bf 8f4f 	dsb	sy
 800cdaa:	607b      	str	r3, [r7, #4]
}
 800cdac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cdae:	4b0f      	ldr	r3, [pc, #60]	; (800cdec <vPortEnterCritical+0x58>)
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	3301      	adds	r3, #1
 800cdb4:	4a0d      	ldr	r2, [pc, #52]	; (800cdec <vPortEnterCritical+0x58>)
 800cdb6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cdb8:	4b0c      	ldr	r3, [pc, #48]	; (800cdec <vPortEnterCritical+0x58>)
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	2b01      	cmp	r3, #1
 800cdbe:	d10f      	bne.n	800cde0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cdc0:	4b0b      	ldr	r3, [pc, #44]	; (800cdf0 <vPortEnterCritical+0x5c>)
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	b2db      	uxtb	r3, r3
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d00a      	beq.n	800cde0 <vPortEnterCritical+0x4c>
	__asm volatile
 800cdca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdce:	f383 8811 	msr	BASEPRI, r3
 800cdd2:	f3bf 8f6f 	isb	sy
 800cdd6:	f3bf 8f4f 	dsb	sy
 800cdda:	603b      	str	r3, [r7, #0]
}
 800cddc:	bf00      	nop
 800cdde:	e7fe      	b.n	800cdde <vPortEnterCritical+0x4a>
	}
}
 800cde0:	bf00      	nop
 800cde2:	370c      	adds	r7, #12
 800cde4:	46bd      	mov	sp, r7
 800cde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdea:	4770      	bx	lr
 800cdec:	20000010 	.word	0x20000010
 800cdf0:	e000ed04 	.word	0xe000ed04

0800cdf4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cdf4:	b480      	push	{r7}
 800cdf6:	b083      	sub	sp, #12
 800cdf8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cdfa:	4b12      	ldr	r3, [pc, #72]	; (800ce44 <vPortExitCritical+0x50>)
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d10a      	bne.n	800ce18 <vPortExitCritical+0x24>
	__asm volatile
 800ce02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce06:	f383 8811 	msr	BASEPRI, r3
 800ce0a:	f3bf 8f6f 	isb	sy
 800ce0e:	f3bf 8f4f 	dsb	sy
 800ce12:	607b      	str	r3, [r7, #4]
}
 800ce14:	bf00      	nop
 800ce16:	e7fe      	b.n	800ce16 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ce18:	4b0a      	ldr	r3, [pc, #40]	; (800ce44 <vPortExitCritical+0x50>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	3b01      	subs	r3, #1
 800ce1e:	4a09      	ldr	r2, [pc, #36]	; (800ce44 <vPortExitCritical+0x50>)
 800ce20:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ce22:	4b08      	ldr	r3, [pc, #32]	; (800ce44 <vPortExitCritical+0x50>)
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d105      	bne.n	800ce36 <vPortExitCritical+0x42>
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ce2e:	683b      	ldr	r3, [r7, #0]
 800ce30:	f383 8811 	msr	BASEPRI, r3
}
 800ce34:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ce36:	bf00      	nop
 800ce38:	370c      	adds	r7, #12
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce40:	4770      	bx	lr
 800ce42:	bf00      	nop
 800ce44:	20000010 	.word	0x20000010
	...

0800ce50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ce50:	f3ef 8009 	mrs	r0, PSP
 800ce54:	f3bf 8f6f 	isb	sy
 800ce58:	4b15      	ldr	r3, [pc, #84]	; (800ceb0 <pxCurrentTCBConst>)
 800ce5a:	681a      	ldr	r2, [r3, #0]
 800ce5c:	f01e 0f10 	tst.w	lr, #16
 800ce60:	bf08      	it	eq
 800ce62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ce66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce6a:	6010      	str	r0, [r2, #0]
 800ce6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ce70:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ce74:	f380 8811 	msr	BASEPRI, r0
 800ce78:	f3bf 8f4f 	dsb	sy
 800ce7c:	f3bf 8f6f 	isb	sy
 800ce80:	f7ff f9fc 	bl	800c27c <vTaskSwitchContext>
 800ce84:	f04f 0000 	mov.w	r0, #0
 800ce88:	f380 8811 	msr	BASEPRI, r0
 800ce8c:	bc09      	pop	{r0, r3}
 800ce8e:	6819      	ldr	r1, [r3, #0]
 800ce90:	6808      	ldr	r0, [r1, #0]
 800ce92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce96:	f01e 0f10 	tst.w	lr, #16
 800ce9a:	bf08      	it	eq
 800ce9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cea0:	f380 8809 	msr	PSP, r0
 800cea4:	f3bf 8f6f 	isb	sy
 800cea8:	4770      	bx	lr
 800ceaa:	bf00      	nop
 800ceac:	f3af 8000 	nop.w

0800ceb0 <pxCurrentTCBConst>:
 800ceb0:	20000294 	.word	0x20000294
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ceb4:	bf00      	nop
 800ceb6:	bf00      	nop

0800ceb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ceb8:	b580      	push	{r7, lr}
 800ceba:	b082      	sub	sp, #8
 800cebc:	af00      	add	r7, sp, #0
	__asm volatile
 800cebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cec2:	f383 8811 	msr	BASEPRI, r3
 800cec6:	f3bf 8f6f 	isb	sy
 800ceca:	f3bf 8f4f 	dsb	sy
 800cece:	607b      	str	r3, [r7, #4]
}
 800ced0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ced2:	f7ff f91b 	bl	800c10c <xTaskIncrementTick>
 800ced6:	4603      	mov	r3, r0
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d003      	beq.n	800cee4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cedc:	4b06      	ldr	r3, [pc, #24]	; (800cef8 <SysTick_Handler+0x40>)
 800cede:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cee2:	601a      	str	r2, [r3, #0]
 800cee4:	2300      	movs	r3, #0
 800cee6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	f383 8811 	msr	BASEPRI, r3
}
 800ceee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cef0:	bf00      	nop
 800cef2:	3708      	adds	r7, #8
 800cef4:	46bd      	mov	sp, r7
 800cef6:	bd80      	pop	{r7, pc}
 800cef8:	e000ed04 	.word	0xe000ed04

0800cefc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cefc:	b480      	push	{r7}
 800cefe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cf00:	4b0b      	ldr	r3, [pc, #44]	; (800cf30 <vPortSetupTimerInterrupt+0x34>)
 800cf02:	2200      	movs	r2, #0
 800cf04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cf06:	4b0b      	ldr	r3, [pc, #44]	; (800cf34 <vPortSetupTimerInterrupt+0x38>)
 800cf08:	2200      	movs	r2, #0
 800cf0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cf0c:	4b0a      	ldr	r3, [pc, #40]	; (800cf38 <vPortSetupTimerInterrupt+0x3c>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	4a0a      	ldr	r2, [pc, #40]	; (800cf3c <vPortSetupTimerInterrupt+0x40>)
 800cf12:	fba2 2303 	umull	r2, r3, r2, r3
 800cf16:	099b      	lsrs	r3, r3, #6
 800cf18:	4a09      	ldr	r2, [pc, #36]	; (800cf40 <vPortSetupTimerInterrupt+0x44>)
 800cf1a:	3b01      	subs	r3, #1
 800cf1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cf1e:	4b04      	ldr	r3, [pc, #16]	; (800cf30 <vPortSetupTimerInterrupt+0x34>)
 800cf20:	2207      	movs	r2, #7
 800cf22:	601a      	str	r2, [r3, #0]
}
 800cf24:	bf00      	nop
 800cf26:	46bd      	mov	sp, r7
 800cf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2c:	4770      	bx	lr
 800cf2e:	bf00      	nop
 800cf30:	e000e010 	.word	0xe000e010
 800cf34:	e000e018 	.word	0xe000e018
 800cf38:	20000000 	.word	0x20000000
 800cf3c:	10624dd3 	.word	0x10624dd3
 800cf40:	e000e014 	.word	0xe000e014

0800cf44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cf44:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cf54 <vPortEnableVFP+0x10>
 800cf48:	6801      	ldr	r1, [r0, #0]
 800cf4a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cf4e:	6001      	str	r1, [r0, #0]
 800cf50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cf52:	bf00      	nop
 800cf54:	e000ed88 	.word	0xe000ed88

0800cf58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cf58:	b480      	push	{r7}
 800cf5a:	b085      	sub	sp, #20
 800cf5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cf5e:	f3ef 8305 	mrs	r3, IPSR
 800cf62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	2b0f      	cmp	r3, #15
 800cf68:	d914      	bls.n	800cf94 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cf6a:	4a17      	ldr	r2, [pc, #92]	; (800cfc8 <vPortValidateInterruptPriority+0x70>)
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	4413      	add	r3, r2
 800cf70:	781b      	ldrb	r3, [r3, #0]
 800cf72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cf74:	4b15      	ldr	r3, [pc, #84]	; (800cfcc <vPortValidateInterruptPriority+0x74>)
 800cf76:	781b      	ldrb	r3, [r3, #0]
 800cf78:	7afa      	ldrb	r2, [r7, #11]
 800cf7a:	429a      	cmp	r2, r3
 800cf7c:	d20a      	bcs.n	800cf94 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800cf7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf82:	f383 8811 	msr	BASEPRI, r3
 800cf86:	f3bf 8f6f 	isb	sy
 800cf8a:	f3bf 8f4f 	dsb	sy
 800cf8e:	607b      	str	r3, [r7, #4]
}
 800cf90:	bf00      	nop
 800cf92:	e7fe      	b.n	800cf92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cf94:	4b0e      	ldr	r3, [pc, #56]	; (800cfd0 <vPortValidateInterruptPriority+0x78>)
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cf9c:	4b0d      	ldr	r3, [pc, #52]	; (800cfd4 <vPortValidateInterruptPriority+0x7c>)
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	429a      	cmp	r2, r3
 800cfa2:	d90a      	bls.n	800cfba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800cfa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfa8:	f383 8811 	msr	BASEPRI, r3
 800cfac:	f3bf 8f6f 	isb	sy
 800cfb0:	f3bf 8f4f 	dsb	sy
 800cfb4:	603b      	str	r3, [r7, #0]
}
 800cfb6:	bf00      	nop
 800cfb8:	e7fe      	b.n	800cfb8 <vPortValidateInterruptPriority+0x60>
	}
 800cfba:	bf00      	nop
 800cfbc:	3714      	adds	r7, #20
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc4:	4770      	bx	lr
 800cfc6:	bf00      	nop
 800cfc8:	e000e3f0 	.word	0xe000e3f0
 800cfcc:	200003c0 	.word	0x200003c0
 800cfd0:	e000ed0c 	.word	0xe000ed0c
 800cfd4:	200003c4 	.word	0x200003c4

0800cfd8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b08a      	sub	sp, #40	; 0x28
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cfe4:	f7fe ffe8 	bl	800bfb8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cfe8:	4b5b      	ldr	r3, [pc, #364]	; (800d158 <pvPortMalloc+0x180>)
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d101      	bne.n	800cff4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cff0:	f000 f920 	bl	800d234 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cff4:	4b59      	ldr	r3, [pc, #356]	; (800d15c <pvPortMalloc+0x184>)
 800cff6:	681a      	ldr	r2, [r3, #0]
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	4013      	ands	r3, r2
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	f040 8093 	bne.w	800d128 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d01d      	beq.n	800d044 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d008:	2208      	movs	r2, #8
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	4413      	add	r3, r2
 800d00e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	f003 0307 	and.w	r3, r3, #7
 800d016:	2b00      	cmp	r3, #0
 800d018:	d014      	beq.n	800d044 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	f023 0307 	bic.w	r3, r3, #7
 800d020:	3308      	adds	r3, #8
 800d022:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	f003 0307 	and.w	r3, r3, #7
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d00a      	beq.n	800d044 <pvPortMalloc+0x6c>
	__asm volatile
 800d02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d032:	f383 8811 	msr	BASEPRI, r3
 800d036:	f3bf 8f6f 	isb	sy
 800d03a:	f3bf 8f4f 	dsb	sy
 800d03e:	617b      	str	r3, [r7, #20]
}
 800d040:	bf00      	nop
 800d042:	e7fe      	b.n	800d042 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d06e      	beq.n	800d128 <pvPortMalloc+0x150>
 800d04a:	4b45      	ldr	r3, [pc, #276]	; (800d160 <pvPortMalloc+0x188>)
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	687a      	ldr	r2, [r7, #4]
 800d050:	429a      	cmp	r2, r3
 800d052:	d869      	bhi.n	800d128 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d054:	4b43      	ldr	r3, [pc, #268]	; (800d164 <pvPortMalloc+0x18c>)
 800d056:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d058:	4b42      	ldr	r3, [pc, #264]	; (800d164 <pvPortMalloc+0x18c>)
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d05e:	e004      	b.n	800d06a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d062:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d06a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d06c:	685b      	ldr	r3, [r3, #4]
 800d06e:	687a      	ldr	r2, [r7, #4]
 800d070:	429a      	cmp	r2, r3
 800d072:	d903      	bls.n	800d07c <pvPortMalloc+0xa4>
 800d074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d1f1      	bne.n	800d060 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d07c:	4b36      	ldr	r3, [pc, #216]	; (800d158 <pvPortMalloc+0x180>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d082:	429a      	cmp	r2, r3
 800d084:	d050      	beq.n	800d128 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d086:	6a3b      	ldr	r3, [r7, #32]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	2208      	movs	r2, #8
 800d08c:	4413      	add	r3, r2
 800d08e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d092:	681a      	ldr	r2, [r3, #0]
 800d094:	6a3b      	ldr	r3, [r7, #32]
 800d096:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d09a:	685a      	ldr	r2, [r3, #4]
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	1ad2      	subs	r2, r2, r3
 800d0a0:	2308      	movs	r3, #8
 800d0a2:	005b      	lsls	r3, r3, #1
 800d0a4:	429a      	cmp	r2, r3
 800d0a6:	d91f      	bls.n	800d0e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d0a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	4413      	add	r3, r2
 800d0ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d0b0:	69bb      	ldr	r3, [r7, #24]
 800d0b2:	f003 0307 	and.w	r3, r3, #7
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d00a      	beq.n	800d0d0 <pvPortMalloc+0xf8>
	__asm volatile
 800d0ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0be:	f383 8811 	msr	BASEPRI, r3
 800d0c2:	f3bf 8f6f 	isb	sy
 800d0c6:	f3bf 8f4f 	dsb	sy
 800d0ca:	613b      	str	r3, [r7, #16]
}
 800d0cc:	bf00      	nop
 800d0ce:	e7fe      	b.n	800d0ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d0d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0d2:	685a      	ldr	r2, [r3, #4]
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	1ad2      	subs	r2, r2, r3
 800d0d8:	69bb      	ldr	r3, [r7, #24]
 800d0da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d0dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0de:	687a      	ldr	r2, [r7, #4]
 800d0e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d0e2:	69b8      	ldr	r0, [r7, #24]
 800d0e4:	f000 f908 	bl	800d2f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d0e8:	4b1d      	ldr	r3, [pc, #116]	; (800d160 <pvPortMalloc+0x188>)
 800d0ea:	681a      	ldr	r2, [r3, #0]
 800d0ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ee:	685b      	ldr	r3, [r3, #4]
 800d0f0:	1ad3      	subs	r3, r2, r3
 800d0f2:	4a1b      	ldr	r2, [pc, #108]	; (800d160 <pvPortMalloc+0x188>)
 800d0f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d0f6:	4b1a      	ldr	r3, [pc, #104]	; (800d160 <pvPortMalloc+0x188>)
 800d0f8:	681a      	ldr	r2, [r3, #0]
 800d0fa:	4b1b      	ldr	r3, [pc, #108]	; (800d168 <pvPortMalloc+0x190>)
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	429a      	cmp	r2, r3
 800d100:	d203      	bcs.n	800d10a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d102:	4b17      	ldr	r3, [pc, #92]	; (800d160 <pvPortMalloc+0x188>)
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	4a18      	ldr	r2, [pc, #96]	; (800d168 <pvPortMalloc+0x190>)
 800d108:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d10a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d10c:	685a      	ldr	r2, [r3, #4]
 800d10e:	4b13      	ldr	r3, [pc, #76]	; (800d15c <pvPortMalloc+0x184>)
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	431a      	orrs	r2, r3
 800d114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d116:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d11a:	2200      	movs	r2, #0
 800d11c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d11e:	4b13      	ldr	r3, [pc, #76]	; (800d16c <pvPortMalloc+0x194>)
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	3301      	adds	r3, #1
 800d124:	4a11      	ldr	r2, [pc, #68]	; (800d16c <pvPortMalloc+0x194>)
 800d126:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d128:	f7fe ff54 	bl	800bfd4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d12c:	69fb      	ldr	r3, [r7, #28]
 800d12e:	f003 0307 	and.w	r3, r3, #7
 800d132:	2b00      	cmp	r3, #0
 800d134:	d00a      	beq.n	800d14c <pvPortMalloc+0x174>
	__asm volatile
 800d136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d13a:	f383 8811 	msr	BASEPRI, r3
 800d13e:	f3bf 8f6f 	isb	sy
 800d142:	f3bf 8f4f 	dsb	sy
 800d146:	60fb      	str	r3, [r7, #12]
}
 800d148:	bf00      	nop
 800d14a:	e7fe      	b.n	800d14a <pvPortMalloc+0x172>
	return pvReturn;
 800d14c:	69fb      	ldr	r3, [r7, #28]
}
 800d14e:	4618      	mov	r0, r3
 800d150:	3728      	adds	r7, #40	; 0x28
 800d152:	46bd      	mov	sp, r7
 800d154:	bd80      	pop	{r7, pc}
 800d156:	bf00      	nop
 800d158:	20003fd0 	.word	0x20003fd0
 800d15c:	20003fe4 	.word	0x20003fe4
 800d160:	20003fd4 	.word	0x20003fd4
 800d164:	20003fc8 	.word	0x20003fc8
 800d168:	20003fd8 	.word	0x20003fd8
 800d16c:	20003fdc 	.word	0x20003fdc

0800d170 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b086      	sub	sp, #24
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d04d      	beq.n	800d21e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d182:	2308      	movs	r3, #8
 800d184:	425b      	negs	r3, r3
 800d186:	697a      	ldr	r2, [r7, #20]
 800d188:	4413      	add	r3, r2
 800d18a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d18c:	697b      	ldr	r3, [r7, #20]
 800d18e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d190:	693b      	ldr	r3, [r7, #16]
 800d192:	685a      	ldr	r2, [r3, #4]
 800d194:	4b24      	ldr	r3, [pc, #144]	; (800d228 <vPortFree+0xb8>)
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	4013      	ands	r3, r2
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d10a      	bne.n	800d1b4 <vPortFree+0x44>
	__asm volatile
 800d19e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1a2:	f383 8811 	msr	BASEPRI, r3
 800d1a6:	f3bf 8f6f 	isb	sy
 800d1aa:	f3bf 8f4f 	dsb	sy
 800d1ae:	60fb      	str	r3, [r7, #12]
}
 800d1b0:	bf00      	nop
 800d1b2:	e7fe      	b.n	800d1b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d1b4:	693b      	ldr	r3, [r7, #16]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d00a      	beq.n	800d1d2 <vPortFree+0x62>
	__asm volatile
 800d1bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1c0:	f383 8811 	msr	BASEPRI, r3
 800d1c4:	f3bf 8f6f 	isb	sy
 800d1c8:	f3bf 8f4f 	dsb	sy
 800d1cc:	60bb      	str	r3, [r7, #8]
}
 800d1ce:	bf00      	nop
 800d1d0:	e7fe      	b.n	800d1d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d1d2:	693b      	ldr	r3, [r7, #16]
 800d1d4:	685a      	ldr	r2, [r3, #4]
 800d1d6:	4b14      	ldr	r3, [pc, #80]	; (800d228 <vPortFree+0xb8>)
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	4013      	ands	r3, r2
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d01e      	beq.n	800d21e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d1e0:	693b      	ldr	r3, [r7, #16]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d11a      	bne.n	800d21e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d1e8:	693b      	ldr	r3, [r7, #16]
 800d1ea:	685a      	ldr	r2, [r3, #4]
 800d1ec:	4b0e      	ldr	r3, [pc, #56]	; (800d228 <vPortFree+0xb8>)
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	43db      	mvns	r3, r3
 800d1f2:	401a      	ands	r2, r3
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d1f8:	f7fe fede 	bl	800bfb8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d1fc:	693b      	ldr	r3, [r7, #16]
 800d1fe:	685a      	ldr	r2, [r3, #4]
 800d200:	4b0a      	ldr	r3, [pc, #40]	; (800d22c <vPortFree+0xbc>)
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	4413      	add	r3, r2
 800d206:	4a09      	ldr	r2, [pc, #36]	; (800d22c <vPortFree+0xbc>)
 800d208:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d20a:	6938      	ldr	r0, [r7, #16]
 800d20c:	f000 f874 	bl	800d2f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d210:	4b07      	ldr	r3, [pc, #28]	; (800d230 <vPortFree+0xc0>)
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	3301      	adds	r3, #1
 800d216:	4a06      	ldr	r2, [pc, #24]	; (800d230 <vPortFree+0xc0>)
 800d218:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d21a:	f7fe fedb 	bl	800bfd4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d21e:	bf00      	nop
 800d220:	3718      	adds	r7, #24
 800d222:	46bd      	mov	sp, r7
 800d224:	bd80      	pop	{r7, pc}
 800d226:	bf00      	nop
 800d228:	20003fe4 	.word	0x20003fe4
 800d22c:	20003fd4 	.word	0x20003fd4
 800d230:	20003fe0 	.word	0x20003fe0

0800d234 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d234:	b480      	push	{r7}
 800d236:	b085      	sub	sp, #20
 800d238:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d23a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d23e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d240:	4b27      	ldr	r3, [pc, #156]	; (800d2e0 <prvHeapInit+0xac>)
 800d242:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	f003 0307 	and.w	r3, r3, #7
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d00c      	beq.n	800d268 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	3307      	adds	r3, #7
 800d252:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	f023 0307 	bic.w	r3, r3, #7
 800d25a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d25c:	68ba      	ldr	r2, [r7, #8]
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	1ad3      	subs	r3, r2, r3
 800d262:	4a1f      	ldr	r2, [pc, #124]	; (800d2e0 <prvHeapInit+0xac>)
 800d264:	4413      	add	r3, r2
 800d266:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d26c:	4a1d      	ldr	r2, [pc, #116]	; (800d2e4 <prvHeapInit+0xb0>)
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d272:	4b1c      	ldr	r3, [pc, #112]	; (800d2e4 <prvHeapInit+0xb0>)
 800d274:	2200      	movs	r2, #0
 800d276:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	68ba      	ldr	r2, [r7, #8]
 800d27c:	4413      	add	r3, r2
 800d27e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d280:	2208      	movs	r2, #8
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	1a9b      	subs	r3, r3, r2
 800d286:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	f023 0307 	bic.w	r3, r3, #7
 800d28e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	4a15      	ldr	r2, [pc, #84]	; (800d2e8 <prvHeapInit+0xb4>)
 800d294:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d296:	4b14      	ldr	r3, [pc, #80]	; (800d2e8 <prvHeapInit+0xb4>)
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	2200      	movs	r2, #0
 800d29c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d29e:	4b12      	ldr	r3, [pc, #72]	; (800d2e8 <prvHeapInit+0xb4>)
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	68fa      	ldr	r2, [r7, #12]
 800d2ae:	1ad2      	subs	r2, r2, r3
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d2b4:	4b0c      	ldr	r3, [pc, #48]	; (800d2e8 <prvHeapInit+0xb4>)
 800d2b6:	681a      	ldr	r2, [r3, #0]
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d2bc:	683b      	ldr	r3, [r7, #0]
 800d2be:	685b      	ldr	r3, [r3, #4]
 800d2c0:	4a0a      	ldr	r2, [pc, #40]	; (800d2ec <prvHeapInit+0xb8>)
 800d2c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d2c4:	683b      	ldr	r3, [r7, #0]
 800d2c6:	685b      	ldr	r3, [r3, #4]
 800d2c8:	4a09      	ldr	r2, [pc, #36]	; (800d2f0 <prvHeapInit+0xbc>)
 800d2ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d2cc:	4b09      	ldr	r3, [pc, #36]	; (800d2f4 <prvHeapInit+0xc0>)
 800d2ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d2d2:	601a      	str	r2, [r3, #0]
}
 800d2d4:	bf00      	nop
 800d2d6:	3714      	adds	r7, #20
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2de:	4770      	bx	lr
 800d2e0:	200003c8 	.word	0x200003c8
 800d2e4:	20003fc8 	.word	0x20003fc8
 800d2e8:	20003fd0 	.word	0x20003fd0
 800d2ec:	20003fd8 	.word	0x20003fd8
 800d2f0:	20003fd4 	.word	0x20003fd4
 800d2f4:	20003fe4 	.word	0x20003fe4

0800d2f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d2f8:	b480      	push	{r7}
 800d2fa:	b085      	sub	sp, #20
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d300:	4b28      	ldr	r3, [pc, #160]	; (800d3a4 <prvInsertBlockIntoFreeList+0xac>)
 800d302:	60fb      	str	r3, [r7, #12]
 800d304:	e002      	b.n	800d30c <prvInsertBlockIntoFreeList+0x14>
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	60fb      	str	r3, [r7, #12]
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	687a      	ldr	r2, [r7, #4]
 800d312:	429a      	cmp	r2, r3
 800d314:	d8f7      	bhi.n	800d306 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	685b      	ldr	r3, [r3, #4]
 800d31e:	68ba      	ldr	r2, [r7, #8]
 800d320:	4413      	add	r3, r2
 800d322:	687a      	ldr	r2, [r7, #4]
 800d324:	429a      	cmp	r2, r3
 800d326:	d108      	bne.n	800d33a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	685a      	ldr	r2, [r3, #4]
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	685b      	ldr	r3, [r3, #4]
 800d330:	441a      	add	r2, r3
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	685b      	ldr	r3, [r3, #4]
 800d342:	68ba      	ldr	r2, [r7, #8]
 800d344:	441a      	add	r2, r3
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d118      	bne.n	800d380 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	681a      	ldr	r2, [r3, #0]
 800d352:	4b15      	ldr	r3, [pc, #84]	; (800d3a8 <prvInsertBlockIntoFreeList+0xb0>)
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	429a      	cmp	r2, r3
 800d358:	d00d      	beq.n	800d376 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	685a      	ldr	r2, [r3, #4]
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	685b      	ldr	r3, [r3, #4]
 800d364:	441a      	add	r2, r3
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	681a      	ldr	r2, [r3, #0]
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	601a      	str	r2, [r3, #0]
 800d374:	e008      	b.n	800d388 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d376:	4b0c      	ldr	r3, [pc, #48]	; (800d3a8 <prvInsertBlockIntoFreeList+0xb0>)
 800d378:	681a      	ldr	r2, [r3, #0]
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	601a      	str	r2, [r3, #0]
 800d37e:	e003      	b.n	800d388 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	681a      	ldr	r2, [r3, #0]
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d388:	68fa      	ldr	r2, [r7, #12]
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	429a      	cmp	r2, r3
 800d38e:	d002      	beq.n	800d396 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	687a      	ldr	r2, [r7, #4]
 800d394:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d396:	bf00      	nop
 800d398:	3714      	adds	r7, #20
 800d39a:	46bd      	mov	sp, r7
 800d39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a0:	4770      	bx	lr
 800d3a2:	bf00      	nop
 800d3a4:	20003fc8 	.word	0x20003fc8
 800d3a8:	20003fd0 	.word	0x20003fd0

0800d3ac <__libc_init_array>:
 800d3ac:	b570      	push	{r4, r5, r6, lr}
 800d3ae:	4d0d      	ldr	r5, [pc, #52]	; (800d3e4 <__libc_init_array+0x38>)
 800d3b0:	4c0d      	ldr	r4, [pc, #52]	; (800d3e8 <__libc_init_array+0x3c>)
 800d3b2:	1b64      	subs	r4, r4, r5
 800d3b4:	10a4      	asrs	r4, r4, #2
 800d3b6:	2600      	movs	r6, #0
 800d3b8:	42a6      	cmp	r6, r4
 800d3ba:	d109      	bne.n	800d3d0 <__libc_init_array+0x24>
 800d3bc:	4d0b      	ldr	r5, [pc, #44]	; (800d3ec <__libc_init_array+0x40>)
 800d3be:	4c0c      	ldr	r4, [pc, #48]	; (800d3f0 <__libc_init_array+0x44>)
 800d3c0:	f000 f82e 	bl	800d420 <_init>
 800d3c4:	1b64      	subs	r4, r4, r5
 800d3c6:	10a4      	asrs	r4, r4, #2
 800d3c8:	2600      	movs	r6, #0
 800d3ca:	42a6      	cmp	r6, r4
 800d3cc:	d105      	bne.n	800d3da <__libc_init_array+0x2e>
 800d3ce:	bd70      	pop	{r4, r5, r6, pc}
 800d3d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800d3d4:	4798      	blx	r3
 800d3d6:	3601      	adds	r6, #1
 800d3d8:	e7ee      	b.n	800d3b8 <__libc_init_array+0xc>
 800d3da:	f855 3b04 	ldr.w	r3, [r5], #4
 800d3de:	4798      	blx	r3
 800d3e0:	3601      	adds	r6, #1
 800d3e2:	e7f2      	b.n	800d3ca <__libc_init_array+0x1e>
 800d3e4:	0800d530 	.word	0x0800d530
 800d3e8:	0800d530 	.word	0x0800d530
 800d3ec:	0800d530 	.word	0x0800d530
 800d3f0:	0800d534 	.word	0x0800d534

0800d3f4 <memcpy>:
 800d3f4:	440a      	add	r2, r1
 800d3f6:	4291      	cmp	r1, r2
 800d3f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800d3fc:	d100      	bne.n	800d400 <memcpy+0xc>
 800d3fe:	4770      	bx	lr
 800d400:	b510      	push	{r4, lr}
 800d402:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d406:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d40a:	4291      	cmp	r1, r2
 800d40c:	d1f9      	bne.n	800d402 <memcpy+0xe>
 800d40e:	bd10      	pop	{r4, pc}

0800d410 <memset>:
 800d410:	4402      	add	r2, r0
 800d412:	4603      	mov	r3, r0
 800d414:	4293      	cmp	r3, r2
 800d416:	d100      	bne.n	800d41a <memset+0xa>
 800d418:	4770      	bx	lr
 800d41a:	f803 1b01 	strb.w	r1, [r3], #1
 800d41e:	e7f9      	b.n	800d414 <memset+0x4>

0800d420 <_init>:
 800d420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d422:	bf00      	nop
 800d424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d426:	bc08      	pop	{r3}
 800d428:	469e      	mov	lr, r3
 800d42a:	4770      	bx	lr

0800d42c <_fini>:
 800d42c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d42e:	bf00      	nop
 800d430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d432:	bc08      	pop	{r3}
 800d434:	469e      	mov	lr, r3
 800d436:	4770      	bx	lr
