

******* Archived project restoration attempt on Thu Mar 11 12:43:13 2021
Source archive file:	C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/niwr9446_vga_controller_4a.qar
Archive was extracted into	C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 11 13:04:03 2021
Source archive file:	C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/niwr9446_vga_controller_4a.qar
Archive was extracted into	C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 11 18:20:03 2021
Source archive file:	C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/niwr9446_vga_controller_4a.qar
Archive was extracted into	C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/
		 - successfully.
