{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602013919177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602013919178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  6 16:51:26 2020 " "Processing started: Tue Oct  6 16:51:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602013919178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013919178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Entrega2_FPGA_NIOS -c Entrega2_FPGA_NIOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off Entrega2_FPGA_NIOS -c Entrega2_FPGA_NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013919178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602013919656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entrega2_FPGA_NIOS-rtl " "Found design unit 1: Entrega2_FPGA_NIOS-rtl" {  } { { "Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927716 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS " "Found entity 1: Entrega2_FPGA_NIOS" {  } { { "Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_irq_mapper " "Found entity 1: Entrega2_FPGA_NIOS_irq_mapper" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_irq_mapper.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_mm_interconnect_0 " "Found entity 1: Entrega2_FPGA_NIOS_mm_interconnect_0" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux " "Found entity 1: Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927727 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux " "Found entity 1: Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux " "Found entity 1: Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux " "Found entity 1: Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602013927730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602013927730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_mm_interconnect_0_router_002_default_decode " "Found entity 1: Entrega2_FPGA_NIOS_mm_interconnect_0_router_002_default_decode" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927730 ""} { "Info" "ISGN_ENTITY_NAME" "2 Entrega2_FPGA_NIOS_mm_interconnect_0_router_002 " "Found entity 2: Entrega2_FPGA_NIOS_mm_interconnect_0_router_002" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602013927730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602013927731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_mm_interconnect_0_router_default_decode " "Found entity 1: Entrega2_FPGA_NIOS_mm_interconnect_0_router_default_decode" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927731 ""} { "Info" "ISGN_ENTITY_NAME" "2 Entrega2_FPGA_NIOS_mm_interconnect_0_router " "Found entity 2: Entrega2_FPGA_NIOS_mm_interconnect_0_router" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_pio_1 " "Found entity 1: Entrega2_FPGA_NIOS_pio_1" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_pio_1.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_pio_0 " "Found entity 1: Entrega2_FPGA_NIOS_pio_0" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_pio_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_onchip_memory2_1 " "Found entity 1: Entrega2_FPGA_NIOS_onchip_memory2_1" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_1.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_onchip_memory2_0 " "Found entity 1: Entrega2_FPGA_NIOS_onchip_memory2_0" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_nios2_gen2_0 " "Found entity 1: Entrega2_FPGA_NIOS_nios2_gen2_0" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench " "Found entity 1: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "2 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "3 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "4 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "5 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "6 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "7 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "8 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "9 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "10 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "11 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "12 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "13 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "14 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "15 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "16 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "17 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "18 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "19 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "20 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""} { "Info" "ISGN_ENTITY_NAME" "21 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu " "Found entity 21: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrega2_FPGA_NIOS_jtag_uart_0_sim_scfifo_w " "Found entity 1: Entrega2_FPGA_NIOS_jtag_uart_0_sim_scfifo_w" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927761 ""} { "Info" "ISGN_ENTITY_NAME" "2 Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w " "Found entity 2: Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927761 ""} { "Info" "ISGN_ENTITY_NAME" "3 Entrega2_FPGA_NIOS_jtag_uart_0_sim_scfifo_r " "Found entity 3: Entrega2_FPGA_NIOS_jtag_uart_0_sim_scfifo_r" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927761 ""} { "Info" "ISGN_ENTITY_NAME" "4 Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_r " "Found entity 4: Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_r" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927761 ""} { "Info" "ISGN_ENTITY_NAME" "5 Entrega2_FPGA_NIOS_jtag_uart_0 " "Found entity 5: Entrega2_FPGA_NIOS_jtag_uart_0" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrega2_FPGA_NIOS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Entrega2_FPGA_NIOS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2_FPGA_NIOS-rtl " "Found design unit 1: LAB2_FPGA_NIOS-rtl" {  } { { "Entrega2_FPGA_NIOS.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927761 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2_FPGA_NIOS " "Found entity 1: LAB2_FPGA_NIOS" {  } { { "Entrega2_FPGA_NIOS.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013927761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013927761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Entrega2_FPGA_NIOS " "Elaborating entity \"Entrega2_FPGA_NIOS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602013927834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_jtag_uart_0 Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Entrega2_FPGA_NIOS_jtag_uart_0\" for hierarchy \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" "jtag_uart_0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013927862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w " "Elaborating entity \"Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\" for hierarchy \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" "the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013927872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" "wfifo" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928026 ""}  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602013928026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013928060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013928060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013928064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013928064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013928069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013928069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013928098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013928098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013928133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013928133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013928171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013928171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_r Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_r:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_r " "Elaborating entity \"Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_r\" for hierarchy \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_r:the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_r\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" "the_Entrega2_FPGA_NIOS_jtag_uart_0_scfifo_r" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Entrega2_FPGA_NIOS_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Entrega2_FPGA_NIOS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" "Entrega2_FPGA_NIOS_jtag_uart_0_alt_jtag_atlantic" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Entrega2_FPGA_NIOS_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Entrega2_FPGA_NIOS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Entrega2_FPGA_NIOS_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Entrega2_FPGA_NIOS_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928458 ""}  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602013928458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Entrega2_FPGA_NIOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Entrega2_FPGA_NIOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Entrega2_FPGA_NIOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Entrega2_FPGA_NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Entrega2_FPGA_NIOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0 Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" "nios2_gen2_0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0.v" "cpu" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013928980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013928980 ""}  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602013928980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013929013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013929013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_b_module Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_b_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_b_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_register_bank_b" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929082 ""}  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602013929082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_break Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_pib Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_pib:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_pib:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_im Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_im:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_im:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929325 ""}  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602013929325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013929361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013929361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929475 ""}  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602013929475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929476 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Entrega2_FPGA_NIOS_nios2_gen2_0:nios2_gen2_0\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu:cpu\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_oci\|Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_onchip_memory2_0 Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Entrega2_FPGA_NIOS_onchip_memory2_0\" for hierarchy \"Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" "onchip_memory2_0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_0.v" "the_altsyncram" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Entrega2_FPGA_NIOS_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Entrega2_FPGA_NIOS_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013929503 ""}  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602013929503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eho1 " "Found entity 1: altsyncram_eho1" {  } { { "db/altsyncram_eho1.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/altsyncram_eho1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013929553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013929553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eho1 Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_eho1:auto_generated " "Elaborating entity \"altsyncram_eho1\" for hierarchy \"Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_eho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013929554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013930437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013930437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_eho1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_eho1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_eho1.tdf" "decode3" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/altsyncram_eho1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013930438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013930468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013930468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_eho1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"Entrega2_FPGA_NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_eho1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_eho1.tdf" "mux2" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/altsyncram_eho1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013930468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_onchip_memory2_1 Entrega2_FPGA_NIOS_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"Entrega2_FPGA_NIOS_onchip_memory2_1\" for hierarchy \"Entrega2_FPGA_NIOS_onchip_memory2_1:onchip_memory2_1\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" "onchip_memory2_1" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013930493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Entrega2_FPGA_NIOS_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Entrega2_FPGA_NIOS_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_1.v" "the_altsyncram" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_1.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013930499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Entrega2_FPGA_NIOS_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Entrega2_FPGA_NIOS_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_1.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_1.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013930506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Entrega2_FPGA_NIOS_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"Entrega2_FPGA_NIOS_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013930506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Entrega2_FPGA_NIOS_onchip_memory2_1.hex " "Parameter \"init_file\" = \"Entrega2_FPGA_NIOS_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013930506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013930506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013930506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013930506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013930506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013930506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013930506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013930506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013930506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013930506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013930506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602013930506 ""}  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_1.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_onchip_memory2_1.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602013930506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fho1 " "Found entity 1: altsyncram_fho1" {  } { { "db/altsyncram_fho1.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/altsyncram_fho1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013930558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013930558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fho1 Entrega2_FPGA_NIOS_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_fho1:auto_generated " "Elaborating entity \"altsyncram_fho1\" for hierarchy \"Entrega2_FPGA_NIOS_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_fho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013930558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_pio_0 Entrega2_FPGA_NIOS_pio_0:pio_0 " "Elaborating entity \"Entrega2_FPGA_NIOS_pio_0\" for hierarchy \"Entrega2_FPGA_NIOS_pio_0:pio_0\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" "pio_0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_pio_1 Entrega2_FPGA_NIOS_pio_1:pio_1 " "Elaborating entity \"Entrega2_FPGA_NIOS_pio_1\" for hierarchy \"Entrega2_FPGA_NIOS_pio_1:pio_1\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" "pio_1" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_mm_interconnect_0 Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Entrega2_FPGA_NIOS_mm_interconnect_0\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" "mm_interconnect_0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 1326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_mm_interconnect_0_router Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_router:router " "Elaborating entity \"Entrega2_FPGA_NIOS_mm_interconnect_0_router\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_router:router\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "router" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_mm_interconnect_0_router_default_decode Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_router:router\|Entrega2_FPGA_NIOS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Entrega2_FPGA_NIOS_mm_interconnect_0_router_default_decode\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_router:router\|Entrega2_FPGA_NIOS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_mm_interconnect_0_router_002 Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Entrega2_FPGA_NIOS_mm_interconnect_0_router_002\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_router_002:router_002\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "router_002" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 1999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_mm_interconnect_0_router_002_default_decode Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_router_002:router_002\|Entrega2_FPGA_NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Entrega2_FPGA_NIOS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_router_002:router_002\|Entrega2_FPGA_NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "cmd_demux" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "cmd_mux" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "rsp_demux" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 2334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "rsp_mux" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 2496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v" 2572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Entrega2_FPGA_NIOS_mm_interconnect_0:mm_interconnect_0\|Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega2_FPGA_NIOS_irq_mapper Entrega2_FPGA_NIOS_irq_mapper:irq_mapper " "Elaborating entity \"Entrega2_FPGA_NIOS_irq_mapper\" for hierarchy \"Entrega2_FPGA_NIOS_irq_mapper:irq_mapper\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" "irq_mapper" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" "rst_controller" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/Entrega2_FPGA_NIOS.vhd" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Entrega2_FPGA_NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/Entrega2_FPGA_NIOS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013931912 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1602013933069 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.10.06.16:52:16 Progress: Loading slda22082b6/alt_sld_fab_wrapper_hw.tcl " "2020.10.06.16:52:16 Progress: Loading slda22082b6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013936175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013937998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013938134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013939095 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013939255 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013939415 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013939591 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013939593 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013939594 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1602013940260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda22082b6/alt_sld_fab.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/ip/slda22082b6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013940546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013940546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013940667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013940667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013940668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013940668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013940769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013940769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013940890 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013940890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013940890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602013940993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013940993 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1602013943721 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013944785 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602013945967 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Entrega1_FPGA_RTL 24 " "Ignored 24 assignments for entity \"Entrega1_FPGA_RTL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Entrega1_FPGA_RTL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Entrega1_FPGA_RTL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1602013946084 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602013946084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/output_files/Entrega2_FPGA_NIOS.map.smsg " "Generated suppressed messages file /home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entregas_QAR/Entrega2_FPGA_NIOS/output_files/Entrega2_FPGA_NIOS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013946400 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602013949408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602013949408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2239 " "Implemented 2239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602013949645 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602013949645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1848 " "Implemented 1848 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602013949645 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1602013949645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602013949645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1222 " "Peak virtual memory: 1222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602013949671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  6 16:52:29 2020 " "Processing ended: Tue Oct  6 16:52:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602013949671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602013949671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602013949671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602013949671 ""}
