<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MIRCanonicalizerPass.cpp source code [llvm/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="TypedVReg,VRType "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='MIRCanonicalizerPass.cpp.html'>MIRCanonicalizerPass.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-------------- MIRCanonicalizer.cpp - MIR Canonicalizer --------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// The purpose of this pass is to employ a canonical code transformation so</i></td></tr>
<tr><th id="10">10</th><td><i>// that code compiled with slightly different IR passes can be diffed more</i></td></tr>
<tr><th id="11">11</th><td><i>// effectively than otherwise. This is done by renaming vregs in a given</i></td></tr>
<tr><th id="12">12</th><td><i>// LiveRange in a canonical way. This pass also does a pseudo-scheduling to</i></td></tr>
<tr><th id="13">13</th><td><i>// move defs closer to their use inorder to reduce diffs caused by slightly</i></td></tr>
<tr><th id="14">14</th><td><i>// different schedules.</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><i>// Basic Usage:</i></td></tr>
<tr><th id="17">17</th><td><i>//</i></td></tr>
<tr><th id="18">18</th><td><i>// llc -o - -run-pass mir-canonicalizer example.mir</i></td></tr>
<tr><th id="19">19</th><td><i>//</i></td></tr>
<tr><th id="20">20</th><td><i>// Reorders instructions canonically.</i></td></tr>
<tr><th id="21">21</th><td><i>// Renames virtual register operands canonically.</i></td></tr>
<tr><th id="22">22</th><td><i>// Strips certain MIR artifacts (optionally).</i></td></tr>
<tr><th id="23">23</th><td><i>//</i></td></tr>
<tr><th id="24">24</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/ADT/PostOrderIterator.h.html">"llvm/ADT/PostOrderIterator.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../include/c++/7/queue.html">&lt;queue&gt;</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="39">39</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::MIRCanonicalizerID" title='llvm::MIRCanonicalizerID' data-ref="llvm::MIRCanonicalizerID">MIRCanonicalizerID</dfn>;</td></tr>
<tr><th id="40">40</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mir-canonicalizer"</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="45">45</th><td>    <dfn class="tu decl def" id="CanonicalizeFunctionNumber" title='CanonicalizeFunctionNumber' data-type='cl::opt&lt;unsigned int&gt;' data-ref="CanonicalizeFunctionNumber">CanonicalizeFunctionNumber</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"canon-nth-function"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(~<var>0u</var>),</td></tr>
<tr><th id="46">46</th><td>                               <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::value_desc" title='llvm::cl::value_desc' data-ref="llvm::cl::value_desc">value_desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl10value_descC1ENS_9StringRefE" title='llvm::cl::value_desc::value_desc' data-ref="_ZN4llvm2cl10value_descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"N"</q>),</td></tr>
<tr><th id="47">47</th><td>                               <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Function number to canonicalize."</q>));</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="CanonicalizeBasicBlockNumber" title='CanonicalizeBasicBlockNumber' data-type='cl::opt&lt;unsigned int&gt;' data-ref="CanonicalizeBasicBlockNumber">CanonicalizeBasicBlockNumber</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="50">50</th><td>    <q>"canon-nth-basicblock"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(~<var>0u</var>), <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::value_desc" title='llvm::cl::value_desc' data-ref="llvm::cl::value_desc">value_desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl10value_descC1ENS_9StringRefE" title='llvm::cl::value_desc::value_desc' data-ref="_ZN4llvm2cl10value_descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"N"</q>),</td></tr>
<tr><th id="51">51</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"BasicBlock number to canonicalize."</q>));</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>namespace</b> {</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MIRCanonicalizer" title='(anonymous namespace)::MIRCanonicalizer' data-ref="(anonymousnamespace)::MIRCanonicalizer">MIRCanonicalizer</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="56">56</th><td><b>public</b>:</td></tr>
<tr><th id="57">57</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::MIRCanonicalizer::ID" title='(anonymous namespace)::MIRCanonicalizer::ID' data-type='char' data-ref="(anonymousnamespace)::MIRCanonicalizer::ID">ID</dfn>;</td></tr>
<tr><th id="58">58</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116MIRCanonicalizerC1Ev" title='(anonymous namespace)::MIRCanonicalizer::MIRCanonicalizer' data-type='void (anonymous namespace)::MIRCanonicalizer::MIRCanonicalizer()' data-ref="_ZN12_GLOBAL__N_116MIRCanonicalizerC1Ev">MIRCanonicalizer</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::MIRCanonicalizer::ID" title='(anonymous namespace)::MIRCanonicalizer::ID' data-use='a' data-ref="(anonymousnamespace)::MIRCanonicalizer::ID">ID</a>) {}</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116MIRCanonicalizer11getPassNameEv" title='(anonymous namespace)::MIRCanonicalizer::getPassName' data-type='llvm::StringRef (anonymous namespace)::MIRCanonicalizer::getPassName() const' data-ref="_ZNK12_GLOBAL__N_116MIRCanonicalizer11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="61">61</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Rename register operands in a canonical ordering."</q>;</td></tr>
<tr><th id="62">62</th><td>  }</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116MIRCanonicalizer16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::MIRCanonicalizer::getAnalysisUsage' data-type='void (anonymous namespace)::MIRCanonicalizer::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_116MIRCanonicalizer16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="1AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="65">65</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="66">66</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a></span>);</td></tr>
<tr><th id="67">67</th><td>  }</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_116MIRCanonicalizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MIRCanonicalizer::runOnMachineFunction' data-type='bool (anonymous namespace)::MIRCanonicalizer::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_116MIRCanonicalizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) override;</td></tr>
<tr><th id="70">70</th><td>};</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><b>enum</b> <dfn class="type def" id="VRType" title='VRType' data-ref="VRType">VRType</dfn> { <dfn class="enum" id="VRType::RSE_Reg" title='VRType::RSE_Reg' data-ref="VRType::RSE_Reg">RSE_Reg</dfn> = <var>0</var>, <dfn class="enum" id="VRType::RSE_FrameIndex" title='VRType::RSE_FrameIndex' data-ref="VRType::RSE_FrameIndex">RSE_FrameIndex</dfn>, <dfn class="enum" id="VRType::RSE_NewCandidate" title='VRType::RSE_NewCandidate' data-ref="VRType::RSE_NewCandidate">RSE_NewCandidate</dfn> };</td></tr>
<tr><th id="75">75</th><td><b>class</b> <dfn class="type def" id="TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</dfn> {</td></tr>
<tr><th id="76">76</th><td>  <a class="type" href="#VRType" title='VRType' data-ref="VRType">VRType</a> <dfn class="tu decl" id="TypedVReg::type" title='TypedVReg::type' data-type='VRType' data-ref="TypedVReg::type">type</dfn>;</td></tr>
<tr><th id="77">77</th><td>  <em>unsigned</em> <dfn class="tu decl" id="TypedVReg::reg" title='TypedVReg::reg' data-type='unsigned int' data-ref="TypedVReg::reg">reg</dfn>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><b>public</b>:</td></tr>
<tr><th id="80">80</th><td>  <dfn class="tu decl def" id="_ZN9TypedVRegC1Ej" title='TypedVReg::TypedVReg' data-type='void TypedVReg::TypedVReg(unsigned int reg)' data-ref="_ZN9TypedVRegC1Ej">TypedVReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3reg" title='reg' data-type='unsigned int' data-ref="3reg">reg</dfn>) : <a class="tu member" href="#TypedVReg::type" title='TypedVReg::type' data-use='w' data-ref="TypedVReg::type">type</a>(<a class="enum" href="#VRType::RSE_Reg" title='VRType::RSE_Reg' data-ref="VRType::RSE_Reg">RSE_Reg</a>), <a class="tu member" href="#TypedVReg::reg" title='TypedVReg::reg' data-use='w' data-ref="TypedVReg::reg">reg</a>(<a class="local col3 ref" href="#3reg" title='reg' data-ref="3reg">reg</a>) {}</td></tr>
<tr><th id="81">81</th><td>  <dfn class="tu decl def" id="_ZN9TypedVRegC1E6VRType" title='TypedVReg::TypedVReg' data-type='void TypedVReg::TypedVReg(VRType type)' data-ref="_ZN9TypedVRegC1E6VRType">TypedVReg</dfn>(<a class="type" href="#VRType" title='VRType' data-ref="VRType">VRType</a> <dfn class="local col4 decl" id="4type" title='type' data-type='VRType' data-ref="4type">type</dfn>) : <a class="tu member" href="#TypedVReg::type" title='TypedVReg::type' data-use='w' data-ref="TypedVReg::type">type</a>(<a class="local col4 ref" href="#4type" title='type' data-ref="4type">type</a>), <a class="tu member" href="#TypedVReg::reg" title='TypedVReg::reg' data-use='w' data-ref="TypedVReg::reg">reg</a>(~<var>0U</var>) {</td></tr>
<tr><th id="82">82</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (type != RSE_Reg &amp;&amp; &quot;Expected a non-register type.&quot;) ? void (0) : __assert_fail (&quot;type != RSE_Reg &amp;&amp; \&quot;Expected a non-register type.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp&quot;, 82, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#4type" title='type' data-ref="4type">type</a> != <a class="enum" href="#VRType::RSE_Reg" title='VRType::RSE_Reg' data-ref="VRType::RSE_Reg">RSE_Reg</a> &amp;&amp; <q>"Expected a non-register type."</q>);</td></tr>
<tr><th id="83">83</th><td>  }</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK9TypedVReg5isRegEv" title='TypedVReg::isReg' data-type='bool TypedVReg::isReg() const' data-ref="_ZNK9TypedVReg5isRegEv">isReg</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#TypedVReg::type" title='TypedVReg::type' data-use='r' data-ref="TypedVReg::type">type</a> == <a class="enum" href="#VRType::RSE_Reg" title='VRType::RSE_Reg' data-ref="VRType::RSE_Reg">RSE_Reg</a>; }</td></tr>
<tr><th id="86">86</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK9TypedVReg12isFrameIndexEv" title='TypedVReg::isFrameIndex' data-type='bool TypedVReg::isFrameIndex() const' data-ref="_ZNK9TypedVReg12isFrameIndexEv">isFrameIndex</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#TypedVReg::type" title='TypedVReg::type' data-use='r' data-ref="TypedVReg::type">type</a> == <a class="enum" href="#VRType::RSE_FrameIndex" title='VRType::RSE_FrameIndex' data-ref="VRType::RSE_FrameIndex">RSE_FrameIndex</a>; }</td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK9TypedVReg11isCandidateEv" title='TypedVReg::isCandidate' data-type='bool TypedVReg::isCandidate() const' data-ref="_ZNK9TypedVReg11isCandidateEv">isCandidate</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#TypedVReg::type" title='TypedVReg::type' data-use='r' data-ref="TypedVReg::type">type</a> == <a class="enum" href="#VRType::RSE_NewCandidate" title='VRType::RSE_NewCandidate' data-ref="VRType::RSE_NewCandidate">RSE_NewCandidate</a>; }</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <a class="type" href="#VRType" title='VRType' data-ref="VRType">VRType</a> <dfn class="tu decl def" id="_ZNK9TypedVReg7getTypeEv" title='TypedVReg::getType' data-type='VRType TypedVReg::getType() const' data-ref="_ZNK9TypedVReg7getTypeEv">getType</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#TypedVReg::type" title='TypedVReg::type' data-use='r' data-ref="TypedVReg::type">type</a>; }</td></tr>
<tr><th id="90">90</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK9TypedVReg6getRegEv" title='TypedVReg::getReg' data-type='unsigned int TypedVReg::getReg() const' data-ref="_ZNK9TypedVReg6getRegEv">getReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="91">91</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (this-&gt;isReg() &amp;&amp; &quot;Expected a virtual or physical register.&quot;) ? void (0) : __assert_fail (&quot;this-&gt;isReg() &amp;&amp; \&quot;Expected a virtual or physical register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp&quot;, 91, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<b>this</b>-&gt;<a class="tu member" href="#_ZNK9TypedVReg5isRegEv" title='TypedVReg::isReg' data-use='c' data-ref="_ZNK9TypedVReg5isRegEv">isReg</a>() &amp;&amp; <q>"Expected a virtual or physical register."</q>);</td></tr>
<tr><th id="92">92</th><td>    <b>return</b> <a class="tu member" href="#TypedVReg::reg" title='TypedVReg::reg' data-use='r' data-ref="TypedVReg::reg">reg</a>;</td></tr>
<tr><th id="93">93</th><td>  }</td></tr>
<tr><th id="94">94</th><td>};</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::MIRCanonicalizer" title='(anonymous namespace)::MIRCanonicalizer' data-ref="(anonymousnamespace)::MIRCanonicalizer">MIRCanonicalizer</a>::<dfn class="tu decl def" id="(anonymousnamespace)::MIRCanonicalizer::ID" title='(anonymous namespace)::MIRCanonicalizer::ID' data-type='char' data-ref="(anonymousnamespace)::MIRCanonicalizer::ID">ID</dfn>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::MIRCanonicalizerID" title='llvm::MIRCanonicalizerID' data-ref="llvm::MIRCanonicalizerID">MIRCanonicalizerID</dfn> = <a class="tu type" href="#(anonymousnamespace)::MIRCanonicalizer" title='(anonymous namespace)::MIRCanonicalizer' data-ref="(anonymousnamespace)::MIRCanonicalizer">MIRCanonicalizer</a>::<a class="tu ref" href="#(anonymousnamespace)::MIRCanonicalizer::ID" title='(anonymous namespace)::MIRCanonicalizer::ID' data-ref="(anonymousnamespace)::MIRCanonicalizer::ID">ID</a>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeMIRCanonicalizerPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(MIRCanonicalizer, <q>"mir-canonicalizer"</q>,</td></tr>
<tr><th id="101">101</th><td>                      <q>"Rename Register Operands Canonically"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Rename Register Operands Canonically&quot;, &quot;mir-canonicalizer&quot;, &amp;MIRCanonicalizer::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;MIRCanonicalizer&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeMIRCanonicalizerPassFlag; void llvm::initializeMIRCanonicalizerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeMIRCanonicalizerPassFlag, initializeMIRCanonicalizerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::MIRCanonicalizer" title='(anonymous namespace)::MIRCanonicalizer' data-ref="(anonymousnamespace)::MIRCanonicalizer">MIRCanonicalizer</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"mir-canonicalizer"</q>,</td></tr>
<tr><th id="104">104</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Rename Register Operands Canonically"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="tu decl def" id="_ZL10GetRPOListRN4llvm15MachineFunctionE" title='GetRPOList' data-type='std::vector&lt;MachineBasicBlock *&gt; GetRPOList(llvm::MachineFunction &amp; MF)' data-ref="_ZL10GetRPOListRN4llvm15MachineFunctionE">GetRPOList</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="5MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="5MF">MF</dfn>) {</td></tr>
<tr><th id="107">107</th><td>  <b>if</b> (<a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5emptyEv" title='llvm::MachineFunction::empty' data-ref="_ZNK4llvm15MachineFunction5emptyEv">empty</a>())</td></tr>
<tr><th id="108">108</th><td>    <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev">{</a>};</td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal" title='llvm::ReversePostOrderTraversal' data-ref="llvm::ReversePostOrderTraversal">ReversePostOrderTraversal</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col6 decl" id="6RPOT" title='RPOT' data-type='ReversePostOrderTraversal&lt;llvm::MachineBasicBlock *&gt;' data-ref="6RPOT">RPOT</dfn><a class="ref" href="../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversalC1ET_" title='llvm::ReversePostOrderTraversal::ReversePostOrderTraversal&lt;GraphT, GT&gt;' data-ref="_ZN4llvm25ReversePostOrderTraversalC1ET_">(</a>&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>());</td></tr>
<tr><th id="110">110</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col7 decl" id="7RPOList" title='RPOList' data-type='std::vector&lt;MachineBasicBlock *&gt;' data-ref="7RPOList">RPOList</dfn>;</td></tr>
<tr><th id="111">111</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="8MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="8MBB">MBB</dfn> : <a class="local col6 ref" href="#6RPOT" title='RPOT' data-ref="6RPOT">RPOT</a>) {</td></tr>
<tr><th id="112">112</th><td>    <a class="local col7 ref" href="#7RPOList" title='RPOList' data-ref="7RPOList">RPOList</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#8MBB" title='MBB' data-ref="8MBB">MBB</a>);</td></tr>
<tr><th id="113">113</th><td>  }</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <b>return</b> <a class="local col7 ref" href="#7RPOList" title='RPOList' data-ref="7RPOList">RPOList</a>;</td></tr>
<tr><th id="116">116</th><td>}</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="119">119</th><td><dfn class="tu decl def" id="_ZL25rescheduleLexographicallySt6vectorIPN4llvm12MachineInstrESaIS2_EEPNS0_17MachineBasicBlockESt8functionIFNS0_26MachineInstrBundleIteratorIS1_Lb0EEEvEE" title='rescheduleLexographically' data-type='bool rescheduleLexographically(std::vector&lt;MachineInstr *&gt; instructions, llvm::MachineBasicBlock * MBB, std::function&lt;MachineBasicBlock::iterator ()&gt; getPos)' data-ref="_ZL25rescheduleLexographicallySt6vectorIPN4llvm12MachineInstrESaIS2_EEPNS0_17MachineBasicBlockESt8functionIFNS0_26MachineInstrBundleIteratorIS1_Lb0EEEvEE">rescheduleLexographically</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="local col9 decl" id="9instructions" title='instructions' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="9instructions">instructions</dfn>,</td></tr>
<tr><th id="120">120</th><td>                          <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="10MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="10MBB">MBB</dfn>,</td></tr>
<tr><th id="121">121</th><td>                          <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/std_function.h.html#std::function" title='std::function' data-ref="std::function">function</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>()&gt; <dfn class="local col1 decl" id="11getPos" title='getPos' data-type='std::function&lt;MachineBasicBlock::iterator ()&gt;' data-ref="11getPos">getPos</dfn>) {</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <em>bool</em> <dfn class="local col2 decl" id="12Changed" title='Changed' data-type='bool' data-ref="12Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="124">124</th><td>  <b>using</b> <dfn class="local col3 typedef" id="13StringInstrPair" title='StringInstrPair' data-type='std::pair&lt;std::string, MachineInstr *&gt;' data-ref="13StringInstrPair">StringInstrPair</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;;</td></tr>
<tr><th id="125">125</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="local col3 typedef" href="#13StringInstrPair" title='StringInstrPair' data-type='std::pair&lt;std::string, MachineInstr *&gt;' data-ref="13StringInstrPair">StringInstrPair</a>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col4 decl" id="14StringInstrMap" title='StringInstrMap' data-type='std::vector&lt;StringInstrPair&gt;' data-ref="14StringInstrMap">StringInstrMap</dfn>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col5 decl" id="15II" title='II' data-type='llvm::MachineInstr *' data-ref="15II">II</dfn> : <a class="local col9 ref" href="#9instructions" title='instructions' data-ref="9instructions">instructions</a>) {</td></tr>
<tr><th id="128">128</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col6 decl" id="16S" title='S' data-type='std::string' data-ref="16S">S</dfn>;</td></tr>
<tr><th id="129">129</th><td>    <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col7 decl" id="17OS" title='OS' data-type='llvm::raw_string_ostream' data-ref="17OS">OS</dfn><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col6 ref" href="#16S" title='S' data-ref="16S">S</a>);</td></tr>
<tr><th id="130">130</th><td>    <a class="local col5 ref" href="#15II" title='II' data-ref="15II">II</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="local col7 ref" href="#17OS" title='OS' data-ref="17OS">OS</a></span>);</td></tr>
<tr><th id="131">131</th><td>    <a class="local col7 ref" href="#17OS" title='OS' data-ref="17OS">OS</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream5flushEv" title='llvm::raw_ostream::flush' data-ref="_ZN4llvm11raw_ostream5flushEv">flush</a>();</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>    <i>// Trim the assignment, or start from the begining in the case of a store.</i></td></tr>
<tr><th id="134">134</th><td>    <em>const</em> <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col8 decl" id="18i" title='i' data-type='const size_t' data-ref="18i">i</dfn> = <a class="local col6 ref" href="#16S" title='S' data-ref="16S">S</a>.<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string4findEPKT_N9__gnu_cxx14__alloc_traitsINS5_IT1_E6rebindIS1_E5otherEE9size_typeE" title='std::__cxx11::basic_string::find' data-ref="_ZNKSt7__cxx1112basic_string4findEPKT_N9__gnu_cxx14__alloc_traitsINS5_IT1_E6rebindIS1_E5otherEE9size_typeE">find</a>(<q>"="</q>);</td></tr>
<tr><th id="135">135</th><td>    <a class="local col4 ref" href="#14StringInstrMap" title='StringInstrMap' data-ref="14StringInstrMap">StringInstrMap</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a>(<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a> == <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a>::<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#std::__cxx11::basic_string::npos" title='std::__cxx11::basic_string::npos' data-ref="std::__cxx11::basic_string::npos">npos</a>) ? <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE"></a><a class="local col6 ref" href="#16S" title='S' data-ref="16S">S</a> : <a class="local col6 ref" href="#16S" title='S' data-ref="16S">S</a>.<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string6substrEN9__gnu_cxx14__alloc_traitsINS2_IT1_E6rebindIT_E5otherEE9size_typeESA_" title='std::__cxx11::basic_string::substr' data-ref="_ZNKSt7__cxx1112basic_string6substrEN9__gnu_cxx14__alloc_traitsINS2_IT1_E6rebindIT_E5otherEE9size_typeESA_">substr</a>(<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>), <a class="local col5 ref" href="#15II" title='II' data-ref="15II">II</a>});</td></tr>
<tr><th id="136">136</th><td>  }</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col4 ref" href="#14StringInstrMap" title='StringInstrMap' data-ref="14StringInstrMap">StringInstrMap</a></span>,</td></tr>
<tr><th id="139">139</th><td>             [](<em>const</em> <a class="local col3 typedef" href="#13StringInstrPair" title='StringInstrPair' data-type='std::pair&lt;std::string, MachineInstr *&gt;' data-ref="13StringInstrPair">StringInstrPair</a> &amp;<dfn class="local col9 decl" id="19a" title='a' data-type='const StringInstrPair &amp;' data-ref="19a">a</dfn>, <em>const</em> <a class="local col3 typedef" href="#13StringInstrPair" title='StringInstrPair' data-type='std::pair&lt;std::string, MachineInstr *&gt;' data-ref="13StringInstrPair">StringInstrPair</a> &amp;<dfn class="local col0 decl" id="20b" title='b' data-type='const StringInstrPair &amp;' data-ref="20b">b</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="140">140</th><td>               <b>return</b> (<a class="local col9 ref" href="#19a" title='a' data-ref="19a">a</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;std::__cxx11::basic_string&lt;char&gt;, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStltRKNSt7__cxx1112basic_stringIT_T0_T1_EES6_" title='std::operator&lt;' data-ref="_ZStltRKNSt7__cxx1112basic_stringIT_T0_T1_EES6_">&lt;</a> <a class="local col0 ref" href="#20b" title='b' data-ref="20b">b</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;std::__cxx11::basic_string&lt;char&gt;, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="141">141</th><td>             });</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="21II" title='II' data-type='std::pair&lt;std::__cxx11::basic_string&lt;char&gt;, llvm::MachineInstr *&gt; &amp;' data-ref="21II">II</dfn> : <a class="local col4 ref" href="#14StringInstrMap" title='StringInstrMap' data-ref="14StringInstrMap">StringInstrMap</a>) {</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { { dbgs() &lt;&lt; &quot;Splicing &quot;; II.second-&gt;dump(); dbgs() &lt;&lt; &quot; right before: &quot;; getPos()-&gt;dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="146">146</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Splicing "</q>;</td></tr>
<tr><th id="147">147</th><td>      <a class="local col1 ref" href="#21II" title='II' data-ref="21II">II</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;std::__cxx11::basic_string&lt;char&gt;, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="148">148</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" right before: "</q>;</td></tr>
<tr><th id="149">149</th><td>      <a class="local col1 ref" href="#11getPos" title='getPos' data-ref="11getPos">getPos</a>()<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="150">150</th><td>    });</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <a class="local col2 ref" href="#12Changed" title='Changed' data-ref="12Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="153">153</th><td>    <a class="local col0 ref" href="#10MBB" title='MBB' data-ref="10MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="local col1 ref" href="#11getPos" title='getPos' data-ref="11getPos">getPos</a><a class="ref" href="../../../../include/c++/7/bits/std_function.h.html#_ZNKSt8functionIFT_DpT0_EEclES2_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_">()</a>, <a class="local col0 ref" href="#10MBB" title='MBB' data-ref="10MBB">MBB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#21II" title='II' data-ref="21II">II</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;std::__cxx11::basic_string&lt;char&gt;, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="154">154</th><td>  }</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <b>return</b> <a class="local col2 ref" href="#12Changed" title='Changed' data-ref="12Changed">Changed</a>;</td></tr>
<tr><th id="157">157</th><td>}</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21rescheduleCanonicallyRjPN4llvm17MachineBasicBlockE" title='rescheduleCanonically' data-type='bool rescheduleCanonically(unsigned int &amp; PseudoIdempotentInstCount, llvm::MachineBasicBlock * MBB)' data-ref="_ZL21rescheduleCanonicallyRjPN4llvm17MachineBasicBlockE">rescheduleCanonically</dfn>(<em>unsigned</em> &amp;<dfn class="local col2 decl" id="22PseudoIdempotentInstCount" title='PseudoIdempotentInstCount' data-type='unsigned int &amp;' data-ref="22PseudoIdempotentInstCount">PseudoIdempotentInstCount</dfn>,</td></tr>
<tr><th id="160">160</th><td>                                  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="23MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="23MBB">MBB</dfn>) {</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <em>bool</em> <dfn class="local col4 decl" id="24Changed" title='Changed' data-type='bool' data-ref="24Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i>// Calculates the distance of MI from the begining of its parent BB.</i></td></tr>
<tr><th id="165">165</th><td>  <em>auto</em> <dfn class="local col5 decl" id="25getInstrIdx" title='getInstrIdx' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp:165:22)' data-ref="25getInstrIdx">getInstrIdx</dfn> = [](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="26MI">MI</dfn>) {</td></tr>
<tr><th id="166">166</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="27i" title='i' data-type='unsigned int' data-ref="27i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="167">167</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="28CurMI" title='CurMI' data-type='const llvm::MachineInstr &amp;' data-ref="28CurMI">CurMI</dfn> : *<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()) {</td></tr>
<tr><th id="168">168</th><td>      <b>if</b> (&amp;<a class="local col8 ref" href="#28CurMI" title='CurMI' data-ref="28CurMI">CurMI</a> == &amp;<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>)</td></tr>
<tr><th id="169">169</th><td>        <b>return</b> <a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a>;</td></tr>
<tr><th id="170">170</th><td>      <a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a>++;</td></tr>
<tr><th id="171">171</th><td>    }</td></tr>
<tr><th id="172">172</th><td>    <b>return</b> ~<var>0U</var>;</td></tr>
<tr><th id="173">173</th><td>  };</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// Pre-Populate vector of instructions to reschedule so that we don't</i></td></tr>
<tr><th id="176">176</th><td><i>  // clobber the iterator.</i></td></tr>
<tr><th id="177">177</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col9 decl" id="29Instructions" title='Instructions' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="29Instructions">Instructions</dfn>;</td></tr>
<tr><th id="178">178</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="30MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="30MI">MI</dfn> : *<a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>) {</td></tr>
<tr><th id="179">179</th><td>    <a class="local col9 ref" href="#29Instructions" title='Instructions' data-ref="29Instructions">Instructions</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>);</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col1 decl" id="31MultiUsers" title='MultiUsers' data-type='std::map&lt;MachineInstr *, std::vector&lt;MachineInstr *&gt; &gt;' data-ref="31MultiUsers">MultiUsers</dfn>;</td></tr>
<tr><th id="183">183</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col2 decl" id="32MultiUserLookup" title='MultiUserLookup' data-type='std::map&lt;unsigned int, MachineInstr *&gt;' data-ref="32MultiUserLookup">MultiUserLookup</dfn>;</td></tr>
<tr><th id="184">184</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33UseToBringDefCloserToCount" title='UseToBringDefCloserToCount' data-type='unsigned int' data-ref="33UseToBringDefCloserToCount">UseToBringDefCloserToCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="185">185</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col4 decl" id="34PseudoIdempotentInstructions" title='PseudoIdempotentInstructions' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="34PseudoIdempotentInstructions">PseudoIdempotentInstructions</dfn>;</td></tr>
<tr><th id="186">186</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col5 decl" id="35PhysRegDefs" title='PhysRegDefs' data-type='std::vector&lt;unsigned int&gt;' data-ref="35PhysRegDefs">PhysRegDefs</dfn>;</td></tr>
<tr><th id="187">187</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col6 decl" id="36II" title='II' data-type='llvm::MachineInstr *' data-ref="36II">II</dfn> : <a class="local col9 ref" href="#29Instructions" title='Instructions' data-ref="29Instructions">Instructions</a>) {</td></tr>
<tr><th id="188">188</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="37i" title='i' data-type='unsigned int' data-ref="37i">i</dfn> = <var>1</var>; <a class="local col7 ref" href="#37i" title='i' data-ref="37i">i</a> &lt; <a class="local col6 ref" href="#36II" title='II' data-ref="36II">II</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#37i" title='i' data-ref="37i">i</a>++) {</td></tr>
<tr><th id="189">189</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="38MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="38MO">MO</dfn> = <a class="local col6 ref" href="#36II" title='II' data-ref="36II">II</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#37i" title='i' data-ref="37i">i</a>);</td></tr>
<tr><th id="190">190</th><td>      <b>if</b> (!<a class="local col8 ref" href="#38MO" title='MO' data-ref="38MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="191">191</th><td>        <b>continue</b>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#38MO" title='MO' data-ref="38MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="194">194</th><td>        <b>continue</b>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>      <b>if</b> (!<a class="local col8 ref" href="#38MO" title='MO' data-ref="38MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="197">197</th><td>        <b>continue</b>;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>      <a class="local col5 ref" href="#35PhysRegDefs" title='PhysRegDefs' data-ref="35PhysRegDefs">PhysRegDefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col8 ref" href="#38MO" title='MO' data-ref="38MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="200">200</th><td>    }</td></tr>
<tr><th id="201">201</th><td>  }</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col9 decl" id="39II" title='II' data-type='llvm::MachineInstr *' data-ref="39II">II</dfn> : <a class="local col9 ref" href="#29Instructions" title='Instructions' data-ref="29Instructions">Instructions</a>) {</td></tr>
<tr><th id="204">204</th><td>    <b>if</b> (<a class="local col9 ref" href="#39II" title='II' data-ref="39II">II</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>0</var>)</td></tr>
<tr><th id="205">205</th><td>      <b>continue</b>;</td></tr>
<tr><th id="206">206</th><td>    <b>if</b> (<a class="local col9 ref" href="#39II" title='II' data-ref="39II">II</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="207">207</th><td>      <b>continue</b>;</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="40MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="40MO">MO</dfn> = <a class="local col9 ref" href="#39II" title='II' data-ref="39II">II</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="210">210</th><td>    <b>if</b> (!<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="211">211</th><td>      <b>continue</b>;</td></tr>
<tr><th id="212">212</th><td>    <b>if</b> (!<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="213">213</th><td>      <b>continue</b>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>    <em>bool</em> <dfn class="local col1 decl" id="41IsPseudoIdempotent" title='IsPseudoIdempotent' data-type='bool' data-ref="41IsPseudoIdempotent">IsPseudoIdempotent</dfn> = <b>true</b>;</td></tr>
<tr><th id="216">216</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="42i" title='i' data-type='unsigned int' data-ref="42i">i</dfn> = <var>1</var>; <a class="local col2 ref" href="#42i" title='i' data-ref="42i">i</a> &lt; <a class="local col9 ref" href="#39II" title='II' data-ref="39II">II</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#42i" title='i' data-ref="42i">i</a>++) {</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>      <b>if</b> (<a class="local col9 ref" href="#39II" title='II' data-ref="39II">II</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42i" title='i' data-ref="42i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="219">219</th><td>        <b>continue</b>;</td></tr>
<tr><th id="220">220</th><td>      }</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>      <b>if</b> (<a class="local col9 ref" href="#39II" title='II' data-ref="39II">II</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42i" title='i' data-ref="42i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="223">223</th><td>        <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#39II" title='II' data-ref="39II">II</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42i" title='i' data-ref="42i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="224">224</th><td>          <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="local col5 ref" href="#35PhysRegDefs" title='PhysRegDefs' data-ref="35PhysRegDefs">PhysRegDefs</a></span>, <a class="local col9 ref" href="#39II" title='II' data-ref="39II">II</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42i" title='i' data-ref="42i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a></td></tr>
<tr><th id="225">225</th><td>              <a class="local col5 ref" href="#35PhysRegDefs" title='PhysRegDefs' data-ref="35PhysRegDefs">PhysRegDefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()) {</td></tr>
<tr><th id="226">226</th><td>            <b>continue</b>;</td></tr>
<tr><th id="227">227</th><td>          }</td></tr>
<tr><th id="228">228</th><td>      }</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>      <a class="local col1 ref" href="#41IsPseudoIdempotent" title='IsPseudoIdempotent' data-ref="41IsPseudoIdempotent">IsPseudoIdempotent</a> = <b>false</b>;</td></tr>
<tr><th id="231">231</th><td>      <b>break</b>;</td></tr>
<tr><th id="232">232</th><td>    }</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <b>if</b> (<a class="local col1 ref" href="#41IsPseudoIdempotent" title='IsPseudoIdempotent' data-ref="41IsPseudoIdempotent">IsPseudoIdempotent</a>) {</td></tr>
<tr><th id="235">235</th><td>      <a class="local col4 ref" href="#34PseudoIdempotentInstructions" title='PseudoIdempotentInstructions' data-ref="34PseudoIdempotentInstructions">PseudoIdempotentInstructions</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#39II" title='II' data-ref="39II">II</a>);</td></tr>
<tr><th id="236">236</th><td>      <b>continue</b>;</td></tr>
<tr><th id="237">237</th><td>    }</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;Operand &quot; &lt;&lt; 0 &lt;&lt; &quot; of &quot;; II-&gt;dump(); MO.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Operand "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <var>0</var> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" of "</q>; <a class="local col9 ref" href="#39II" title='II' data-ref="39II">II</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(); <a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4dumpEv" title='llvm::MachineOperand::dump' data-ref="_ZNK4llvm14MachineOperand4dumpEv">dump</a>(););</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="43Def" title='Def' data-type='llvm::MachineInstr *' data-ref="43Def">Def</dfn> = <a class="local col9 ref" href="#39II" title='II' data-ref="39II">II</a>;</td></tr>
<tr><th id="242">242</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="44Distance" title='Distance' data-type='unsigned int' data-ref="44Distance">Distance</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="243">243</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="45UseToBringDefCloserTo" title='UseToBringDefCloserTo' data-type='llvm::MachineInstr *' data-ref="45UseToBringDefCloserTo">UseToBringDefCloserTo</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="244">244</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="46MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="46MRI">MRI</dfn> = &amp;<a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="245">245</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="47UO" title='UO' data-type='llvm::MachineOperand &amp;' data-ref="47UO">UO</dfn> : <a class="local col6 ref" href="#46MRI" title='MRI' data-ref="46MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="246">246</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="48UseInst" title='UseInst' data-type='llvm::MachineInstr *' data-ref="48UseInst">UseInst</dfn> = <a class="local col7 ref" href="#47UO" title='UO' data-ref="47UO">UO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="49DefLoc" title='DefLoc' data-type='const unsigned int' data-ref="49DefLoc">DefLoc</dfn> = <a class="local col5 ref" href="#25getInstrIdx" title='getInstrIdx' data-ref="25getInstrIdx">getInstrIdx</a>(*<a class="local col3 ref" href="#43Def" title='Def' data-ref="43Def">Def</a>);</td></tr>
<tr><th id="249">249</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="50UseLoc" title='UseLoc' data-type='const unsigned int' data-ref="50UseLoc">UseLoc</dfn> = <a class="local col5 ref" href="#25getInstrIdx" title='getInstrIdx' data-ref="25getInstrIdx">getInstrIdx</a>(*<a class="local col8 ref" href="#48UseInst" title='UseInst' data-ref="48UseInst">UseInst</a>);</td></tr>
<tr><th id="250">250</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="51Delta" title='Delta' data-type='const unsigned int' data-ref="51Delta">Delta</dfn> = (<a class="local col0 ref" href="#50UseLoc" title='UseLoc' data-ref="50UseLoc">UseLoc</a> - <a class="local col9 ref" href="#49DefLoc" title='DefLoc' data-ref="49DefLoc">DefLoc</a>);</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>      <b>if</b> (<a class="local col8 ref" href="#48UseInst" title='UseInst' data-ref="48UseInst">UseInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col3 ref" href="#43Def" title='Def' data-ref="43Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="253">253</th><td>        <b>continue</b>;</td></tr>
<tr><th id="254">254</th><td>      <b>if</b> (<a class="local col9 ref" href="#49DefLoc" title='DefLoc' data-ref="49DefLoc">DefLoc</a> &gt;= <a class="local col0 ref" href="#50UseLoc" title='UseLoc' data-ref="50UseLoc">UseLoc</a>)</td></tr>
<tr><th id="255">255</th><td>        <b>continue</b>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>      <b>if</b> (<a class="local col1 ref" href="#51Delta" title='Delta' data-ref="51Delta">Delta</a> &lt; <a class="local col4 ref" href="#44Distance" title='Distance' data-ref="44Distance">Distance</a>) {</td></tr>
<tr><th id="258">258</th><td>        <a class="local col4 ref" href="#44Distance" title='Distance' data-ref="44Distance">Distance</a> = <a class="local col1 ref" href="#51Delta" title='Delta' data-ref="51Delta">Delta</a>;</td></tr>
<tr><th id="259">259</th><td>        <a class="local col5 ref" href="#45UseToBringDefCloserTo" title='UseToBringDefCloserTo' data-ref="45UseToBringDefCloserTo">UseToBringDefCloserTo</a> = <a class="local col8 ref" href="#48UseInst" title='UseInst' data-ref="48UseInst">UseInst</a>;</td></tr>
<tr><th id="260">260</th><td>        <a class="local col2 ref" href="#32MultiUserLookup" title='MultiUserLookup' data-ref="32MultiUserLookup">MultiUserLookup</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[<a class="local col3 ref" href="#33UseToBringDefCloserToCount" title='UseToBringDefCloserToCount' data-ref="33UseToBringDefCloserToCount">UseToBringDefCloserToCount</a>++]</a> = <a class="local col5 ref" href="#45UseToBringDefCloserTo" title='UseToBringDefCloserTo' data-ref="45UseToBringDefCloserTo">UseToBringDefCloserTo</a>;</td></tr>
<tr><th id="261">261</th><td>      }</td></tr>
<tr><th id="262">262</th><td>    }</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>    <em>const</em> <em>auto</em> <dfn class="local col2 decl" id="52BBE" title='BBE' data-type='const llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="52BBE">BBE</dfn> = <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="265">265</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="53DefI" title='DefI' data-type='MachineBasicBlock::iterator' data-ref="53DefI">DefI</dfn> = <a class="ref fake" href="../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col2 ref" href="#52BBE" title='BBE' data-ref="52BBE">BBE</a>;</td></tr>
<tr><th id="266">266</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="54UseI" title='UseI' data-type='MachineBasicBlock::iterator' data-ref="54UseI">UseI</dfn> = <a class="ref fake" href="../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col2 ref" href="#52BBE" title='BBE' data-ref="52BBE">BBE</a>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="55BBI" title='BBI' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="55BBI">BBI</dfn> = <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(); <a class="local col5 ref" href="#55BBI" title='BBI' data-ref="55BBI">BBI</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col2 ref" href="#52BBE" title='BBE' data-ref="52BBE">BBE</a>; <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#55BBI" title='BBI' data-ref="55BBI">BBI</a>) {</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>      <b>if</b> (<a class="local col3 ref" href="#53DefI" title='DefI' data-ref="53DefI">DefI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE">!=</a> <a class="local col2 ref" href="#52BBE" title='BBE' data-ref="52BBE">BBE</a> &amp;&amp; <a class="local col4 ref" href="#54UseI" title='UseI' data-ref="54UseI">UseI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE">!=</a> <a class="local col2 ref" href="#52BBE" title='BBE' data-ref="52BBE">BBE</a>)</td></tr>
<tr><th id="271">271</th><td>        <b>break</b>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>      <b>if</b> (&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#55BBI" title='BBI' data-ref="55BBI">BBI</a> == <a class="local col3 ref" href="#43Def" title='Def' data-ref="43Def">Def</a>) {</td></tr>
<tr><th id="274">274</th><td>        <a class="local col3 ref" href="#53DefI" title='DefI' data-ref="53DefI">DefI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col5 ref" href="#55BBI" title='BBI' data-ref="55BBI">BBI</a>;</td></tr>
<tr><th id="275">275</th><td>        <b>continue</b>;</td></tr>
<tr><th id="276">276</th><td>      }</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>      <b>if</b> (&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#55BBI" title='BBI' data-ref="55BBI">BBI</a> == <a class="local col5 ref" href="#45UseToBringDefCloserTo" title='UseToBringDefCloserTo' data-ref="45UseToBringDefCloserTo">UseToBringDefCloserTo</a>) {</td></tr>
<tr><th id="279">279</th><td>        <a class="local col4 ref" href="#54UseI" title='UseI' data-ref="54UseI">UseI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col5 ref" href="#55BBI" title='BBI' data-ref="55BBI">BBI</a>;</td></tr>
<tr><th id="280">280</th><td>        <b>continue</b>;</td></tr>
<tr><th id="281">281</th><td>      }</td></tr>
<tr><th id="282">282</th><td>    }</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>    <b>if</b> (<a class="local col3 ref" href="#53DefI" title='DefI' data-ref="53DefI">DefI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE">==</a> <a class="local col2 ref" href="#52BBE" title='BBE' data-ref="52BBE">BBE</a> || <a class="local col4 ref" href="#54UseI" title='UseI' data-ref="54UseI">UseI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE">==</a> <a class="local col2 ref" href="#52BBE" title='BBE' data-ref="52BBE">BBE</a>)</td></tr>
<tr><th id="285">285</th><td>      <b>continue</b>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { { dbgs() &lt;&lt; &quot;Splicing &quot;; DefI-&gt;dump(); dbgs() &lt;&lt; &quot; right before: &quot;; UseI-&gt;dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="288">288</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Splicing "</q>;</td></tr>
<tr><th id="289">289</th><td>      <a class="local col3 ref" href="#53DefI" title='DefI' data-ref="53DefI">DefI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="290">290</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" right before: "</q>;</td></tr>
<tr><th id="291">291</th><td>      <a class="local col4 ref" href="#54UseI" title='UseI' data-ref="54UseI">UseI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="292">292</th><td>    });</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>    <a class="local col1 ref" href="#31MultiUsers" title='MultiUsers' data-ref="31MultiUsers">MultiUsers</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#45UseToBringDefCloserTo" title='UseToBringDefCloserTo' data-ref="45UseToBringDefCloserTo">UseToBringDefCloserTo</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col3 ref" href="#43Def" title='Def' data-ref="43Def">Def</a>);</td></tr>
<tr><th id="295">295</th><td>    <a class="local col4 ref" href="#24Changed" title='Changed' data-ref="24Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="296">296</th><td>    <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#54UseI" title='UseI' data-ref="54UseI">UseI</a>, <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#53DefI" title='DefI' data-ref="53DefI">DefI</a>);</td></tr>
<tr><th id="297">297</th><td>  }</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <i>// Sort the defs for users of multiple defs lexographically.</i></td></tr>
<tr><th id="300">300</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="56E" title='E' data-type='const std::pair&lt;const unsigned int, llvm::MachineInstr *&gt; &amp;' data-ref="56E">E</dfn> : <a class="local col2 ref" href="#32MultiUserLookup" title='MultiUserLookup' data-ref="32MultiUserLookup">MultiUserLookup</a>) {</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>    <em>auto</em> <dfn class="local col7 decl" id="57UseI" title='UseI' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="57UseI">UseI</dfn> =</td></tr>
<tr><th id="303">303</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt7find_ifT_S_T0_" title='std::find_if' data-ref="_ZSt7find_ifT_S_T0_">find_if</a>(<a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(), <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(),</td></tr>
<tr><th id="304">304</th><td>                     [&amp;](<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="58MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="58MI">MI</dfn>) -&gt; <em>bool</em> { <b>return</b> &amp;<a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI">MI</a> == <a class="local col6 ref" href="#56E" title='E' data-ref="56E">E</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>; });</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>    <b>if</b> (<a class="local col7 ref" href="#57UseI" title='UseI' data-ref="57UseI">UseI</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>())</td></tr>
<tr><th id="307">307</th><td>      <b>continue</b>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;Rescheduling Multi-Use Instructions Lexographically.&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="310">310</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Rescheduling Multi-Use Instructions Lexographically."</q>;);</td></tr>
<tr><th id="311">311</th><td>    <a class="local col4 ref" href="#24Changed" title='Changed' data-ref="24Changed">Changed</a> |= <a class="tu ref" href="#_ZL25rescheduleLexographicallySt6vectorIPN4llvm12MachineInstrESaIS2_EEPNS0_17MachineBasicBlockESt8functionIFNS0_26MachineInstrBundleIteratorIS1_Lb0EEEvEE" title='rescheduleLexographically' data-use='c' data-ref="_ZL25rescheduleLexographicallySt6vectorIPN4llvm12MachineInstrESaIS2_EEPNS0_17MachineBasicBlockESt8functionIFNS0_26MachineInstrBundleIteratorIS1_Lb0EEEvEE">rescheduleLexographically</a>(</td></tr>
<tr><th id="312">312</th><td>        <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></a><a class="local col1 ref" href="#31MultiUsers" title='MultiUsers' data-ref="31MultiUsers">MultiUsers</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col6 ref" href="#56E" title='E' data-ref="56E">E</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>]</a>, <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>,</td></tr>
<tr><th id="313">313</th><td>        <a class="ref fake" href="../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[&amp;]() -&gt; <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col7 ref" href="#57UseI" title='UseI' data-ref="57UseI">UseI</a>; });</td></tr>
<tr><th id="314">314</th><td>  }</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <a class="local col2 ref" href="#22PseudoIdempotentInstCount" title='PseudoIdempotentInstCount' data-ref="22PseudoIdempotentInstCount">PseudoIdempotentInstCount</a> = <a class="local col4 ref" href="#34PseudoIdempotentInstructions" title='PseudoIdempotentInstructions' data-ref="34PseudoIdempotentInstructions">PseudoIdempotentInstructions</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="317">317</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;Rescheduling Idempotent Instructions Lexographically.&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="318">318</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Rescheduling Idempotent Instructions Lexographically."</q>;);</td></tr>
<tr><th id="319">319</th><td>  <a class="local col4 ref" href="#24Changed" title='Changed' data-ref="24Changed">Changed</a> |= <a class="tu ref" href="#_ZL25rescheduleLexographicallySt6vectorIPN4llvm12MachineInstrESaIS2_EEPNS0_17MachineBasicBlockESt8functionIFNS0_26MachineInstrBundleIteratorIS1_Lb0EEEvEE" title='rescheduleLexographically' data-use='c' data-ref="_ZL25rescheduleLexographicallySt6vectorIPN4llvm12MachineInstrESaIS2_EEPNS0_17MachineBasicBlockESt8functionIFNS0_26MachineInstrBundleIteratorIS1_Lb0EEEvEE">rescheduleLexographically</a>(</td></tr>
<tr><th id="320">320</th><td>      <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></a><a class="local col4 ref" href="#34PseudoIdempotentInstructions" title='PseudoIdempotentInstructions' data-ref="34PseudoIdempotentInstructions">PseudoIdempotentInstructions</a>, <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>,</td></tr>
<tr><th id="321">321</th><td>      <a class="ref fake" href="../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[&amp;]() -&gt; <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> { <b>return</b> <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); });</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <b>return</b> <a class="local col4 ref" href="#24Changed" title='Changed' data-ref="24Changed">Changed</a>;</td></tr>
<tr><th id="324">324</th><td>}</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20propagateLocalCopiesPN4llvm17MachineBasicBlockE" title='propagateLocalCopies' data-type='bool propagateLocalCopies(llvm::MachineBasicBlock * MBB)' data-ref="_ZL20propagateLocalCopiesPN4llvm17MachineBasicBlockE">propagateLocalCopies</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="59MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="59MBB">MBB</dfn>) {</td></tr>
<tr><th id="327">327</th><td>  <em>bool</em> <dfn class="local col0 decl" id="60Changed" title='Changed' data-type='bool' data-ref="60Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="328">328</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="61MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="61MRI">MRI</dfn> = <a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col2 decl" id="62Copies" title='Copies' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="62Copies">Copies</dfn>;</td></tr>
<tr><th id="331">331</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="63MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="63MI">MI</dfn> : <a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>()) {</td></tr>
<tr><th id="332">332</th><td>    <b>if</b> (<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="333">333</th><td>      <a class="local col2 ref" href="#62Copies" title='Copies' data-ref="62Copies">Copies</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>);</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="64MI" title='MI' data-type='llvm::MachineInstr *' data-ref="64MI">MI</dfn> : <a class="local col2 ref" href="#62Copies" title='Copies' data-ref="62Copies">Copies</a>) {</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>    <b>if</b> (!<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="339">339</th><td>      <b>continue</b>;</td></tr>
<tr><th id="340">340</th><td>    <b>if</b> (!<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="341">341</th><td>      <b>continue</b>;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="65Dst" title='Dst' data-type='const unsigned int' data-ref="65Dst">Dst</dfn> = <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="344">344</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="66Src" title='Src' data-type='const unsigned int' data-ref="66Src">Src</dfn> = <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#65Dst" title='Dst' data-ref="65Dst">Dst</a>))</td></tr>
<tr><th id="347">347</th><td>      <b>continue</b>;</td></tr>
<tr><th id="348">348</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#66Src" title='Src' data-ref="66Src">Src</a>))</td></tr>
<tr><th id="349">349</th><td>      <b>continue</b>;</td></tr>
<tr><th id="350">350</th><td>    <i>// Not folding COPY instructions if regbankselect has not set the RCs.</i></td></tr>
<tr><th id="351">351</th><td><i>    // Why are we only considering Register Classes? Because the verifier</i></td></tr>
<tr><th id="352">352</th><td><i>    // sometimes gets upset if the register classes don't match even if the</i></td></tr>
<tr><th id="353">353</th><td><i>    // types do. A future patch might add COPY folding for matching types in</i></td></tr>
<tr><th id="354">354</th><td><i>    // pre-registerbankselect code.</i></td></tr>
<tr><th id="355">355</th><td>    <b>if</b> (!<a class="local col1 ref" href="#61MRI" title='MRI' data-ref="61MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj">getRegClassOrNull</a>(<a class="local col5 ref" href="#65Dst" title='Dst' data-ref="65Dst">Dst</a>))</td></tr>
<tr><th id="356">356</th><td>      <b>continue</b>;</td></tr>
<tr><th id="357">357</th><td>    <b>if</b> (<a class="local col1 ref" href="#61MRI" title='MRI' data-ref="61MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#65Dst" title='Dst' data-ref="65Dst">Dst</a>) != <a class="local col1 ref" href="#61MRI" title='MRI' data-ref="61MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#66Src" title='Src' data-ref="66Src">Src</a>))</td></tr>
<tr><th id="358">358</th><td>      <b>continue</b>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col7 decl" id="67Uses" title='Uses' data-type='std::vector&lt;MachineOperand *&gt;' data-ref="67Uses">Uses</dfn>;</td></tr>
<tr><th id="361">361</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="68UI" title='UI' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="68UI">UI</dfn> = <a class="local col1 ref" href="#61MRI" title='MRI' data-ref="61MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col5 ref" href="#65Dst" title='Dst' data-ref="65Dst">Dst</a>); <a class="local col8 ref" href="#68UI" title='UI' data-ref="68UI">UI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#61MRI" title='MRI' data-ref="61MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col8 ref" href="#68UI" title='UI' data-ref="68UI">UI</a>)</td></tr>
<tr><th id="362">362</th><td>      <a class="local col7 ref" href="#67Uses" title='Uses' data-ref="67Uses">Uses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col8 ref" href="#68UI" title='UI' data-ref="68UI">UI</a>);</td></tr>
<tr><th id="363">363</th><td>    <b>for</b> (<em>auto</em> *<dfn class="local col9 decl" id="69MO" title='MO' data-type='llvm::MachineOperand *' data-ref="69MO">MO</dfn> : <a class="local col7 ref" href="#67Uses" title='Uses' data-ref="67Uses">Uses</a>)</td></tr>
<tr><th id="364">364</th><td>      <a class="local col9 ref" href="#69MO" title='MO' data-ref="69MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#66Src" title='Src' data-ref="66Src">Src</a>);</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>    <a class="local col0 ref" href="#60Changed" title='Changed' data-ref="60Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="367">367</th><td>    <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="368">368</th><td>  }</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <b>return</b> <a class="local col0 ref" href="#60Changed" title='Changed' data-ref="60Changed">Changed</a>;</td></tr>
<tr><th id="371">371</th><td>}</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><i class="doc" data-doc="_ZL18populateCandidatesPN4llvm17MachineBasicBlockE">/// Here we find our candidates. What makes an interesting candidate?</i></td></tr>
<tr><th id="374">374</th><td><i class="doc" data-doc="_ZL18populateCandidatesPN4llvm17MachineBasicBlockE">/// An candidate for a canonicalization tree root is normally any kind of</i></td></tr>
<tr><th id="375">375</th><td><i class="doc" data-doc="_ZL18populateCandidatesPN4llvm17MachineBasicBlockE">/// instruction that causes side effects such as a store to memory or a copy to</i></td></tr>
<tr><th id="376">376</th><td><i class="doc" data-doc="_ZL18populateCandidatesPN4llvm17MachineBasicBlockE">/// a physical register or a return instruction. We use these as an expression</i></td></tr>
<tr><th id="377">377</th><td><i class="doc" data-doc="_ZL18populateCandidatesPN4llvm17MachineBasicBlockE">/// tree root that we walk inorder to build a canonical walk which should result</i></td></tr>
<tr><th id="378">378</th><td><i class="doc" data-doc="_ZL18populateCandidatesPN4llvm17MachineBasicBlockE">/// in canoncal vreg renaming.</i></td></tr>
<tr><th id="379">379</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="tu decl def" id="_ZL18populateCandidatesPN4llvm17MachineBasicBlockE" title='populateCandidates' data-type='std::vector&lt;MachineInstr *&gt; populateCandidates(llvm::MachineBasicBlock * MBB)' data-ref="_ZL18populateCandidatesPN4llvm17MachineBasicBlockE">populateCandidates</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="70MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="70MBB">MBB</dfn>) {</td></tr>
<tr><th id="380">380</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col1 decl" id="71Candidates" title='Candidates' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="71Candidates">Candidates</dfn>;</td></tr>
<tr><th id="381">381</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="72MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="72MRI">MRI</dfn> = <a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="73II" title='II' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="73II">II</dfn> = <a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col4 decl" id="74IE" title='IE' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="74IE">IE</dfn> = <a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col3 ref" href="#73II" title='II' data-ref="73II">II</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#74IE" title='IE' data-ref="74IE">IE</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#73II" title='II' data-ref="73II">II</a>) {</td></tr>
<tr><th id="384">384</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="75MI" title='MI' data-type='llvm::MachineInstr *' data-ref="75MI">MI</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#73II" title='II' data-ref="73II">II</a>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>    <em>bool</em> <dfn class="local col6 decl" id="76DoesMISideEffect" title='DoesMISideEffect' data-type='bool' data-ref="76DoesMISideEffect">DoesMISideEffect</dfn> = <b>false</b>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>    <b>if</b> (<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &gt; <var>0</var> &amp;&amp; <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="389">389</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="77Dst" title='Dst' data-type='const unsigned int' data-ref="77Dst">Dst</dfn> = <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="390">390</th><td>      <a class="local col6 ref" href="#76DoesMISideEffect" title='DoesMISideEffect' data-ref="76DoesMISideEffect">DoesMISideEffect</a> |= !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#77Dst" title='Dst' data-ref="77Dst">Dst</a>);</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="78UI" title='UI' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="78UI">UI</dfn> = <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col7 ref" href="#77Dst" title='Dst' data-ref="77Dst">Dst</a>); <a class="local col8 ref" href="#78UI" title='UI' data-ref="78UI">UI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col8 ref" href="#78UI" title='UI' data-ref="78UI">UI</a>) {</td></tr>
<tr><th id="393">393</th><td>        <b>if</b> (<a class="local col6 ref" href="#76DoesMISideEffect" title='DoesMISideEffect' data-ref="76DoesMISideEffect">DoesMISideEffect</a>)</td></tr>
<tr><th id="394">394</th><td>          <b>break</b>;</td></tr>
<tr><th id="395">395</th><td>        <a class="local col6 ref" href="#76DoesMISideEffect" title='DoesMISideEffect' data-ref="76DoesMISideEffect">DoesMISideEffect</a> |= (<a class="local col8 ref" href="#78UI" title='UI' data-ref="78UI">UI</a><a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="396">396</th><td>      }</td></tr>
<tr><th id="397">397</th><td>    }</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>    <b>if</b> (!<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; !<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; !<a class="local col6 ref" href="#76DoesMISideEffect" title='DoesMISideEffect' data-ref="76DoesMISideEffect">DoesMISideEffect</a>)</td></tr>
<tr><th id="400">400</th><td>      <b>continue</b>;</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;Found Candidate:  &quot;; MI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Found Candidate:  "</q>; <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="403">403</th><td>    <a class="local col1 ref" href="#71Candidates" title='Candidates' data-ref="71Candidates">Candidates</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>);</td></tr>
<tr><th id="404">404</th><td>  }</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <b>return</b> <a class="local col1 ref" href="#71Candidates" title='Candidates' data-ref="71Candidates">Candidates</a>;</td></tr>
<tr><th id="407">407</th><td>}</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL15doCandidateWalkRSt6vectorI9TypedVRegSaIS0_EERSt5queueIS0_St5dequeIS0_S1_EERS_IPN4llvm12MachineInstrESaISB_EEPKNS9_17MachineBasicBlockE" title='doCandidateWalk' data-type='void doCandidateWalk(std::vector&lt;TypedVReg&gt; &amp; VRegs, std::queue&lt;TypedVReg&gt; &amp; RegQueue, std::vector&lt;MachineInstr *&gt; &amp; VisitedMIs, const llvm::MachineBasicBlock * MBB)' data-ref="_ZL15doCandidateWalkRSt6vectorI9TypedVRegSaIS0_EERSt5queueIS0_St5dequeIS0_S1_EERS_IPN4llvm12MachineInstrESaISB_EEPKNS9_17MachineBasicBlockE">doCandidateWalk</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a>&gt; &amp;<dfn class="local col9 decl" id="79VRegs" title='VRegs' data-type='std::vector&lt;TypedVReg&gt; &amp;' data-ref="79VRegs">VRegs</dfn>,</td></tr>
<tr><th id="410">410</th><td>                            <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_queue.h.html#std::queue" title='std::queue' data-ref="std::queue">queue</a>&lt;<a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a>&gt; &amp;<dfn class="local col0 decl" id="80RegQueue" title='RegQueue' data-type='std::queue&lt;TypedVReg&gt; &amp;' data-ref="80RegQueue">RegQueue</dfn>,</td></tr>
<tr><th id="411">411</th><td>                            <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col1 decl" id="81VisitedMIs" title='VisitedMIs' data-type='std::vector&lt;MachineInstr *&gt; &amp;' data-ref="81VisitedMIs">VisitedMIs</dfn>,</td></tr>
<tr><th id="412">412</th><td>                            <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="82MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="82MBB">MBB</dfn>) {</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="83MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="83MF">MF</dfn> = *<a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="415">415</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="84MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="84MRI">MRI</dfn> = <a class="local col3 ref" href="#83MF" title='MF' data-ref="83MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <b>while</b> (!<a class="local col0 ref" href="#80RegQueue" title='RegQueue' data-ref="80RegQueue">RegQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt5queue5emptyEv" title='std::queue::empty' data-ref="_ZNKSt5queue5emptyEv">empty</a>()) {</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>    <em>auto</em> <dfn class="local col5 decl" id="85TReg" title='TReg' data-type='TypedVReg' data-ref="85TReg">TReg</dfn> = <a class="tu ref fake" href="#75" title='TypedVReg::TypedVReg' data-use='c' data-ref="_ZN9TypedVRegC1ERKS_"></a><a class="local col0 ref" href="#80RegQueue" title='RegQueue' data-ref="80RegQueue">RegQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue5frontEv" title='std::queue::front' data-ref="_ZNSt5queue5frontEv">front</a>();</td></tr>
<tr><th id="420">420</th><td>    <a class="local col0 ref" href="#80RegQueue" title='RegQueue' data-ref="80RegQueue">RegQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue3popEv" title='std::queue::pop' data-ref="_ZNSt5queue3popEv">pop</a>();</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>    <b>if</b> (<a class="local col5 ref" href="#85TReg" title='TReg' data-ref="85TReg">TReg</a>.<a class="tu ref" href="#_ZNK9TypedVReg12isFrameIndexEv" title='TypedVReg::isFrameIndex' data-use='c' data-ref="_ZNK9TypedVReg12isFrameIndexEv">isFrameIndex</a>()) {</td></tr>
<tr><th id="423">423</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;Popping frame index.\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Popping frame index.\n"</q>;);</td></tr>
<tr><th id="424">424</th><td>      <a class="local col9 ref" href="#79VRegs" title='VRegs' data-ref="79VRegs">VRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a><a class="tu ref" href="#_ZN9TypedVRegC1E6VRType" title='TypedVReg::TypedVReg' data-use='c' data-ref="_ZN9TypedVRegC1E6VRType">(</a><a class="enum" href="#VRType::RSE_FrameIndex" title='VRType::RSE_FrameIndex' data-ref="VRType::RSE_FrameIndex">RSE_FrameIndex</a>));</td></tr>
<tr><th id="425">425</th><td>      <b>continue</b>;</td></tr>
<tr><th id="426">426</th><td>    }</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TReg.isReg() &amp;&amp; &quot;Expected vreg or physreg.&quot;) ? void (0) : __assert_fail (&quot;TReg.isReg() &amp;&amp; \&quot;Expected vreg or physreg.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp&quot;, 428, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#85TReg" title='TReg' data-ref="85TReg">TReg</a>.<a class="tu ref" href="#_ZNK9TypedVReg5isRegEv" title='TypedVReg::isReg' data-use='c' data-ref="_ZNK9TypedVReg5isRegEv">isReg</a>() &amp;&amp; <q>"Expected vreg or physreg."</q>);</td></tr>
<tr><th id="429">429</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="86Reg" title='Reg' data-type='unsigned int' data-ref="86Reg">Reg</dfn> = <a class="local col5 ref" href="#85TReg" title='TReg' data-ref="85TReg">TReg</a>.<a class="tu ref" href="#_ZNK9TypedVReg6getRegEv" title='TypedVReg::getReg' data-use='c' data-ref="_ZNK9TypedVReg6getRegEv">getReg</a>();</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>)) {</td></tr>
<tr><th id="432">432</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { { dbgs() &lt;&lt; &quot;Popping vreg &quot;; MRI.def_begin(Reg)-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="433">433</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Popping vreg "</q>;</td></tr>
<tr><th id="434">434</th><td>        <a class="local col4 ref" href="#84MRI" title='MRI' data-ref="84MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>)<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4dumpEv" title='llvm::MachineOperand::dump' data-ref="_ZNK4llvm14MachineOperand4dumpEv">dump</a>();</td></tr>
<tr><th id="435">435</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="436">436</th><td>      });</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>      <b>if</b> (!<span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col9 ref" href="#79VRegs" title='VRegs' data-ref="79VRegs">VRegs</a></span>, [&amp;](<em>const</em> <a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a> &amp;<dfn class="local col7 decl" id="87TR" title='TR' data-type='const TypedVReg &amp;' data-ref="87TR">TR</dfn>) {</td></tr>
<tr><th id="439">439</th><td>            <b>return</b> <a class="local col7 ref" href="#87TR" title='TR' data-ref="87TR">TR</a>.<a class="tu ref" href="#_ZNK9TypedVReg5isRegEv" title='TypedVReg::isReg' data-use='c' data-ref="_ZNK9TypedVReg5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#87TR" title='TR' data-ref="87TR">TR</a>.<a class="tu ref" href="#_ZNK9TypedVReg6getRegEv" title='TypedVReg::getReg' data-use='c' data-ref="_ZNK9TypedVReg6getRegEv">getReg</a>() == <a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>;</td></tr>
<tr><th id="440">440</th><td>          })) {</td></tr>
<tr><th id="441">441</th><td>        <a class="local col9 ref" href="#79VRegs" title='VRegs' data-ref="79VRegs">VRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a><a class="tu ref" href="#_ZN9TypedVRegC1Ej" title='TypedVReg::TypedVReg' data-use='c' data-ref="_ZN9TypedVRegC1Ej">(</a><a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>));</td></tr>
<tr><th id="442">442</th><td>      }</td></tr>
<tr><th id="443">443</th><td>    } <b>else</b> {</td></tr>
<tr><th id="444">444</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;Popping physreg.\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Popping physreg.\n"</q>;);</td></tr>
<tr><th id="445">445</th><td>      <a class="local col9 ref" href="#79VRegs" title='VRegs' data-ref="79VRegs">VRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a><a class="tu ref" href="#_ZN9TypedVRegC1Ej" title='TypedVReg::TypedVReg' data-use='c' data-ref="_ZN9TypedVRegC1Ej">(</a><a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>));</td></tr>
<tr><th id="446">446</th><td>      <b>continue</b>;</td></tr>
<tr><th id="447">447</th><td>    }</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="88RI" title='RI' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;false, true, false, true, false, false&gt;' data-ref="88RI">RI</dfn> = <a class="local col4 ref" href="#84MRI" title='MRI' data-ref="84MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>), <dfn class="local col9 decl" id="89RE" title='RE' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;false, true, false, true, false, false&gt;' data-ref="89RE">RE</dfn> = <a class="local col4 ref" href="#84MRI" title='MRI' data-ref="84MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7def_endEv" title='llvm::MachineRegisterInfo::def_end' data-ref="_ZN4llvm19MachineRegisterInfo7def_endEv">def_end</a>(); <a class="local col8 ref" href="#88RI" title='RI' data-ref="88RI">RI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col9 ref" href="#89RE" title='RE' data-ref="89RE">RE</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col8 ref" href="#88RI" title='RI' data-ref="88RI">RI</a>) {</td></tr>
<tr><th id="450">450</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="90Def" title='Def' data-type='llvm::MachineInstr *' data-ref="90Def">Def</dfn> = <a class="local col8 ref" href="#88RI" title='RI' data-ref="88RI">RI</a><a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>      <b>if</b> (<a class="local col0 ref" href="#90Def" title='Def' data-ref="90Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>)</td></tr>
<tr><th id="453">453</th><td>        <b>continue</b>;</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>      <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col1 ref" href="#81VisitedMIs" title='VisitedMIs' data-ref="81VisitedMIs">VisitedMIs</a></span>,</td></tr>
<tr><th id="456">456</th><td>                       [&amp;](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="91VMI" title='VMI' data-type='const llvm::MachineInstr *' data-ref="91VMI">VMI</dfn>) { <b>return</b> <a class="local col0 ref" href="#90Def" title='Def' data-ref="90Def">Def</a> == <a class="local col1 ref" href="#91VMI" title='VMI' data-ref="91VMI">VMI</a>; })) {</td></tr>
<tr><th id="457">457</th><td>        <b>break</b>;</td></tr>
<tr><th id="458">458</th><td>      }</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { { dbgs() &lt;&lt; &quot;\n========================\n&quot;; dbgs() &lt;&lt; &quot;Visited MI: &quot;; Def-&gt;dump(); dbgs() &lt;&lt; &quot;BB Name: &quot; &lt;&lt; Def-&gt;getParent()-&gt;getName() &lt;&lt; &quot;\n&quot;; dbgs() &lt;&lt; &quot;\n========================\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="461">461</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n========================\n"</q>;</td></tr>
<tr><th id="462">462</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Visited MI: "</q>;</td></tr>
<tr><th id="463">463</th><td>        <a class="local col0 ref" href="#90Def" title='Def' data-ref="90Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="464">464</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"BB Name: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col0 ref" href="#90Def" title='Def' data-ref="90Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="465">465</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n========================\n"</q>;</td></tr>
<tr><th id="466">466</th><td>      });</td></tr>
<tr><th id="467">467</th><td>      <a class="local col1 ref" href="#81VisitedMIs" title='VisitedMIs' data-ref="81VisitedMIs">VisitedMIs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#90Def" title='Def' data-ref="90Def">Def</a>);</td></tr>
<tr><th id="468">468</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="92I" title='I' data-type='unsigned int' data-ref="92I">I</dfn> = <var>1</var>, <dfn class="local col3 decl" id="93E" title='E' data-type='unsigned int' data-ref="93E">E</dfn> = <a class="local col0 ref" href="#90Def" title='Def' data-ref="90Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a> != <a class="local col3 ref" href="#93E" title='E' data-ref="93E">E</a>; ++<a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a>) {</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="94MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="94MO">MO</dfn> = <a class="local col0 ref" href="#90Def" title='Def' data-ref="90Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a>);</td></tr>
<tr><th id="471">471</th><td>        <b>if</b> (<a class="local col4 ref" href="#94MO" title='MO' data-ref="94MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="472">472</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;Pushing frame index.\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Pushing frame index.\n"</q>;);</td></tr>
<tr><th id="473">473</th><td>          <a class="local col0 ref" href="#80RegQueue" title='RegQueue' data-ref="80RegQueue">RegQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue4pushEONT0_10value_typeE" title='std::queue::push' data-ref="_ZNSt5queue4pushEONT0_10value_typeE">push</a>(<a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a><a class="tu ref" href="#_ZN9TypedVRegC1E6VRType" title='TypedVReg::TypedVReg' data-use='c' data-ref="_ZN9TypedVRegC1E6VRType">(</a><a class="enum" href="#VRType::RSE_FrameIndex" title='VRType::RSE_FrameIndex' data-ref="VRType::RSE_FrameIndex">RSE_FrameIndex</a>));</td></tr>
<tr><th id="474">474</th><td>        }</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>        <b>if</b> (!<a class="local col4 ref" href="#94MO" title='MO' data-ref="94MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="477">477</th><td>          <b>continue</b>;</td></tr>
<tr><th id="478">478</th><td>        <a class="local col0 ref" href="#80RegQueue" title='RegQueue' data-ref="80RegQueue">RegQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue4pushEONT0_10value_typeE" title='std::queue::push' data-ref="_ZNSt5queue4pushEONT0_10value_typeE">push</a>(<a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a><a class="tu ref" href="#_ZN9TypedVRegC1Ej" title='TypedVReg::TypedVReg' data-use='c' data-ref="_ZN9TypedVRegC1Ej">(</a><a class="local col4 ref" href="#94MO" title='MO' data-ref="94MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="479">479</th><td>      }</td></tr>
<tr><th id="480">480</th><td>    }</td></tr>
<tr><th id="481">481</th><td>  }</td></tr>
<tr><th id="482">482</th><td>}</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><b>namespace</b> {</td></tr>
<tr><th id="485">485</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::NamedVRegCursor" title='(anonymous namespace)::NamedVRegCursor' data-ref="(anonymousnamespace)::NamedVRegCursor">NamedVRegCursor</dfn> {</td></tr>
<tr><th id="486">486</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::NamedVRegCursor::MRI" title='(anonymous namespace)::NamedVRegCursor::MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="(anonymousnamespace)::NamedVRegCursor::MRI">MRI</dfn>;</td></tr>
<tr><th id="487">487</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber" title='(anonymous namespace)::NamedVRegCursor::virtualVRegNumber' data-type='unsigned int' data-ref="(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber">virtualVRegNumber</dfn>;</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><b>public</b>:</td></tr>
<tr><th id="490">490</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115NamedVRegCursorC1ERN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::NamedVRegCursor::NamedVRegCursor' data-type='void (anonymous namespace)::NamedVRegCursor::NamedVRegCursor(llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_115NamedVRegCursorC1ERN4llvm19MachineRegisterInfoE">NamedVRegCursor</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="95MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="95MRI">MRI</dfn>) : <a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::MRI" title='(anonymous namespace)::NamedVRegCursor::MRI' data-use='w' data-ref="(anonymousnamespace)::NamedVRegCursor::MRI">MRI</a>(<a class="local col5 ref" href="#95MRI" title='MRI' data-ref="95MRI">MRI</a>), <a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber" title='(anonymous namespace)::NamedVRegCursor::virtualVRegNumber' data-use='w' data-ref="(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber">virtualVRegNumber</a>(<var>0</var>) {}</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115NamedVRegCursor9SkipVRegsEv" title='(anonymous namespace)::NamedVRegCursor::SkipVRegs' data-type='void (anonymous namespace)::NamedVRegCursor::SkipVRegs()' data-ref="_ZN12_GLOBAL__N_115NamedVRegCursor9SkipVRegsEv">SkipVRegs</dfn>() {</td></tr>
<tr><th id="493">493</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="96VRegGapIndex" title='VRegGapIndex' data-type='unsigned int' data-ref="96VRegGapIndex">VRegGapIndex</dfn> = <var>1</var>;</td></tr>
<tr><th id="494">494</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber" title='(anonymous namespace)::NamedVRegCursor::virtualVRegNumber' data-use='r' data-ref="(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber">virtualVRegNumber</a>) {</td></tr>
<tr><th id="495">495</th><td>      <a class="local col6 ref" href="#96VRegGapIndex" title='VRegGapIndex' data-ref="96VRegGapIndex">VRegGapIndex</a> = <var>0</var>;</td></tr>
<tr><th id="496">496</th><td>      <a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber" title='(anonymous namespace)::NamedVRegCursor::virtualVRegNumber' data-use='w' data-ref="(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber">virtualVRegNumber</a> = <a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::MRI" title='(anonymous namespace)::NamedVRegCursor::MRI' data-use='m' data-ref="(anonymousnamespace)::NamedVRegCursor::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE" title='llvm::MachineRegisterInfo::createIncompleteVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE">createIncompleteVirtualRegister</a>();</td></tr>
<tr><th id="497">497</th><td>    }</td></tr>
<tr><th id="498">498</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="97VR_GAP" title='VR_GAP' data-type='const unsigned int' data-ref="97VR_GAP">VR_GAP</dfn> = (++<a class="local col6 ref" href="#96VRegGapIndex" title='VRegGapIndex' data-ref="96VRegGapIndex">VRegGapIndex</a> * <var>1000</var>);</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="98I" title='I' data-type='unsigned int' data-ref="98I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber" title='(anonymous namespace)::NamedVRegCursor::virtualVRegNumber' data-use='r' data-ref="(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber">virtualVRegNumber</a>;</td></tr>
<tr><th id="501">501</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="99E" title='E' data-type='const unsigned int' data-ref="99E">E</dfn> = (((<a class="local col8 ref" href="#98I" title='I' data-ref="98I">I</a> + <a class="local col7 ref" href="#97VR_GAP" title='VR_GAP' data-ref="97VR_GAP">VR_GAP</a>) / <a class="local col7 ref" href="#97VR_GAP" title='VR_GAP' data-ref="97VR_GAP">VR_GAP</a>) + <var>1</var>) * <a class="local col7 ref" href="#97VR_GAP" title='VR_GAP' data-ref="97VR_GAP">VR_GAP</a>;</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>    <a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber" title='(anonymous namespace)::NamedVRegCursor::virtualVRegNumber' data-use='w' data-ref="(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber">virtualVRegNumber</a> = <a class="local col9 ref" href="#99E" title='E' data-ref="99E">E</a>;</td></tr>
<tr><th id="504">504</th><td>  }</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115NamedVRegCursor14getVirtualVRegEv" title='(anonymous namespace)::NamedVRegCursor::getVirtualVReg' data-type='unsigned int (anonymous namespace)::NamedVRegCursor::getVirtualVReg() const' data-ref="_ZNK12_GLOBAL__N_115NamedVRegCursor14getVirtualVRegEv">getVirtualVReg</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber" title='(anonymous namespace)::NamedVRegCursor::virtualVRegNumber' data-use='r' data-ref="(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber">virtualVRegNumber</a>; }</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115NamedVRegCursor20incrementVirtualVRegEj" title='(anonymous namespace)::NamedVRegCursor::incrementVirtualVReg' data-type='unsigned int (anonymous namespace)::NamedVRegCursor::incrementVirtualVReg(unsigned int incr = 1)' data-ref="_ZN12_GLOBAL__N_115NamedVRegCursor20incrementVirtualVRegEj">incrementVirtualVReg</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="100incr" title='incr' data-type='unsigned int' data-ref="100incr">incr</dfn> = <var>1</var>) {</td></tr>
<tr><th id="509">509</th><td>    <a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber" title='(anonymous namespace)::NamedVRegCursor::virtualVRegNumber' data-use='w' data-ref="(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber">virtualVRegNumber</a> += <a class="local col0 ref" href="#100incr" title='incr' data-ref="100incr">incr</a>;</td></tr>
<tr><th id="510">510</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber" title='(anonymous namespace)::NamedVRegCursor::virtualVRegNumber' data-use='r' data-ref="(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber">virtualVRegNumber</a>;</td></tr>
<tr><th id="511">511</th><td>  }</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115NamedVRegCursor21createVirtualRegisterEj" title='(anonymous namespace)::NamedVRegCursor::createVirtualRegister' data-type='unsigned int (anonymous namespace)::NamedVRegCursor::createVirtualRegister(unsigned int VReg)' data-ref="_ZN12_GLOBAL__N_115NamedVRegCursor21createVirtualRegisterEj">createVirtualRegister</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="101VReg" title='VReg' data-type='unsigned int' data-ref="101VReg">VReg</dfn>) {</td></tr>
<tr><th id="514">514</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber" title='(anonymous namespace)::NamedVRegCursor::virtualVRegNumber' data-use='r' data-ref="(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber">virtualVRegNumber</a>)</td></tr>
<tr><th id="515">515</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115NamedVRegCursor9SkipVRegsEv" title='(anonymous namespace)::NamedVRegCursor::SkipVRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_115NamedVRegCursor9SkipVRegsEv">SkipVRegs</a>();</td></tr>
<tr><th id="516">516</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col2 decl" id="102S" title='S' data-type='std::string' data-ref="102S">S</dfn>;</td></tr>
<tr><th id="517">517</th><td>    <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col3 decl" id="103OS" title='OS' data-type='llvm::raw_string_ostream' data-ref="103OS">OS</dfn><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col2 ref" href="#102S" title='S' data-ref="102S">S</a>);</td></tr>
<tr><th id="518">518</th><td>    <a class="local col3 ref" href="#103OS" title='OS' data-ref="103OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namedVReg"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> (<a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber" title='(anonymous namespace)::NamedVRegCursor::virtualVRegNumber' data-use='r' data-ref="(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber">virtualVRegNumber</a> &amp; ~<var>0x80000000</var>);</td></tr>
<tr><th id="519">519</th><td>    <a class="local col3 ref" href="#103OS" title='OS' data-ref="103OS">OS</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream5flushEv" title='llvm::raw_ostream::flush' data-ref="_ZN4llvm11raw_ostream5flushEv">flush</a>();</td></tr>
<tr><th id="520">520</th><td>    <a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber" title='(anonymous namespace)::NamedVRegCursor::virtualVRegNumber' data-use='w' data-ref="(anonymousnamespace)::NamedVRegCursor::virtualVRegNumber">virtualVRegNumber</a>++;</td></tr>
<tr><th id="521">521</th><td>    <b>if</b> (<em>auto</em> <dfn class="local col4 decl" id="104RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="104RC"><a class="local col4 ref" href="#104RC" title='RC' data-ref="104RC">RC</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::MRI" title='(anonymous namespace)::NamedVRegCursor::MRI' data-use='m' data-ref="(anonymousnamespace)::NamedVRegCursor::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj">getRegClassOrNull</a>(<a class="local col1 ref" href="#101VReg" title='VReg' data-ref="101VReg">VReg</a>))</td></tr>
<tr><th id="522">522</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::MRI" title='(anonymous namespace)::NamedVRegCursor::MRI' data-use='m' data-ref="(anonymousnamespace)::NamedVRegCursor::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#104RC" title='RC' data-ref="104RC">RC</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col3 ref" href="#103OS" title='OS' data-ref="103OS">OS</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>());</td></tr>
<tr><th id="523">523</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::MRI" title='(anonymous namespace)::NamedVRegCursor::MRI' data-use='m' data-ref="(anonymousnamespace)::NamedVRegCursor::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="tu member" href="#(anonymousnamespace)::NamedVRegCursor::MRI" title='(anonymous namespace)::NamedVRegCursor::MRI' data-use='m' data-ref="(anonymousnamespace)::NamedVRegCursor::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#101VReg" title='VReg' data-ref="101VReg">VReg</a>), <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col3 ref" href="#103OS" title='OS' data-ref="103OS">OS</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>());</td></tr>
<tr><th id="524">524</th><td>  }</td></tr>
<tr><th id="525">525</th><td>};</td></tr>
<tr><th id="526">526</th><td>} <i>// namespace</i></td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="529">529</th><td><dfn class="tu decl def" id="_ZL16GetVRegRenameMapRKSt6vectorI9TypedVRegSaIS0_EERKS_IjSaIjEERN4llvm19MachineRegisterInfoERN12_GLOBAL__N_115NamedVRegCursorE" title='GetVRegRenameMap' data-type='std::map&lt;unsigned int, unsigned int&gt; GetVRegRenameMap(const std::vector&lt;TypedVReg&gt; &amp; VRegs, const std::vector&lt;unsigned int&gt; &amp; renamedInOtherBB, llvm::MachineRegisterInfo &amp; MRI, (anonymous namespace)::NamedVRegCursor &amp; NVC)' data-ref="_ZL16GetVRegRenameMapRKSt6vectorI9TypedVRegSaIS0_EERKS_IjSaIjEERN4llvm19MachineRegisterInfoERN12_GLOBAL__N_115NamedVRegCursorE">GetVRegRenameMap</dfn>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a>&gt; &amp;<dfn class="local col5 decl" id="105VRegs" title='VRegs' data-type='const std::vector&lt;TypedVReg&gt; &amp;' data-ref="105VRegs">VRegs</dfn>,</td></tr>
<tr><th id="530">530</th><td>                 <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="106renamedInOtherBB" title='renamedInOtherBB' data-type='const std::vector&lt;unsigned int&gt; &amp;' data-ref="106renamedInOtherBB">renamedInOtherBB</dfn>,</td></tr>
<tr><th id="531">531</th><td>                 <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="107MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="107MRI">MRI</dfn>, <a class="tu type" href="#(anonymousnamespace)::NamedVRegCursor" title='(anonymous namespace)::NamedVRegCursor' data-ref="(anonymousnamespace)::NamedVRegCursor">NamedVRegCursor</a> &amp;<dfn class="local col8 decl" id="108NVC" title='NVC' data-type='(anonymous namespace)::NamedVRegCursor &amp;' data-ref="108NVC">NVC</dfn>) {</td></tr>
<tr><th id="532">532</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col9 decl" id="109VRegRenameMap" title='VRegRenameMap' data-type='std::map&lt;unsigned int, unsigned int&gt;' data-ref="109VRegRenameMap">VRegRenameMap</dfn>;</td></tr>
<tr><th id="533">533</th><td>  <em>bool</em> <dfn class="local col0 decl" id="110FirstCandidate" title='FirstCandidate' data-type='bool' data-ref="110FirstCandidate">FirstCandidate</dfn> = <b>true</b>;</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="111vreg" title='vreg' data-type='const TypedVReg &amp;' data-ref="111vreg">vreg</dfn> : <a class="local col5 ref" href="#105VRegs" title='VRegs' data-ref="105VRegs">VRegs</a>) {</td></tr>
<tr><th id="536">536</th><td>    <b>if</b> (<a class="local col1 ref" href="#111vreg" title='vreg' data-ref="111vreg">vreg</a>.<a class="tu ref" href="#_ZNK9TypedVReg12isFrameIndexEv" title='TypedVReg::isFrameIndex' data-use='c' data-ref="_ZNK9TypedVReg12isFrameIndexEv">isFrameIndex</a>()) {</td></tr>
<tr><th id="537">537</th><td>      <i>// We skip one vreg for any frame index because there is a good chance</i></td></tr>
<tr><th id="538">538</th><td><i>      // (especially when comparing SelectionDAG to GlobalISel generated MIR)</i></td></tr>
<tr><th id="539">539</th><td><i>      // that in the other file we are just getting an incoming vreg that comes</i></td></tr>
<tr><th id="540">540</th><td><i>      // from a copy from a frame index. So it's safe to skip by one.</i></td></tr>
<tr><th id="541">541</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="112LastRenameReg" title='LastRenameReg' data-type='unsigned int' data-ref="112LastRenameReg">LastRenameReg</dfn> = <a class="local col8 ref" href="#108NVC" title='NVC' data-ref="108NVC">NVC</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115NamedVRegCursor20incrementVirtualVRegEj" title='(anonymous namespace)::NamedVRegCursor::incrementVirtualVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115NamedVRegCursor20incrementVirtualVRegEj">incrementVirtualVReg</a>();</td></tr>
<tr><th id="542">542</th><td>      (<em>void</em>)<a class="local col2 ref" href="#112LastRenameReg" title='LastRenameReg' data-ref="112LastRenameReg">LastRenameReg</a>;</td></tr>
<tr><th id="543">543</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;Skipping rename for FI &quot; &lt;&lt; LastRenameReg &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Skipping rename for FI "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#112LastRenameReg" title='LastRenameReg' data-ref="112LastRenameReg">LastRenameReg</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="544">544</th><td>      <b>continue</b>;</td></tr>
<tr><th id="545">545</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#111vreg" title='vreg' data-ref="111vreg">vreg</a>.<a class="tu ref" href="#_ZNK9TypedVReg11isCandidateEv" title='TypedVReg::isCandidate' data-use='c' data-ref="_ZNK9TypedVReg11isCandidateEv">isCandidate</a>()) {</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>      <i>// After the first candidate, for every subsequent candidate, we skip mod</i></td></tr>
<tr><th id="548">548</th><td><i>      // 10 registers so that the candidates are more likely to start at the</i></td></tr>
<tr><th id="549">549</th><td><i>      // same vreg number making it more likely that the canonical walk from the</i></td></tr>
<tr><th id="550">550</th><td><i>      // candidate insruction. We don't need to skip from the first candidate of</i></td></tr>
<tr><th id="551">551</th><td><i>      // the BasicBlock because we already skip ahead several vregs for each BB.</i></td></tr>
<tr><th id="552">552</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="113LastRenameReg" title='LastRenameReg' data-type='unsigned int' data-ref="113LastRenameReg">LastRenameReg</dfn> = <a class="local col8 ref" href="#108NVC" title='NVC' data-ref="108NVC">NVC</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115NamedVRegCursor14getVirtualVRegEv" title='(anonymous namespace)::NamedVRegCursor::getVirtualVReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115NamedVRegCursor14getVirtualVRegEv">getVirtualVReg</a>();</td></tr>
<tr><th id="553">553</th><td>      <b>if</b> (<a class="local col0 ref" href="#110FirstCandidate" title='FirstCandidate' data-ref="110FirstCandidate">FirstCandidate</a>)</td></tr>
<tr><th id="554">554</th><td>        <a class="local col8 ref" href="#108NVC" title='NVC' data-ref="108NVC">NVC</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115NamedVRegCursor20incrementVirtualVRegEj" title='(anonymous namespace)::NamedVRegCursor::incrementVirtualVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115NamedVRegCursor20incrementVirtualVRegEj">incrementVirtualVReg</a>(<a class="local col3 ref" href="#113LastRenameReg" title='LastRenameReg' data-ref="113LastRenameReg">LastRenameReg</a> % <var>10</var>);</td></tr>
<tr><th id="555">555</th><td>      <a class="local col0 ref" href="#110FirstCandidate" title='FirstCandidate' data-ref="110FirstCandidate">FirstCandidate</a> = <b>false</b>;</td></tr>
<tr><th id="556">556</th><td>      <b>continue</b>;</td></tr>
<tr><th id="557">557</th><td>    } <b>else</b> <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#111vreg" title='vreg' data-ref="111vreg">vreg</a>.<a class="tu ref" href="#_ZNK9TypedVReg6getRegEv" title='TypedVReg::getReg' data-use='c' data-ref="_ZNK9TypedVReg6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="558">558</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="114LastRenameReg" title='LastRenameReg' data-type='unsigned int' data-ref="114LastRenameReg">LastRenameReg</dfn> = <a class="local col8 ref" href="#108NVC" title='NVC' data-ref="108NVC">NVC</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115NamedVRegCursor20incrementVirtualVRegEj" title='(anonymous namespace)::NamedVRegCursor::incrementVirtualVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115NamedVRegCursor20incrementVirtualVRegEj">incrementVirtualVReg</a>();</td></tr>
<tr><th id="559">559</th><td>      (<em>void</em>)<a class="local col4 ref" href="#114LastRenameReg" title='LastRenameReg' data-ref="114LastRenameReg">LastRenameReg</a>;</td></tr>
<tr><th id="560">560</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { { dbgs() &lt;&lt; &quot;Skipping rename for Phys Reg &quot; &lt;&lt; LastRenameReg &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="561">561</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Skipping rename for Phys Reg "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#114LastRenameReg" title='LastRenameReg' data-ref="114LastRenameReg">LastRenameReg</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="562">562</th><td>      });</td></tr>
<tr><th id="563">563</th><td>      <b>continue</b>;</td></tr>
<tr><th id="564">564</th><td>    }</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>    <em>auto</em> <dfn class="local col5 decl" id="115Reg" title='Reg' data-type='unsigned int' data-ref="115Reg">Reg</dfn> = <a class="local col1 ref" href="#111vreg" title='vreg' data-ref="111vreg">vreg</a>.<a class="tu ref" href="#_ZNK9TypedVReg6getRegEv" title='TypedVReg::getReg' data-use='c' data-ref="_ZNK9TypedVReg6getRegEv">getReg</a>();</td></tr>
<tr><th id="567">567</th><td>    <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<a class="local col6 ref" href="#106renamedInOtherBB" title='renamedInOtherBB' data-ref="106renamedInOtherBB">renamedInOtherBB</a>, <a class="local col5 ref" href="#115Reg" title='Reg' data-ref="115Reg">Reg</a>) <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col6 ref" href="#106renamedInOtherBB" title='renamedInOtherBB' data-ref="106renamedInOtherBB">renamedInOtherBB</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>()) {</td></tr>
<tr><th id="568">568</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;Vreg &quot; &lt;&lt; Reg &lt;&lt; &quot; already renamed in other BB.\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Vreg "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#115Reg" title='Reg' data-ref="115Reg">Reg</a></td></tr>
<tr><th id="569">569</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" already renamed in other BB.\n"</q>;);</td></tr>
<tr><th id="570">570</th><td>      <b>continue</b>;</td></tr>
<tr><th id="571">571</th><td>    }</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>    <em>auto</em> <dfn class="local col6 decl" id="116Rename" title='Rename' data-type='unsigned int' data-ref="116Rename">Rename</dfn> = <a class="local col8 ref" href="#108NVC" title='NVC' data-ref="108NVC">NVC</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115NamedVRegCursor21createVirtualRegisterEj" title='(anonymous namespace)::NamedVRegCursor::createVirtualRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_115NamedVRegCursor21createVirtualRegisterEj">createVirtualRegister</a>(<a class="local col5 ref" href="#115Reg" title='Reg' data-ref="115Reg">Reg</a>);</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>    <b>if</b> (<a class="local col9 ref" href="#109VRegRenameMap" title='VRegRenameMap' data-ref="109VRegRenameMap">VRegRenameMap</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col5 ref" href="#115Reg" title='Reg' data-ref="115Reg">Reg</a>) <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator==' data-ref="_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E">==</a> <a class="local col9 ref" href="#109VRegRenameMap" title='VRegRenameMap' data-ref="109VRegRenameMap">VRegRenameMap</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>()) {</td></tr>
<tr><th id="576">576</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;Mapping vreg &quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Mapping vreg "</q>;);</td></tr>
<tr><th id="577">577</th><td>      <b>if</b> (<a class="local col7 ref" href="#107MRI" title='MRI' data-ref="107MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9reg_beginEj" title='llvm::MachineRegisterInfo::reg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9reg_beginEj">reg_begin</a>(<a class="local col5 ref" href="#115Reg" title='Reg' data-ref="115Reg">Reg</a>) <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col7 ref" href="#107MRI" title='MRI' data-ref="107MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7reg_endEv" title='llvm::MachineRegisterInfo::reg_end' data-ref="_ZN4llvm19MachineRegisterInfo7reg_endEv">reg_end</a>()) {</td></tr>
<tr><th id="578">578</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { auto foo = &amp;*MRI.reg_begin(Reg); foo-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<em>auto</em> <dfn class="local col7 decl" id="117foo" title='foo' data-type='llvm::MachineOperand *' data-ref="117foo">foo</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col7 ref" href="#107MRI" title='MRI' data-ref="107MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9reg_beginEj" title='llvm::MachineRegisterInfo::reg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9reg_beginEj">reg_begin</a>(<a class="local col5 ref" href="#115Reg" title='Reg' data-ref="115Reg">Reg</a>); <a class="local col7 ref" href="#578" title='foo' data-ref="117foo">foo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4dumpEv" title='llvm::MachineOperand::dump' data-ref="_ZNK4llvm14MachineOperand4dumpEv">dump</a>(););</td></tr>
<tr><th id="579">579</th><td>      } <b>else</b> {</td></tr>
<tr><th id="580">580</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; Reg;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#115Reg" title='Reg' data-ref="115Reg">Reg</a>;);</td></tr>
<tr><th id="581">581</th><td>      }</td></tr>
<tr><th id="582">582</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot; to &quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to "</q>;);</td></tr>
<tr><th id="583">583</th><td>      <b>if</b> (<a class="local col7 ref" href="#107MRI" title='MRI' data-ref="107MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9reg_beginEj" title='llvm::MachineRegisterInfo::reg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9reg_beginEj">reg_begin</a>(<a class="local col6 ref" href="#116Rename" title='Rename' data-ref="116Rename">Rename</a>) <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col7 ref" href="#107MRI" title='MRI' data-ref="107MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7reg_endEv" title='llvm::MachineRegisterInfo::reg_end' data-ref="_ZN4llvm19MachineRegisterInfo7reg_endEv">reg_end</a>()) {</td></tr>
<tr><th id="584">584</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { auto foo = &amp;*MRI.reg_begin(Rename); foo-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<em>auto</em> <dfn class="local col8 decl" id="118foo" title='foo' data-type='llvm::MachineOperand *' data-ref="118foo">foo</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col7 ref" href="#107MRI" title='MRI' data-ref="107MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9reg_beginEj" title='llvm::MachineRegisterInfo::reg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9reg_beginEj">reg_begin</a>(<a class="local col6 ref" href="#116Rename" title='Rename' data-ref="116Rename">Rename</a>); <a class="local col8 ref" href="#584" title='foo' data-ref="118foo">foo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4dumpEv" title='llvm::MachineOperand::dump' data-ref="_ZNK4llvm14MachineOperand4dumpEv">dump</a>(););</td></tr>
<tr><th id="585">585</th><td>      } <b>else</b> {</td></tr>
<tr><th id="586">586</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; Rename;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#116Rename" title='Rename' data-ref="116Rename">Rename</a>;);</td></tr>
<tr><th id="587">587</th><td>      }</td></tr>
<tr><th id="588">588</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>      <a class="local col9 ref" href="#109VRegRenameMap" title='VRegRenameMap' data-ref="109VRegRenameMap">VRegRenameMap</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">(</a><a class="local col5 ref" href="#115Reg" title='Reg' data-ref="115Reg">Reg</a>, <a class="local col6 ref" href="#116Rename" title='Rename' data-ref="116Rename">Rename</a>));</td></tr>
<tr><th id="591">591</th><td>    }</td></tr>
<tr><th id="592">592</th><td>  }</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>  <b>return</b> <a class="local col9 ref" href="#109VRegRenameMap" title='VRegRenameMap' data-ref="109VRegRenameMap">VRegRenameMap</a>;</td></tr>
<tr><th id="595">595</th><td>}</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14doVRegRenamingRSt6vectorIjSaIjEERKSt3mapIjjSt4lessIjESaISt4pairIKjjEEERN4llvm19MachineRegisterInfoE" title='doVRegRenaming' data-type='bool doVRegRenaming(std::vector&lt;unsigned int&gt; &amp; RenamedInOtherBB, const std::map&lt;unsigned int, unsigned int&gt; &amp; VRegRenameMap, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL14doVRegRenamingRSt6vectorIjSaIjEERKSt3mapIjjSt4lessIjESaISt4pairIKjjEEERN4llvm19MachineRegisterInfoE">doVRegRenaming</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="119RenamedInOtherBB" title='RenamedInOtherBB' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="119RenamedInOtherBB">RenamedInOtherBB</dfn>,</td></tr>
<tr><th id="598">598</th><td>                           <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="120VRegRenameMap" title='VRegRenameMap' data-type='const std::map&lt;unsigned int, unsigned int&gt; &amp;' data-ref="120VRegRenameMap">VRegRenameMap</dfn>,</td></tr>
<tr><th id="599">599</th><td>                           <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="121MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="121MRI">MRI</dfn>) {</td></tr>
<tr><th id="600">600</th><td>  <em>bool</em> <dfn class="local col2 decl" id="122Changed" title='Changed' data-type='bool' data-ref="122Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="601">601</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="123I" title='I' data-type='std::_Rb_tree_const_iterator&lt;std::pair&lt;const unsigned int, unsigned int&gt; &gt;' data-ref="123I">I</dfn> = <a class="local col0 ref" href="#120VRegRenameMap" title='VRegRenameMap' data-ref="120VRegRenameMap">VRegRenameMap</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5beginEv" title='std::map::begin' data-ref="_ZNKSt3map5beginEv">begin</a>(), <dfn class="local col4 decl" id="124E" title='E' data-type='std::_Rb_tree_const_iterator&lt;std::pair&lt;const unsigned int, unsigned int&gt; &gt;' data-ref="124E">E</dfn> = <a class="local col0 ref" href="#120VRegRenameMap" title='VRegRenameMap' data-ref="120VRegRenameMap">VRegRenameMap</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>(); <a class="local col3 ref" href="#123I" title='I' data-ref="123I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col4 ref" href="#124E" title='E' data-ref="124E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col3 ref" href="#123I" title='I' data-ref="123I">I</a>) {</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>    <em>auto</em> <dfn class="local col5 decl" id="125VReg" title='VReg' data-type='unsigned int' data-ref="125VReg">VReg</dfn> = <a class="local col3 ref" href="#123I" title='I' data-ref="123I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="604">604</th><td>    <em>auto</em> <dfn class="local col6 decl" id="126Rename" title='Rename' data-type='unsigned int' data-ref="126Rename">Rename</dfn> = <a class="local col3 ref" href="#123I" title='I' data-ref="123I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>    <a class="local col9 ref" href="#119RenamedInOtherBB" title='RenamedInOtherBB' data-ref="119RenamedInOtherBB">RenamedInOtherBB</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#126Rename" title='Rename' data-ref="126Rename">Rename</a>);</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col7 decl" id="127RenameMOs" title='RenameMOs' data-type='std::vector&lt;MachineOperand *&gt;' data-ref="127RenameMOs">RenameMOs</dfn>;</td></tr>
<tr><th id="609">609</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="128MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="128MO">MO</dfn> : <a class="local col1 ref" href="#121MRI" title='MRI' data-ref="121MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12reg_operandsEj" title='llvm::MachineRegisterInfo::reg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12reg_operandsEj">reg_operands</a>(<a class="local col5 ref" href="#125VReg" title='VReg' data-ref="125VReg">VReg</a>)) {</td></tr>
<tr><th id="610">610</th><td>      <a class="local col7 ref" href="#127RenameMOs" title='RenameMOs' data-ref="127RenameMOs">RenameMOs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col8 ref" href="#128MO" title='MO' data-ref="128MO">MO</a>);</td></tr>
<tr><th id="611">611</th><td>    }</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>    <b>for</b> (<em>auto</em> *<dfn class="local col9 decl" id="129MO" title='MO' data-type='llvm::MachineOperand *' data-ref="129MO">MO</dfn> : <a class="local col7 ref" href="#127RenameMOs" title='RenameMOs' data-ref="127RenameMOs">RenameMOs</a>) {</td></tr>
<tr><th id="614">614</th><td>      <a class="local col2 ref" href="#122Changed" title='Changed' data-ref="122Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="615">615</th><td>      <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#126Rename" title='Rename' data-ref="126Rename">Rename</a>);</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>      <b>if</b> (!<a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="618">618</th><td>        <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="619">619</th><td>    }</td></tr>
<tr><th id="620">620</th><td>  }</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <b>return</b> <a class="local col2 ref" href="#122Changed" title='Changed' data-ref="122Changed">Changed</a>;</td></tr>
<tr><th id="623">623</th><td>}</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14doDefKillClearPN4llvm17MachineBasicBlockE" title='doDefKillClear' data-type='bool doDefKillClear(llvm::MachineBasicBlock * MBB)' data-ref="_ZL14doDefKillClearPN4llvm17MachineBasicBlockE">doDefKillClear</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="130MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="130MBB">MBB</dfn>) {</td></tr>
<tr><th id="626">626</th><td>  <em>bool</em> <dfn class="local col1 decl" id="131Changed" title='Changed' data-type='bool' data-ref="131Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="132MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="132MI">MI</dfn> : *<a class="local col0 ref" href="#130MBB" title='MBB' data-ref="130MBB">MBB</a>) {</td></tr>
<tr><th id="629">629</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="133MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="133MO">MO</dfn> : <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="630">630</th><td>      <b>if</b> (!<a class="local col3 ref" href="#133MO" title='MO' data-ref="133MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="631">631</th><td>        <b>continue</b>;</td></tr>
<tr><th id="632">632</th><td>      <b>if</b> (!<a class="local col3 ref" href="#133MO" title='MO' data-ref="133MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col3 ref" href="#133MO" title='MO' data-ref="133MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="633">633</th><td>        <a class="local col1 ref" href="#131Changed" title='Changed' data-ref="131Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="634">634</th><td>        <a class="local col3 ref" href="#133MO" title='MO' data-ref="133MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="635">635</th><td>      }</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>      <b>if</b> (<a class="local col3 ref" href="#133MO" title='MO' data-ref="133MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col3 ref" href="#133MO" title='MO' data-ref="133MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="638">638</th><td>        <a class="local col1 ref" href="#131Changed" title='Changed' data-ref="131Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="639">639</th><td>        <a class="local col3 ref" href="#133MO" title='MO' data-ref="133MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>false</b>);</td></tr>
<tr><th id="640">640</th><td>      }</td></tr>
<tr><th id="641">641</th><td>    }</td></tr>
<tr><th id="642">642</th><td>  }</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>  <b>return</b> <a class="local col1 ref" href="#131Changed" title='Changed' data-ref="131Changed">Changed</a>;</td></tr>
<tr><th id="645">645</th><td>}</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15runOnBasicBlockPN4llvm17MachineBasicBlockERSt6vectorINS_9StringRefESaIS3_EERS2_IjSaIjEERjSA_RN12_GLOBAL__N_115NamedVRegCursorE" title='runOnBasicBlock' data-type='bool runOnBasicBlock(llvm::MachineBasicBlock * MBB, std::vector&lt;StringRef&gt; &amp; bbNames, std::vector&lt;unsigned int&gt; &amp; renamedInOtherBB, unsigned int &amp; basicBlockNum, unsigned int &amp; VRegGapIndex, (anonymous namespace)::NamedVRegCursor &amp; NVC)' data-ref="_ZL15runOnBasicBlockPN4llvm17MachineBasicBlockERSt6vectorINS_9StringRefESaIS3_EERS2_IjSaIjEERjSA_RN12_GLOBAL__N_115NamedVRegCursorE">runOnBasicBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="134MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="134MBB">MBB</dfn>,</td></tr>
<tr><th id="648">648</th><td>                            <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>&gt; &amp;<dfn class="local col5 decl" id="135bbNames" title='bbNames' data-type='std::vector&lt;StringRef&gt; &amp;' data-ref="135bbNames">bbNames</dfn>,</td></tr>
<tr><th id="649">649</th><td>                            <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="136renamedInOtherBB" title='renamedInOtherBB' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="136renamedInOtherBB">renamedInOtherBB</dfn>,</td></tr>
<tr><th id="650">650</th><td>                            <em>unsigned</em> &amp;<dfn class="local col7 decl" id="137basicBlockNum" title='basicBlockNum' data-type='unsigned int &amp;' data-ref="137basicBlockNum">basicBlockNum</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="138VRegGapIndex" title='VRegGapIndex' data-type='unsigned int &amp;' data-ref="138VRegGapIndex">VRegGapIndex</dfn>,</td></tr>
<tr><th id="651">651</th><td>                            <a class="tu type" href="#(anonymousnamespace)::NamedVRegCursor" title='(anonymous namespace)::NamedVRegCursor' data-ref="(anonymousnamespace)::NamedVRegCursor">NamedVRegCursor</a> &amp;<dfn class="local col9 decl" id="139NVC" title='NVC' data-type='(anonymous namespace)::NamedVRegCursor &amp;' data-ref="139NVC">NVC</dfn>) {</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#CanonicalizeBasicBlockNumber" title='CanonicalizeBasicBlockNumber' data-use='m' data-ref="CanonicalizeBasicBlockNumber">CanonicalizeBasicBlockNumber</a> != ~<var>0U</var>) {</td></tr>
<tr><th id="654">654</th><td>    <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#CanonicalizeBasicBlockNumber" title='CanonicalizeBasicBlockNumber' data-use='m' data-ref="CanonicalizeBasicBlockNumber">CanonicalizeBasicBlockNumber</a> != <a class="local col7 ref" href="#137basicBlockNum" title='basicBlockNum' data-ref="137basicBlockNum">basicBlockNum</a>++)</td></tr>
<tr><th id="655">655</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="656">656</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;\n Canonicalizing BasicBlock &quot; &lt;&lt; MBB-&gt;getName() &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n Canonicalizing BasicBlock "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>()</td></tr>
<tr><th id="657">657</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="658">658</th><td>  }</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>  <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="local col5 ref" href="#135bbNames" title='bbNames' data-ref="135bbNames">bbNames</a></span>, <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>()) <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#135bbNames" title='bbNames' data-ref="135bbNames">bbNames</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()) {</td></tr>
<tr><th id="661">661</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { { dbgs() &lt;&lt; &quot;Found potentially duplicate BasicBlocks: &quot; &lt;&lt; MBB-&gt;getName() &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="662">662</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Found potentially duplicate BasicBlocks: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>()</td></tr>
<tr><th id="663">663</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="664">664</th><td>    });</td></tr>
<tr><th id="665">665</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="666">666</th><td>  }</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { { dbgs() &lt;&lt; &quot;\n\n  NEW BASIC BLOCK: &quot; &lt;&lt; MBB-&gt;getName() &lt;&lt; &quot;  \n\n&quot;; dbgs() &lt;&lt; &quot;\n\n================================================\n\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="669">669</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n  NEW BASIC BLOCK: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  \n\n"</q>;</td></tr>
<tr><th id="670">670</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n================================================\n\n"</q>;</td></tr>
<tr><th id="671">671</th><td>  });</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>  <em>bool</em> <dfn class="local col0 decl" id="140Changed" title='Changed' data-type='bool' data-ref="140Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="674">674</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="141MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="141MF">MF</dfn> = *<a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="675">675</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="142MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="142MRI">MRI</dfn> = <a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  <a class="local col5 ref" href="#135bbNames" title='bbNames' data-ref="135bbNames">bbNames</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>());</td></tr>
<tr><th id="678">678</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;\n\n NEW BASIC BLOCK: &quot; &lt;&lt; MBB-&gt;getName() &lt;&lt; &quot;\n\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n NEW BASIC BLOCK: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n"</q>;);</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;MBB Before Canonical Copy Propagation:\n&quot;; MBB-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MBB Before Canonical Copy Propagation:\n"</q>;</td></tr>
<tr><th id="681">681</th><td>             <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>(););</td></tr>
<tr><th id="682">682</th><td>  <a class="local col0 ref" href="#140Changed" title='Changed' data-ref="140Changed">Changed</a> |= <a class="tu ref" href="#_ZL20propagateLocalCopiesPN4llvm17MachineBasicBlockE" title='propagateLocalCopies' data-use='c' data-ref="_ZL20propagateLocalCopiesPN4llvm17MachineBasicBlockE">propagateLocalCopies</a>(<a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>);</td></tr>
<tr><th id="683">683</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;MBB After Canonical Copy Propagation:\n&quot;; MBB-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MBB After Canonical Copy Propagation:\n"</q>; <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>(););</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;MBB Before Scheduling:\n&quot;; MBB-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MBB Before Scheduling:\n"</q>; <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>(););</td></tr>
<tr><th id="686">686</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="143IdempotentInstCount" title='IdempotentInstCount' data-type='unsigned int' data-ref="143IdempotentInstCount">IdempotentInstCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="687">687</th><td>  <a class="local col0 ref" href="#140Changed" title='Changed' data-ref="140Changed">Changed</a> |= <a class="tu ref" href="#_ZL21rescheduleCanonicallyRjPN4llvm17MachineBasicBlockE" title='rescheduleCanonically' data-use='c' data-ref="_ZL21rescheduleCanonicallyRjPN4llvm17MachineBasicBlockE">rescheduleCanonically</a>(<span class='refarg'><a class="local col3 ref" href="#143IdempotentInstCount" title='IdempotentInstCount' data-ref="143IdempotentInstCount">IdempotentInstCount</a></span>, <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>);</td></tr>
<tr><th id="688">688</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;MBB After Scheduling:\n&quot;; MBB-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MBB After Scheduling:\n"</q>; <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>(););</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="local col4 decl" id="144Candidates" title='Candidates' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="144Candidates">Candidates</dfn> = <a class="tu ref" href="#_ZL18populateCandidatesPN4llvm17MachineBasicBlockE" title='populateCandidates' data-use='c' data-ref="_ZL18populateCandidatesPN4llvm17MachineBasicBlockE">populateCandidates</a>(<a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>);</td></tr>
<tr><th id="691">691</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col5 decl" id="145VisitedMIs" title='VisitedMIs' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="145VisitedMIs">VisitedMIs</dfn>;</td></tr>
<tr><th id="692">692</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4copyEOT_T0_" title='llvm::copy' data-ref="_ZN4llvm4copyEOT_T0_">copy</a>(<span class='refarg'><a class="local col4 ref" href="#144Candidates" title='Candidates' data-ref="144Candidates">Candidates</a></span>, <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZSt13back_inserterRT_" title='std::back_inserter' data-ref="_ZSt13back_inserterRT_">back_inserter</a>(<span class='refarg'><a class="local col5 ref" href="#145VisitedMIs" title='VisitedMIs' data-ref="145VisitedMIs">VisitedMIs</a></span>));</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col6 decl" id="146VRegs" title='VRegs' data-type='std::vector&lt;TypedVReg&gt;' data-ref="146VRegs">VRegs</dfn>;</td></tr>
<tr><th id="695">695</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="147candidate" title='candidate' data-type='llvm::MachineInstr *' data-ref="147candidate">candidate</dfn> : <a class="local col4 ref" href="#144Candidates" title='Candidates' data-ref="144Candidates">Candidates</a>) {</td></tr>
<tr><th id="696">696</th><td>    <a class="local col6 ref" href="#146VRegs" title='VRegs' data-ref="146VRegs">VRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a><a class="tu ref" href="#_ZN9TypedVRegC1E6VRType" title='TypedVReg::TypedVReg' data-use='c' data-ref="_ZN9TypedVRegC1E6VRType">(</a><a class="enum" href="#VRType::RSE_NewCandidate" title='VRType::RSE_NewCandidate' data-ref="VRType::RSE_NewCandidate">RSE_NewCandidate</a>));</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_queue.h.html#std::queue" title='std::queue' data-ref="std::queue">queue</a>&lt;<a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queueC1Ev" title='std::queue::queue&lt;_Tp, _Sequence&gt;' data-ref="_ZNSt5queueC1Ev"></a><dfn class="local col8 decl" id="148RegQueue" title='RegQueue' data-type='std::queue&lt;TypedVReg&gt;' data-ref="148RegQueue">RegQueue</dfn>;</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>    <i>// Here we walk the vreg operands of a non-root node along our walk.</i></td></tr>
<tr><th id="701">701</th><td><i>    // The root nodes are the original candidates (stores normally).</i></td></tr>
<tr><th id="702">702</th><td><i>    // These are normally not the root nodes (except for the case of copies to</i></td></tr>
<tr><th id="703">703</th><td><i>    // physical registers).</i></td></tr>
<tr><th id="704">704</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="149i" title='i' data-type='unsigned int' data-ref="149i">i</dfn> = <var>1</var>; <a class="local col9 ref" href="#149i" title='i' data-ref="149i">i</a> &lt; <a class="local col7 ref" href="#147candidate" title='candidate' data-ref="147candidate">candidate</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#149i" title='i' data-ref="149i">i</a>++) {</td></tr>
<tr><th id="705">705</th><td>      <b>if</b> (<a class="local col7 ref" href="#147candidate" title='candidate' data-ref="147candidate">candidate</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || <a class="local col7 ref" href="#147candidate" title='candidate' data-ref="147candidate">candidate</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="706">706</th><td>        <b>break</b>;</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="150MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="150MO">MO</dfn> = <a class="local col7 ref" href="#147candidate" title='candidate' data-ref="147candidate">candidate</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#149i" title='i' data-ref="149i">i</a>);</td></tr>
<tr><th id="709">709</th><td>      <b>if</b> (!(<a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="710">710</th><td>        <b>continue</b>;</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;Enqueue register&quot;; MO.dump(); dbgs() &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Enqueue register"</q>; <a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4dumpEv" title='llvm::MachineOperand::dump' data-ref="_ZNK4llvm14MachineOperand4dumpEv">dump</a>(); <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="713">713</th><td>      <a class="local col8 ref" href="#148RegQueue" title='RegQueue' data-ref="148RegQueue">RegQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue4pushEONT0_10value_typeE" title='std::queue::push' data-ref="_ZNSt5queue4pushEONT0_10value_typeE">push</a>(<a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a><a class="tu ref" href="#_ZN9TypedVRegC1Ej" title='TypedVReg::TypedVReg' data-use='c' data-ref="_ZN9TypedVRegC1Ej">(</a><a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="714">714</th><td>    }</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>    <i>// Here we walk the root candidates. We start from the 0th operand because</i></td></tr>
<tr><th id="717">717</th><td><i>    // the root is normally a store to a vreg.</i></td></tr>
<tr><th id="718">718</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="151i" title='i' data-type='unsigned int' data-ref="151i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#151i" title='i' data-ref="151i">i</a> &lt; <a class="local col7 ref" href="#147candidate" title='candidate' data-ref="147candidate">candidate</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#151i" title='i' data-ref="151i">i</a>++) {</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>      <b>if</b> (!<a class="local col7 ref" href="#147candidate" title='candidate' data-ref="147candidate">candidate</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; !<a class="local col7 ref" href="#147candidate" title='candidate' data-ref="147candidate">candidate</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="721">721</th><td>        <b>break</b>;</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="152MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="152MO">MO</dfn> = <a class="local col7 ref" href="#147candidate" title='candidate' data-ref="147candidate">candidate</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#151i" title='i' data-ref="151i">i</a>);</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>      <i>// TODO: Do we want to only add vregs here?</i></td></tr>
<tr><th id="726">726</th><td>      <b>if</b> (!<a class="local col2 ref" href="#152MO" title='MO' data-ref="152MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col2 ref" href="#152MO" title='MO' data-ref="152MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="727">727</th><td>        <b>continue</b>;</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;Enqueue Reg/FI&quot;; MO.dump(); dbgs() &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Enqueue Reg/FI"</q>; <a class="local col2 ref" href="#152MO" title='MO' data-ref="152MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4dumpEv" title='llvm::MachineOperand::dump' data-ref="_ZNK4llvm14MachineOperand4dumpEv">dump</a>(); <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>      <a class="local col8 ref" href="#148RegQueue" title='RegQueue' data-ref="148RegQueue">RegQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue4pushEONT0_10value_typeE" title='std::queue::push' data-ref="_ZNSt5queue4pushEONT0_10value_typeE">push</a>(<a class="local col2 ref" href="#152MO" title='MO' data-ref="152MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ? <a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a><a class="tu ref" href="#_ZN9TypedVRegC1Ej" title='TypedVReg::TypedVReg' data-use='c' data-ref="_ZN9TypedVRegC1Ej">(</a><a class="local col2 ref" href="#152MO" title='MO' data-ref="152MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="732">732</th><td>                               : <a class="type" href="#TypedVReg" title='TypedVReg' data-ref="TypedVReg">TypedVReg</a><a class="tu ref" href="#_ZN9TypedVRegC1E6VRType" title='TypedVReg::TypedVReg' data-use='c' data-ref="_ZN9TypedVRegC1E6VRType">(</a><a class="enum" href="#VRType::RSE_FrameIndex" title='VRType::RSE_FrameIndex' data-ref="VRType::RSE_FrameIndex">RSE_FrameIndex</a>));</td></tr>
<tr><th id="733">733</th><td>    }</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>    <a class="tu ref" href="#_ZL15doCandidateWalkRSt6vectorI9TypedVRegSaIS0_EERSt5queueIS0_St5dequeIS0_S1_EERS_IPN4llvm12MachineInstrESaISB_EEPKNS9_17MachineBasicBlockE" title='doCandidateWalk' data-use='c' data-ref="_ZL15doCandidateWalkRSt6vectorI9TypedVRegSaIS0_EERSt5queueIS0_St5dequeIS0_S1_EERS_IPN4llvm12MachineInstrESaISB_EEPKNS9_17MachineBasicBlockE">doCandidateWalk</a>(<span class='refarg'><a class="local col6 ref" href="#146VRegs" title='VRegs' data-ref="146VRegs">VRegs</a></span>, <span class='refarg'><a class="local col8 ref" href="#148RegQueue" title='RegQueue' data-ref="148RegQueue">RegQueue</a></span>, <span class='refarg'><a class="local col5 ref" href="#145VisitedMIs" title='VisitedMIs' data-ref="145VisitedMIs">VisitedMIs</a></span>, <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>);</td></tr>
<tr><th id="736">736</th><td>  }</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <i>// If we have populated no vregs to rename then bail.</i></td></tr>
<tr><th id="739">739</th><td><i>  // The rest of this function does the vreg remaping.</i></td></tr>
<tr><th id="740">740</th><td>  <b>if</b> (<a class="local col6 ref" href="#146VRegs" title='VRegs' data-ref="146VRegs">VRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() == <var>0</var>)</td></tr>
<tr><th id="741">741</th><td>    <b>return</b> <a class="local col0 ref" href="#140Changed" title='Changed' data-ref="140Changed">Changed</a>;</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>  <em>auto</em> <dfn class="local col3 decl" id="153VRegRenameMap" title='VRegRenameMap' data-type='std::map&lt;unsigned int, unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, unsigned int&gt; &gt; &gt;' data-ref="153VRegRenameMap">VRegRenameMap</dfn> = <a class="tu ref" href="#_ZL16GetVRegRenameMapRKSt6vectorI9TypedVRegSaIS0_EERKS_IjSaIjEERN4llvm19MachineRegisterInfoERN12_GLOBAL__N_115NamedVRegCursorE" title='GetVRegRenameMap' data-use='c' data-ref="_ZL16GetVRegRenameMapRKSt6vectorI9TypedVRegSaIS0_EERKS_IjSaIjEERN4llvm19MachineRegisterInfoERN12_GLOBAL__N_115NamedVRegCursorE">GetVRegRenameMap</a>(<a class="local col6 ref" href="#146VRegs" title='VRegs' data-ref="146VRegs">VRegs</a>, <a class="local col6 ref" href="#136renamedInOtherBB" title='renamedInOtherBB' data-ref="136renamedInOtherBB">renamedInOtherBB</a>, <span class='refarg'><a class="local col2 ref" href="#142MRI" title='MRI' data-ref="142MRI">MRI</a></span>, <span class='refarg'><a class="local col9 ref" href="#139NVC" title='NVC' data-ref="139NVC">NVC</a></span>);</td></tr>
<tr><th id="744">744</th><td>  <a class="local col0 ref" href="#140Changed" title='Changed' data-ref="140Changed">Changed</a> |= <a class="tu ref" href="#_ZL14doVRegRenamingRSt6vectorIjSaIjEERKSt3mapIjjSt4lessIjESaISt4pairIKjjEEERN4llvm19MachineRegisterInfoE" title='doVRegRenaming' data-use='c' data-ref="_ZL14doVRegRenamingRSt6vectorIjSaIjEERKSt3mapIjjSt4lessIjESaISt4pairIKjjEEERN4llvm19MachineRegisterInfoE">doVRegRenaming</a>(<span class='refarg'><a class="local col6 ref" href="#136renamedInOtherBB" title='renamedInOtherBB' data-ref="136renamedInOtherBB">renamedInOtherBB</a></span>, <a class="local col3 ref" href="#153VRegRenameMap" title='VRegRenameMap' data-ref="153VRegRenameMap">VRegRenameMap</a>, <span class='refarg'><a class="local col2 ref" href="#142MRI" title='MRI' data-ref="142MRI">MRI</a></span>);</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <i>// Here we renumber the def vregs for the idempotent instructions from the top</i></td></tr>
<tr><th id="747">747</th><td><i>  // of the MachineBasicBlock so that they are named in the order that we sorted</i></td></tr>
<tr><th id="748">748</th><td><i>  // them alphabetically. Eventually we wont need SkipVRegs because we will use</i></td></tr>
<tr><th id="749">749</th><td><i>  // named vregs instead.</i></td></tr>
<tr><th id="750">750</th><td>  <b>if</b> (<a class="local col3 ref" href="#143IdempotentInstCount" title='IdempotentInstCount' data-ref="143IdempotentInstCount">IdempotentInstCount</a>)</td></tr>
<tr><th id="751">751</th><td>    <a class="local col9 ref" href="#139NVC" title='NVC' data-ref="139NVC">NVC</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115NamedVRegCursor9SkipVRegsEv" title='(anonymous namespace)::NamedVRegCursor::SkipVRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_115NamedVRegCursor9SkipVRegsEv">SkipVRegs</a>();</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <em>auto</em> <dfn class="local col4 decl" id="154MII" title='MII' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="154MII">MII</dfn> = <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="754">754</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="155i" title='i' data-type='unsigned int' data-ref="155i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#155i" title='i' data-ref="155i">i</a> &lt; <a class="local col3 ref" href="#143IdempotentInstCount" title='IdempotentInstCount' data-ref="143IdempotentInstCount">IdempotentInstCount</a> &amp;&amp; <a class="local col4 ref" href="#154MII" title='MII' data-ref="154MII">MII</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); ++<a class="local col5 ref" href="#155i" title='i' data-ref="155i">i</a>) {</td></tr>
<tr><th id="755">755</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="156MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="156MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#154MII" title='MII' data-ref="154MII">MII</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="756">756</th><td>    <a class="local col0 ref" href="#140Changed" title='Changed' data-ref="140Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="757">757</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="157vRegToRename" title='vRegToRename' data-type='unsigned int' data-ref="157vRegToRename">vRegToRename</dfn> = <a class="local col6 ref" href="#156MI" title='MI' data-ref="156MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="758">758</th><td>    <em>auto</em> <dfn class="local col8 decl" id="158Rename" title='Rename' data-type='unsigned int' data-ref="158Rename">Rename</dfn> = <a class="local col9 ref" href="#139NVC" title='NVC' data-ref="139NVC">NVC</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115NamedVRegCursor21createVirtualRegisterEj" title='(anonymous namespace)::NamedVRegCursor::createVirtualRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_115NamedVRegCursor21createVirtualRegisterEj">createVirtualRegister</a>(<a class="local col7 ref" href="#157vRegToRename" title='vRegToRename' data-ref="157vRegToRename">vRegToRename</a>);</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col9 decl" id="159RenameMOs" title='RenameMOs' data-type='std::vector&lt;MachineOperand *&gt;' data-ref="159RenameMOs">RenameMOs</dfn>;</td></tr>
<tr><th id="761">761</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="160MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="160MO">MO</dfn> : <a class="local col2 ref" href="#142MRI" title='MRI' data-ref="142MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12reg_operandsEj" title='llvm::MachineRegisterInfo::reg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12reg_operandsEj">reg_operands</a>(<a class="local col7 ref" href="#157vRegToRename" title='vRegToRename' data-ref="157vRegToRename">vRegToRename</a>)) {</td></tr>
<tr><th id="762">762</th><td>      <a class="local col9 ref" href="#159RenameMOs" title='RenameMOs' data-ref="159RenameMOs">RenameMOs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col0 ref" href="#160MO" title='MO' data-ref="160MO">MO</a>);</td></tr>
<tr><th id="763">763</th><td>    }</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>    <b>for</b> (<em>auto</em> *<dfn class="local col1 decl" id="161MO" title='MO' data-type='llvm::MachineOperand *' data-ref="161MO">MO</dfn> : <a class="local col9 ref" href="#159RenameMOs" title='RenameMOs' data-ref="159RenameMOs">RenameMOs</a>) {</td></tr>
<tr><th id="766">766</th><td>      <a class="local col1 ref" href="#161MO" title='MO' data-ref="161MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col8 ref" href="#158Rename" title='Rename' data-ref="158Rename">Rename</a>);</td></tr>
<tr><th id="767">767</th><td>    }</td></tr>
<tr><th id="768">768</th><td>  }</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>  <a class="local col0 ref" href="#140Changed" title='Changed' data-ref="140Changed">Changed</a> |= <a class="tu ref" href="#_ZL14doDefKillClearPN4llvm17MachineBasicBlockE" title='doDefKillClear' data-use='c' data-ref="_ZL14doDefKillClearPN4llvm17MachineBasicBlockE">doDefKillClear</a>(<a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>);</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;Updated MachineBasicBlock:\n&quot;; MBB-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Updated MachineBasicBlock:\n"</q>; <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>();</td></tr>
<tr><th id="773">773</th><td>             <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="774">774</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;\n\n================================================\n\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="775">775</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n================================================\n\n"</q>);</td></tr>
<tr><th id="776">776</th><td>  <b>return</b> <a class="local col0 ref" href="#140Changed" title='Changed' data-ref="140Changed">Changed</a>;</td></tr>
<tr><th id="777">777</th><td>}</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MIRCanonicalizer" title='(anonymous namespace)::MIRCanonicalizer' data-ref="(anonymousnamespace)::MIRCanonicalizer">MIRCanonicalizer</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116MIRCanonicalizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MIRCanonicalizer::runOnMachineFunction' data-type='bool (anonymous namespace)::MIRCanonicalizer::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_116MIRCanonicalizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="162MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="162MF">MF</dfn>) {</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <em>static</em> <em>unsigned</em> <dfn class="local col3 decl" id="163functionNum" title='functionNum' data-type='unsigned int' data-ref="163functionNum">functionNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="782">782</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#CanonicalizeFunctionNumber" title='CanonicalizeFunctionNumber' data-use='m' data-ref="CanonicalizeFunctionNumber">CanonicalizeFunctionNumber</a> != ~<var>0U</var>) {</td></tr>
<tr><th id="783">783</th><td>    <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#CanonicalizeFunctionNumber" title='CanonicalizeFunctionNumber' data-use='m' data-ref="CanonicalizeFunctionNumber">CanonicalizeFunctionNumber</a> != <a class="local col3 ref" href="#163functionNum" title='functionNum' data-ref="163functionNum">functionNum</a>++)</td></tr>
<tr><th id="784">784</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="785">785</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;\n Canonicalizing Function &quot; &lt;&lt; MF.getName() &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n Canonicalizing Function "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col2 ref" href="#162MF" title='MF' data-ref="162MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>()</td></tr>
<tr><th id="786">786</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="787">787</th><td>  }</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>  <i>// we need a valid vreg to create a vreg type for skipping all those</i></td></tr>
<tr><th id="790">790</th><td><i>  // stray vreg numbers so reach alignment/canonical vreg values.</i></td></tr>
<tr><th id="791">791</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col4 decl" id="164RPOList" title='RPOList' data-type='std::vector&lt;MachineBasicBlock *&gt;' data-ref="164RPOList">RPOList</dfn> = <a class="tu ref" href="#_ZL10GetRPOListRN4llvm15MachineFunctionE" title='GetRPOList' data-use='c' data-ref="_ZL10GetRPOListRN4llvm15MachineFunctionE">GetRPOList</a>(<span class='refarg'><a class="local col2 ref" href="#162MF" title='MF' data-ref="162MF">MF</a></span>);</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mir-canonicalizer&quot;)) { dbgs() &lt;&lt; &quot;\n\n  NEW MACHINE FUNCTION: &quot; &lt;&lt; MF.getName() &lt;&lt; &quot;  \n\n&quot;; dbgs() &lt;&lt; &quot;\n\n================================================\n\n&quot;; dbgs() &lt;&lt; &quot;Total Basic Blocks: &quot; &lt;&lt; RPOList.size() &lt;&lt; &quot;\n&quot;; for (auto MBB : RPOList) { dbgs() &lt;&lt; MBB-&gt;getName() &lt;&lt; &quot;\n&quot;; } dbgs() &lt;&lt; &quot;\n\n================================================\n\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="794">794</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n  NEW MACHINE FUNCTION: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col2 ref" href="#162MF" title='MF' data-ref="162MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  \n\n"</q>;</td></tr>
<tr><th id="795">795</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n================================================\n\n"</q>;</td></tr>
<tr><th id="796">796</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Total Basic Blocks: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col4 ref" href="#164RPOList" title='RPOList' data-ref="164RPOList">RPOList</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="797">797</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="165MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="165MBB">MBB</dfn></td></tr>
<tr><th id="798">798</th><td>           : <a class="local col4 ref" href="#164RPOList" title='RPOList' data-ref="164RPOList">RPOList</a>) { <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#793" title='MBB' data-ref="165MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>; } <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="799">799</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n================================================\n\n"</q>;);</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col6 decl" id="166BBNames" title='BBNames' data-type='std::vector&lt;StringRef&gt;' data-ref="166BBNames">BBNames</dfn>;</td></tr>
<tr><th id="802">802</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col7 decl" id="167RenamedInOtherBB" title='RenamedInOtherBB' data-type='std::vector&lt;unsigned int&gt;' data-ref="167RenamedInOtherBB">RenamedInOtherBB</dfn>;</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="168GapIdx" title='GapIdx' data-type='unsigned int' data-ref="168GapIdx">GapIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="805">805</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169BBNum" title='BBNum' data-type='unsigned int' data-ref="169BBNum">BBNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <em>bool</em> <dfn class="local col0 decl" id="170Changed" title='Changed' data-type='bool' data-ref="170Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="171MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="171MRI">MRI</dfn> = <a class="local col2 ref" href="#162MF" title='MF' data-ref="162MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="810">810</th><td>  <a class="tu type" href="#(anonymousnamespace)::NamedVRegCursor" title='(anonymous namespace)::NamedVRegCursor' data-ref="(anonymousnamespace)::NamedVRegCursor">NamedVRegCursor</a> <dfn class="local col2 decl" id="172NVC" title='NVC' data-type='(anonymous namespace)::NamedVRegCursor' data-ref="172NVC">NVC</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_115NamedVRegCursorC1ERN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::NamedVRegCursor::NamedVRegCursor' data-use='c' data-ref="_ZN12_GLOBAL__N_115NamedVRegCursorC1ERN4llvm19MachineRegisterInfoE">(</a><a class="local col1 ref" href="#171MRI" title='MRI' data-ref="171MRI">MRI</a>);</td></tr>
<tr><th id="811">811</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="173MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="173MBB">MBB</dfn> : <a class="local col4 ref" href="#164RPOList" title='RPOList' data-ref="164RPOList">RPOList</a>)</td></tr>
<tr><th id="812">812</th><td>    <a class="local col0 ref" href="#170Changed" title='Changed' data-ref="170Changed">Changed</a> |=</td></tr>
<tr><th id="813">813</th><td>        <a class="tu ref" href="#_ZL15runOnBasicBlockPN4llvm17MachineBasicBlockERSt6vectorINS_9StringRefESaIS3_EERS2_IjSaIjEERjSA_RN12_GLOBAL__N_115NamedVRegCursorE" title='runOnBasicBlock' data-use='c' data-ref="_ZL15runOnBasicBlockPN4llvm17MachineBasicBlockERSt6vectorINS_9StringRefESaIS3_EERS2_IjSaIjEERjSA_RN12_GLOBAL__N_115NamedVRegCursorE">runOnBasicBlock</a>(<a class="local col3 ref" href="#173MBB" title='MBB' data-ref="173MBB">MBB</a>, <span class='refarg'><a class="local col6 ref" href="#166BBNames" title='BBNames' data-ref="166BBNames">BBNames</a></span>, <span class='refarg'><a class="local col7 ref" href="#167RenamedInOtherBB" title='RenamedInOtherBB' data-ref="167RenamedInOtherBB">RenamedInOtherBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#169BBNum" title='BBNum' data-ref="169BBNum">BBNum</a></span>, <span class='refarg'><a class="local col8 ref" href="#168GapIdx" title='GapIdx' data-ref="168GapIdx">GapIdx</a></span>, <span class='refarg'><a class="local col2 ref" href="#172NVC" title='NVC' data-ref="172NVC">NVC</a></span>);</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <b>return</b> <a class="local col0 ref" href="#170Changed" title='Changed' data-ref="170Changed">Changed</a>;</td></tr>
<tr><th id="816">816</th><td>}</td></tr>
<tr><th id="817">817</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
