DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "idx_fpga_lib"
unitName "All"
itemName ""
)
]
instances [
(Instance
name "DUT"
duLibraryName "idx_fpga_lib"
duName "ana_input"
elements [
]
mwi 0
uid 69,0
)
(Instance
name "tester"
duLibraryName "idx_fpga_lib"
duName "bench_ana_input_tester"
elements [
]
mwi 0
uid 199,0
)
]
libraryRefs [
"ieee"
"idx_fpga_lib"
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ana_input\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ana_input\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ana_input"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ana_input"
)
(vvPair
variable "date"
value "03/17/2011"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "17"
)
(vvPair
variable "entity_name"
value "bench_ana_input"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "bench_ana_input"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ana_input\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ana_input\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_6.6b\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:43:47"
)
(vvPair
variable "unit"
value "bench_ana_input"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 402,0
optionalChildren [
*1 (SaComponent
uid 69,0
optionalChildren [
*2 (CptPort
uid 9,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,17625,11000,18375"
)
tg (CPTG
uid 11,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12,0
va (VaSet
font "arial,8,0"
)
xt "12000,17500,14600,18500"
st "ExpRd"
blo "12000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*3 (CptPort
uid 13,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,18625,11000,19375"
)
tg (CPTG
uid 15,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16,0
va (VaSet
font "arial,8,0"
)
xt "12000,18500,14600,19500"
st "ExpWr"
blo "12000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*4 (CptPort
uid 17,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,20625,11000,21375"
)
tg (CPTG
uid 19,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20,0
va (VaSet
font "arial,8,0"
)
xt "12000,20500,13300,21500"
st "rst"
blo "12000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 8
suid 4,0
)
)
)
*5 (CptPort
uid 21,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,17625,29750,18375"
)
tg (CPTG
uid 23,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24,0
va (VaSet
font "arial,8,0"
)
xt "25200,17500,28000,18500"
st "ExpAck"
ju 2
blo "28000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 11
suid 5,0
)
)
)
*6 (CptPort
uid 25,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,21625,11000,22375"
)
tg (CPTG
uid 27,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "12000,21500,17000,22500"
st "Addr : (15:0)"
blo "12000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 6,0
)
)
)
*7 (CptPort
uid 29,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,22625,11000,23375"
)
tg (CPTG
uid 31,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32,0
va (VaSet
font "arial,8,0"
)
xt "12000,22500,14400,23500"
st "F30M"
blo "12000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "F30M"
t "std_ulogic"
o 4
suid 7,0
)
)
)
*8 (CptPort
uid 37,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,23625,11000,24375"
)
tg (CPTG
uid 39,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40,0
va (VaSet
font "arial,8,0"
)
xt "12000,23500,16300,24500"
st "SDI : (1:0)"
blo "12000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "SDI"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 6
suid 9,0
)
)
)
*9 (CptPort
uid 41,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,19625,29750,20375"
)
tg (CPTG
uid 43,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "23500,19500,28000,20500"
st "Row : (5:0)"
ju 2
blo "28000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Row"
t "std_ulogic_vector"
b "(5 DOWNTO 0)"
o 14
suid 10,0
)
)
)
*10 (CptPort
uid 45,0
ps "OnEdgeStrategy"
shape (Triangle
uid 46,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,20625,29750,21375"
)
tg (CPTG
uid 47,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 48,0
va (VaSet
font "arial,8,0"
)
xt "25100,20500,28000,21500"
st "RdyOut"
ju 2
blo "28000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdyOut"
t "std_ulogic"
o 13
suid 11,0
)
)
)
*11 (CptPort
uid 49,0
ps "OnEdgeStrategy"
shape (Triangle
uid 50,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,21625,29750,22375"
)
tg (CPTG
uid 51,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 52,0
va (VaSet
font "arial,8,0"
)
xt "25900,21500,28000,22500"
st "Conv"
ju 2
blo "28000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Conv"
t "std_ulogic"
o 10
suid 12,0
)
)
)
*12 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,22625,29750,23375"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
font "arial,8,0"
)
xt "26100,22500,28000,23500"
st "CS5"
ju 2
blo "28000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CS5"
t "std_ulogic"
o 9
suid 13,0
)
)
)
*13 (CptPort
uid 57,0
ps "OnEdgeStrategy"
shape (Triangle
uid 58,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,23625,29750,24375"
)
tg (CPTG
uid 59,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 60,0
va (VaSet
font "arial,8,0"
)
xt "22600,23500,28000,24500"
st "SCK16 : (1:0)"
ju 2
blo "28000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCK16"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 15
suid 14,0
)
)
)
*14 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,24625,29750,25375"
)
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
font "arial,8,0"
)
xt "23300,24500,28000,25500"
st "SDO : (1:0)"
ju 2
blo "28000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SDO"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 17
suid 15,0
)
)
)
*15 (CptPort
uid 65,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,25625,29750,26375"
)
tg (CPTG
uid 67,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 68,0
va (VaSet
font "arial,8,0"
)
xt "23000,25500,28000,26500"
st "SCK5 : (1:0)"
ju 2
blo "28000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCK5"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 16
suid 16,0
)
)
)
*16 (CptPort
uid 1114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1115,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,24625,11000,25375"
)
tg (CPTG
uid 1116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1117,0
va (VaSet
font "arial,8,0"
)
xt "12000,24500,14000,25500"
st "F8M"
blo "12000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 5
suid 17,0
)
)
)
*17 (CptPort
uid 6874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,18625,29750,19375"
)
tg (CPTG
uid 6876,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6877,0
va (VaSet
font "arial,8,0"
)
xt "22400,18500,28000,19500"
st "RData : (15:0)"
ju 2
blo "28000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 22,0
)
)
)
*18 (CptPort
uid 6878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,26625,11000,27375"
)
tg (CPTG
uid 6880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6881,0
va (VaSet
font "arial,8,0"
)
xt "12000,26500,17700,27500"
st "WData : (15:0)"
blo "12000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 21,0
)
)
)
]
shape (Rectangle
uid 70,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "11000,17000,29000,37000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 71,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 72,0
va (VaSet
font "arial,8,1"
)
xt "18200,26000,23500,27000"
st "idx_fpga_lib"
blo "18200,26800"
tm "BdLibraryNameMgr"
)
*20 (Text
uid 73,0
va (VaSet
font "arial,8,1"
)
xt "18200,27000,22300,28000"
st "ana_input"
blo "18200,27800"
tm "CptNameMgr"
)
*21 (Text
uid 74,0
va (VaSet
font "arial,8,1"
)
xt "18200,28000,20300,29000"
st "DUT"
blo "18200,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 75,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 76,0
text (MLText
uid 77,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,23000,-4000,23000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 78,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "11250,35250,12750,36750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*22 (Net
uid 79,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 80,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,36500,6200"
st "SIGNAL ExpAck : std_ulogic"
)
)
*23 (Net
uid 95,0
lang 10
decl (Decl
n "Row"
t "std_ulogic_vector"
b "(5 DOWNTO 0)"
o 3
suid 3,0
)
declText (MLText
uid 96,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,46500,12600"
st "SIGNAL Row    : std_ulogic_vector(5 DOWNTO 0)"
)
)
*24 (Net
uid 103,0
decl (Decl
n "RdyOut"
t "std_ulogic"
o 4
suid 4,0
)
declText (MLText
uid 104,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,36500,11800"
st "SIGNAL RdyOut : std_ulogic"
)
)
*25 (Net
uid 111,0
decl (Decl
n "Conv"
t "std_ulogic"
o 5
suid 5,0
)
declText (MLText
uid 112,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,36500,5400"
st "SIGNAL Conv   : std_ulogic"
)
)
*26 (Net
uid 119,0
decl (Decl
n "CS5"
t "std_ulogic"
o 6
suid 6,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,36500,4600"
st "SIGNAL CS5    : std_ulogic"
)
)
*27 (Net
uid 127,0
decl (Decl
n "SCK16"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 7
suid 7,0
)
declText (MLText
uid 128,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,46500,13400"
st "SIGNAL SCK16  : std_ulogic_vector(1 DOWNTO 0)"
)
)
*28 (Net
uid 135,0
decl (Decl
n "SDO"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 136,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,46500,15800"
st "SIGNAL SDO    : std_ulogic_vector(1 DOWNTO 0)"
)
)
*29 (Net
uid 143,0
decl (Decl
n "SCK5"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 144,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,46500,14200"
st "SIGNAL SCK5   : std_ulogic_vector(1 DOWNTO 0)"
)
)
*30 (Net
uid 151,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 10
suid 10,0
)
declText (MLText
uid 152,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,36500,7000"
st "SIGNAL ExpRd  : std_ulogic"
)
)
*31 (Net
uid 159,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 11
suid 11,0
)
declText (MLText
uid 160,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,36500,7800"
st "SIGNAL ExpWr  : std_ulogic"
)
)
*32 (Net
uid 167,0
decl (Decl
n "RST"
t "std_ulogic"
o 12
suid 12,0
)
declText (MLText
uid 168,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,36500,11000"
st "SIGNAL RST    : std_ulogic"
)
)
*33 (Net
uid 175,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 13,0
)
declText (MLText
uid 176,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,46500,3800"
st "SIGNAL Addr   : std_logic_vector(15 DOWNTO 0)"
)
)
*34 (Net
uid 183,0
decl (Decl
n "F30M"
t "std_ulogic"
o 14
suid 14,0
)
declText (MLText
uid 184,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,36500,8600"
st "SIGNAL F30M   : std_ulogic"
)
)
*35 (Net
uid 191,0
decl (Decl
n "SDI"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 15
suid 15,0
)
declText (MLText
uid 192,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,46500,15000"
st "SIGNAL SDI    : std_ulogic_vector(1 DOWNTO 0)"
)
)
*36 (Blk
uid 199,0
shape (Rectangle
uid 200,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "48000,17000,59000,37000"
)
oxt "53000,17000,71000,37000"
ttg (MlTextGroup
uid 201,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 202,0
va (VaSet
font "arial,8,1"
)
xt "50350,25500,55650,26500"
st "idx_fpga_lib"
blo "50350,26300"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 203,0
va (VaSet
font "arial,8,1"
)
xt "50350,26500,60450,27500"
st "bench_ana_input_tester"
blo "50350,27300"
tm "BlkNameMgr"
)
*39 (Text
uid 204,0
va (VaSet
font "arial,8,1"
)
xt "50350,27500,52850,28500"
st "tester"
blo "50350,28300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 205,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 206,0
text (MLText
uid 207,0
va (VaSet
font "Courier New,8,0"
)
xt "54350,35500,54350,35500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 208,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "48250,35250,49750,36750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"CS5"
"Conv"
"ExpAck"
"RdyOut"
"Row"
"SCK16"
"SCK5"
"SDO"
"Addr"
"ExpRd"
"ExpWr"
"F8M"
"F30M"
"RST"
"SDI"
"WData"
"RData"
]
)
*40 (Grouping
uid 329,0
optionalChildren [
*41 (CommentText
uid 331,0
shape (Rectangle
uid 332,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,50000,48000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 333,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,50000,40000,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*42 (CommentText
uid 334,0
shape (Rectangle
uid 335,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,46000,52000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 336,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,46000,51200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*43 (CommentText
uid 337,0
shape (Rectangle
uid 338,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,48000,48000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 339,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,48000,40600,49000"
st "
Analog Input Test Bench
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*44 (CommentText
uid 340,0
shape (Rectangle
uid 341,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,31000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 342,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,48000,29300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*45 (CommentText
uid 343,0
shape (Rectangle
uid 344,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,47000,68000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 345,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,47200,63900,48200"
st "
Test configuration for Analog Input Circuit
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*46 (CommentText
uid 346,0
shape (Rectangle
uid 347,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,46000,68000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 348,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,46000,55400,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*47 (CommentText
uid 349,0
shape (Rectangle
uid 350,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,48000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 351,0
va (VaSet
fg "32768,0,0"
)
xt "34000,46000,41000,48000"
st "
Harvard University
Anderson Group
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*48 (CommentText
uid 352,0
shape (Rectangle
uid 353,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,49000,31000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 354,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,49000,29300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*49 (CommentText
uid 355,0
shape (Rectangle
uid 356,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,50000,31000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 357,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,50000,29900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*50 (CommentText
uid 358,0
shape (Rectangle
uid 359,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,49000,48000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 360,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,49000,44300,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 330,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "27000,46000,68000,51000"
)
oxt "14000,66000,55000,71000"
)
*51 (Net
uid 1118,0
decl (Decl
n "F8M"
t "std_ulogic"
o 16
suid 16,0
)
declText (MLText
uid 1119,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,36500,9400"
st "SIGNAL F8M    : std_ulogic"
)
)
*52 (Net
uid 6882,0
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 19,0
)
declText (MLText
uid 6883,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,46500,16600"
st "SIGNAL WData  : std_logic_vector(15 DOWNTO 0)"
)
)
*53 (Net
uid 6890,0
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 20,0
)
declText (MLText
uid 6891,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,46500,10200"
st "SIGNAL RData  : std_logic_vector(15 DOWNTO 0)"
)
)
*54 (Wire
uid 81,0
shape (OrthoPolyLine
uid 82,0
va (VaSet
vasetType 3
)
xt "29750,18000,37000,18000"
pts [
"29750,18000"
"37000,18000"
]
)
start &5
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 85,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 86,0
va (VaSet
font "arial,8,0"
)
xt "31000,17000,33800,18000"
st "ExpAck"
blo "31000,17800"
tm "WireNameMgr"
)
)
on &22
)
*55 (Wire
uid 97,0
shape (OrthoPolyLine
uid 98,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29750,20000,37000,20000"
pts [
"29750,20000"
"37000,20000"
]
)
start &9
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102,0
va (VaSet
font "arial,8,0"
)
xt "31000,19000,35500,20000"
st "Row : (5:0)"
blo "31000,19800"
tm "WireNameMgr"
)
)
on &23
)
*56 (Wire
uid 105,0
shape (OrthoPolyLine
uid 106,0
va (VaSet
vasetType 3
)
xt "29750,21000,37000,21000"
pts [
"29750,21000"
"37000,21000"
]
)
start &10
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 110,0
va (VaSet
font "arial,8,0"
)
xt "31000,20000,33900,21000"
st "RdyOut"
blo "31000,20800"
tm "WireNameMgr"
)
)
on &24
)
*57 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "29750,22000,37000,22000"
pts [
"29750,22000"
"37000,22000"
]
)
start &11
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
font "arial,8,0"
)
xt "31000,21000,33100,22000"
st "Conv"
blo "31000,21800"
tm "WireNameMgr"
)
)
on &25
)
*58 (Wire
uid 121,0
shape (OrthoPolyLine
uid 122,0
va (VaSet
vasetType 3
)
xt "29750,23000,37000,23000"
pts [
"29750,23000"
"37000,23000"
]
)
start &12
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "31000,22000,32900,23000"
st "CS5"
blo "31000,22800"
tm "WireNameMgr"
)
)
on &26
)
*59 (Wire
uid 129,0
shape (OrthoPolyLine
uid 130,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29750,24000,37000,24000"
pts [
"29750,24000"
"37000,24000"
]
)
start &13
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
font "arial,8,0"
)
xt "31000,23000,36400,24000"
st "SCK16 : (1:0)"
blo "31000,23800"
tm "WireNameMgr"
)
)
on &27
)
*60 (Wire
uid 137,0
shape (OrthoPolyLine
uid 138,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29750,25000,37000,25000"
pts [
"29750,25000"
"37000,25000"
]
)
start &14
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 142,0
va (VaSet
font "arial,8,0"
)
xt "31000,24000,35700,25000"
st "SDO : (1:0)"
blo "31000,24800"
tm "WireNameMgr"
)
)
on &28
)
*61 (Wire
uid 145,0
shape (OrthoPolyLine
uid 146,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29750,26000,37000,26000"
pts [
"29750,26000"
"37000,26000"
]
)
start &15
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 150,0
va (VaSet
font "arial,8,0"
)
xt "31000,25000,36000,26000"
st "SCK5 : (1:0)"
blo "31000,25800"
tm "WireNameMgr"
)
)
on &29
)
*62 (Wire
uid 153,0
shape (OrthoPolyLine
uid 154,0
va (VaSet
vasetType 3
)
xt "3000,18000,10250,18000"
pts [
"3000,18000"
"10250,18000"
]
)
end &2
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 158,0
va (VaSet
font "arial,8,0"
)
xt "4000,17000,6600,18000"
st "ExpRd"
blo "4000,17800"
tm "WireNameMgr"
)
)
on &30
)
*63 (Wire
uid 161,0
shape (OrthoPolyLine
uid 162,0
va (VaSet
vasetType 3
)
xt "3000,19000,10250,19000"
pts [
"3000,19000"
"10250,19000"
]
)
end &3
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166,0
va (VaSet
font "arial,8,0"
)
xt "4000,18000,6600,19000"
st "ExpWr"
blo "4000,18800"
tm "WireNameMgr"
)
)
on &31
)
*64 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "3000,21000,10250,21000"
pts [
"3000,21000"
"10250,21000"
]
)
end &4
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
font "arial,8,0"
)
xt "4000,20000,6000,21000"
st "RST"
blo "4000,20800"
tm "WireNameMgr"
)
)
on &32
)
*65 (Wire
uid 177,0
shape (OrthoPolyLine
uid 178,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,22000,10250,22000"
pts [
"3000,22000"
"10250,22000"
]
)
end &6
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "arial,8,0"
)
xt "4000,21000,9000,22000"
st "Addr : (15:0)"
blo "4000,21800"
tm "WireNameMgr"
)
)
on &33
)
*66 (Wire
uid 185,0
shape (OrthoPolyLine
uid 186,0
va (VaSet
vasetType 3
)
xt "3000,23000,10250,23000"
pts [
"3000,23000"
"10250,23000"
]
)
end &7
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 190,0
va (VaSet
font "arial,8,0"
)
xt "4000,22000,6400,23000"
st "F30M"
blo "4000,22800"
tm "WireNameMgr"
)
)
on &34
)
*67 (Wire
uid 193,0
shape (OrthoPolyLine
uid 194,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,24000,10250,24000"
pts [
"3000,24000"
"10250,24000"
]
)
end &8
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 198,0
va (VaSet
font "arial,8,0"
)
xt "4000,23000,8300,24000"
st "SDI : (1:0)"
blo "4000,23800"
tm "WireNameMgr"
)
)
on &35
)
*68 (Wire
uid 209,0
shape (OrthoPolyLine
uid 210,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,22000,48000,22000"
pts [
"40000,22000"
"48000,22000"
]
)
end &36
sat 16
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
font "arial,8,0"
)
xt "41000,21000,46000,22000"
st "Addr : (15:0)"
blo "41000,21800"
tm "WireNameMgr"
)
)
on &33
)
*69 (Wire
uid 217,0
shape (OrthoPolyLine
uid 218,0
va (VaSet
vasetType 3
)
xt "40000,21000,48000,21000"
pts [
"40000,21000"
"48000,21000"
]
)
end &36
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
font "arial,8,0"
)
xt "41000,20000,43000,21000"
st "RST"
blo "41000,20800"
tm "WireNameMgr"
)
)
on &32
)
*70 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
)
xt "40000,18000,48000,18000"
pts [
"40000,18000"
"48000,18000"
]
)
end &36
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 232,0
va (VaSet
font "arial,8,0"
)
xt "41000,17000,43600,18000"
st "ExpRd"
blo "41000,17800"
tm "WireNameMgr"
)
)
on &30
)
*71 (Wire
uid 233,0
shape (OrthoPolyLine
uid 234,0
va (VaSet
vasetType 3
)
xt "40000,23000,48000,23000"
pts [
"40000,23000"
"48000,23000"
]
)
end &36
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 240,0
va (VaSet
font "arial,8,0"
)
xt "41000,22000,43400,23000"
st "F30M"
blo "41000,22800"
tm "WireNameMgr"
)
)
on &34
)
*72 (Wire
uid 241,0
shape (OrthoPolyLine
uid 242,0
va (VaSet
vasetType 3
)
xt "59000,18000,67000,18000"
pts [
"59000,18000"
"67000,18000"
]
)
start &36
sat 1
eat 16
st 0
sf 1
tg (WTG
uid 247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248,0
va (VaSet
font "arial,8,0"
)
xt "60000,17000,62800,18000"
st "ExpAck"
blo "60000,17800"
tm "WireNameMgr"
)
)
on &22
)
*73 (Wire
uid 249,0
shape (OrthoPolyLine
uid 250,0
va (VaSet
vasetType 3
)
xt "59000,23000,67000,23000"
pts [
"59000,23000"
"67000,23000"
]
)
start &36
sat 1
eat 16
st 0
sf 1
tg (WTG
uid 255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 256,0
va (VaSet
font "arial,8,0"
)
xt "60000,22000,61900,23000"
st "CS5"
blo "60000,22800"
tm "WireNameMgr"
)
)
on &26
)
*74 (Wire
uid 257,0
shape (OrthoPolyLine
uid 258,0
va (VaSet
vasetType 3
)
xt "40000,19000,48000,19000"
pts [
"40000,19000"
"48000,19000"
]
)
end &36
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 264,0
va (VaSet
font "arial,8,0"
)
xt "41000,18000,43600,19000"
st "ExpWr"
blo "41000,18800"
tm "WireNameMgr"
)
)
on &31
)
*75 (Wire
uid 265,0
shape (OrthoPolyLine
uid 266,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,24000,48000,24000"
pts [
"40000,24000"
"48000,24000"
]
)
end &36
sat 16
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
font "arial,8,0"
)
xt "41000,23000,45300,24000"
st "SDI : (1:0)"
blo "41000,23800"
tm "WireNameMgr"
)
)
on &35
)
*76 (Wire
uid 281,0
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "59000,21000,67000,21000"
pts [
"59000,21000"
"67000,21000"
]
)
start &36
sat 1
eat 16
st 0
sf 1
tg (WTG
uid 287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 288,0
va (VaSet
font "arial,8,0"
)
xt "60000,20000,62900,21000"
st "RdyOut"
blo "60000,20800"
tm "WireNameMgr"
)
)
on &24
)
*77 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59000,20000,67000,20000"
pts [
"59000,20000"
"67000,20000"
]
)
start &36
sat 1
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 296,0
va (VaSet
font "arial,8,0"
)
xt "60000,19000,64500,20000"
st "Row : (5:0)"
blo "60000,19800"
tm "WireNameMgr"
)
)
on &23
)
*78 (Wire
uid 297,0
shape (OrthoPolyLine
uid 298,0
va (VaSet
vasetType 3
)
xt "59000,22000,67000,22000"
pts [
"59000,22000"
"67000,22000"
]
)
start &36
sat 1
eat 16
st 0
sf 1
tg (WTG
uid 303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 304,0
va (VaSet
font "arial,8,0"
)
xt "60000,21000,62100,22000"
st "Conv"
blo "60000,21800"
tm "WireNameMgr"
)
)
on &25
)
*79 (Wire
uid 305,0
shape (OrthoPolyLine
uid 306,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59000,25000,67000,25000"
pts [
"59000,25000"
"67000,25000"
]
)
start &36
sat 1
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 312,0
va (VaSet
font "arial,8,0"
)
xt "60000,24000,64700,25000"
st "SDO : (1:0)"
blo "60000,24800"
tm "WireNameMgr"
)
)
on &28
)
*80 (Wire
uid 313,0
shape (OrthoPolyLine
uid 314,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59000,26000,67000,26000"
pts [
"59000,26000"
"67000,26000"
]
)
start &36
sat 1
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 320,0
va (VaSet
font "arial,8,0"
)
xt "61000,25000,66000,26000"
st "SCK5 : (1:0)"
blo "61000,25800"
tm "WireNameMgr"
)
)
on &29
)
*81 (Wire
uid 321,0
shape (OrthoPolyLine
uid 322,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59000,24000,67000,24000"
pts [
"59000,24000"
"67000,24000"
]
)
start &36
sat 1
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328,0
va (VaSet
font "arial,8,0"
)
xt "61000,23000,66400,24000"
st "SCK16 : (1:0)"
blo "61000,23800"
tm "WireNameMgr"
)
)
on &27
)
*82 (Wire
uid 1120,0
shape (OrthoPolyLine
uid 1121,0
va (VaSet
vasetType 3
)
xt "3000,25000,10250,25000"
pts [
"10250,25000"
"3000,25000"
]
)
start &16
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1125,0
va (VaSet
font "arial,8,0"
)
xt "7250,24000,9250,25000"
st "F8M"
blo "7250,24800"
tm "WireNameMgr"
)
)
on &51
)
*83 (Wire
uid 1130,0
shape (OrthoPolyLine
uid 1131,0
va (VaSet
vasetType 3
)
xt "40000,26000,48000,26000"
pts [
"48000,26000"
"40000,26000"
]
)
start &36
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1137,0
va (VaSet
font "arial,8,0"
)
xt "41000,25000,43000,26000"
st "F8M"
blo "41000,25800"
tm "WireNameMgr"
)
)
on &51
)
*84 (Wire
uid 6884,0
shape (OrthoPolyLine
uid 6885,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,27000,64000,39000"
pts [
"10250,27000"
"7000,27000"
"7000,39000"
"64000,39000"
"64000,27000"
"59000,27000"
]
)
start &18
end &36
sat 32
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 6888,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6889,0
va (VaSet
font "arial,8,0"
)
xt "3250,26000,8950,27000"
st "WData : (15:0)"
blo "3250,26800"
tm "WireNameMgr"
)
)
on &52
)
*85 (Wire
uid 6892,0
shape (OrthoPolyLine
uid 6893,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29750,19000,48000,20000"
pts [
"29750,19000"
"38000,19000"
"38000,20000"
"48000,20000"
]
)
start &17
end &36
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 6896,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6897,0
va (VaSet
font "arial,8,0"
)
xt "31750,18000,37350,19000"
st "RData : (15:0)"
blo "31750,18800"
tm "WireNameMgr"
)
)
on &53
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *86 (PackageList
uid 391,0
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 392,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*88 (MLText
uid 393,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,11400,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
LIBRARY idx_fpga_lib;
USE idx_fpga_lib.All;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 394,0
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 395,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*90 (Text
uid 396,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*91 (MLText
uid 397,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*92 (Text
uid 398,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*93 (MLText
uid 399,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*94 (Text
uid 400,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*95 (MLText
uid 401,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "64,51,1090,741"
viewArea "-500,1300,72040,49990"
cachedDiagramExtent "0,0,68000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 9517,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*97 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*98 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*100 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*101 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*103 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*104 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*106 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*107 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*109 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*110 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*112 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*114 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*116 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 20,0
usingSuid 1
emptyRow *117 (LEmptyRow
)
uid 404,0
optionalChildren [
*118 (RefLabelRowHdr
)
*119 (TitleRowHdr
)
*120 (FilterRowHdr
)
*121 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*122 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*123 (GroupColHdr
tm "GroupColHdrMgr"
)
*124 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*125 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*126 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*127 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*128 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*129 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*130 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpAck"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 361,0
)
*131 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "Row"
t "std_ulogic_vector"
b "(5 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 365,0
)
*132 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdyOut"
t "std_ulogic"
o 4
suid 4,0
)
)
uid 367,0
)
*133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Conv"
t "std_ulogic"
o 5
suid 5,0
)
)
uid 369,0
)
*134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CS5"
t "std_ulogic"
o 6
suid 6,0
)
)
uid 371,0
)
*135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SCK16"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 7
suid 7,0
)
)
uid 373,0
)
*136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SDO"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 375,0
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SCK5"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 377,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpRd"
t "std_ulogic"
o 10
suid 10,0
)
)
uid 379,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpWr"
t "std_ulogic"
o 11
suid 11,0
)
)
uid 381,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RST"
t "std_ulogic"
o 12
suid 12,0
)
)
uid 383,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 13,0
)
)
uid 385,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "F30M"
t "std_ulogic"
o 14
suid 14,0
)
)
uid 387,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SDI"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 15
suid 15,0
)
)
uid 389,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "F8M"
t "std_ulogic"
o 16
suid 16,0
)
)
uid 1126,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 19,0
)
)
uid 6898,0
)
*146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 20,0
)
)
uid 6900,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 417,0
optionalChildren [
*147 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *148 (MRCItem
litem &117
pos 17
dimension 20
)
uid 419,0
optionalChildren [
*149 (MRCItem
litem &118
pos 0
dimension 20
uid 420,0
)
*150 (MRCItem
litem &119
pos 1
dimension 23
uid 421,0
)
*151 (MRCItem
litem &120
pos 2
hidden 1
dimension 20
uid 422,0
)
*152 (MRCItem
litem &130
pos 0
dimension 20
uid 362,0
)
*153 (MRCItem
litem &131
pos 1
dimension 20
uid 366,0
)
*154 (MRCItem
litem &132
pos 2
dimension 20
uid 368,0
)
*155 (MRCItem
litem &133
pos 3
dimension 20
uid 370,0
)
*156 (MRCItem
litem &134
pos 4
dimension 20
uid 372,0
)
*157 (MRCItem
litem &135
pos 5
dimension 20
uid 374,0
)
*158 (MRCItem
litem &136
pos 6
dimension 20
uid 376,0
)
*159 (MRCItem
litem &137
pos 7
dimension 20
uid 378,0
)
*160 (MRCItem
litem &138
pos 8
dimension 20
uid 380,0
)
*161 (MRCItem
litem &139
pos 9
dimension 20
uid 382,0
)
*162 (MRCItem
litem &140
pos 10
dimension 20
uid 384,0
)
*163 (MRCItem
litem &141
pos 11
dimension 20
uid 386,0
)
*164 (MRCItem
litem &142
pos 12
dimension 20
uid 388,0
)
*165 (MRCItem
litem &143
pos 13
dimension 20
uid 390,0
)
*166 (MRCItem
litem &144
pos 14
dimension 20
uid 1127,0
)
*167 (MRCItem
litem &145
pos 15
dimension 20
uid 6899,0
)
*168 (MRCItem
litem &146
pos 16
dimension 20
uid 6901,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 423,0
optionalChildren [
*169 (MRCItem
litem &121
pos 0
dimension 20
uid 424,0
)
*170 (MRCItem
litem &123
pos 1
dimension 50
uid 425,0
)
*171 (MRCItem
litem &124
pos 2
dimension 100
uid 426,0
)
*172 (MRCItem
litem &125
pos 3
dimension 50
uid 427,0
)
*173 (MRCItem
litem &126
pos 4
dimension 100
uid 428,0
)
*174 (MRCItem
litem &127
pos 5
dimension 100
uid 429,0
)
*175 (MRCItem
litem &128
pos 6
dimension 50
uid 430,0
)
*176 (MRCItem
litem &129
pos 7
dimension 80
uid 431,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 418,0
vaOverrides [
]
)
]
)
uid 403,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *177 (LEmptyRow
)
uid 433,0
optionalChildren [
*178 (RefLabelRowHdr
)
*179 (TitleRowHdr
)
*180 (FilterRowHdr
)
*181 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*182 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*183 (GroupColHdr
tm "GroupColHdrMgr"
)
*184 (NameColHdr
tm "GenericNameColHdrMgr"
)
*185 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*186 (InitColHdr
tm "GenericValueColHdrMgr"
)
*187 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*188 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 445,0
optionalChildren [
*189 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *190 (MRCItem
litem &177
pos 0
dimension 20
)
uid 447,0
optionalChildren [
*191 (MRCItem
litem &178
pos 0
dimension 20
uid 448,0
)
*192 (MRCItem
litem &179
pos 1
dimension 23
uid 449,0
)
*193 (MRCItem
litem &180
pos 2
hidden 1
dimension 20
uid 450,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 451,0
optionalChildren [
*194 (MRCItem
litem &181
pos 0
dimension 20
uid 452,0
)
*195 (MRCItem
litem &183
pos 1
dimension 50
uid 453,0
)
*196 (MRCItem
litem &184
pos 2
dimension 100
uid 454,0
)
*197 (MRCItem
litem &185
pos 3
dimension 100
uid 455,0
)
*198 (MRCItem
litem &186
pos 4
dimension 50
uid 456,0
)
*199 (MRCItem
litem &187
pos 5
dimension 50
uid 457,0
)
*200 (MRCItem
litem &188
pos 6
dimension 80
uid 458,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 446,0
vaOverrides [
]
)
]
)
uid 432,0
type 1
)
activeModelName "BlockDiag"
)
