/*
  * This file is automatically generated by afTable.py from the xml descriptions provided as part of the STM32Cube IDE
*/

#ifndef LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION
#define LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION

#define CEC_PA15_ PA15,GPIO_AF4
#define CEC_PB6_ PB6,GPIO_AF5
#define _CEC_PA15_ 1
#define _CEC_PB6_ 1

#define DCMI_D0_PA9_ PA9,GPIO_AF13
#define DCMI_D0_PC6_ PC6,GPIO_AF13
#define DCMI_D0_PH9_ PH9,GPIO_AF13
#define _DCMI_D0_PA9_ 1
#define _DCMI_D0_PC6_ 1
#define _DCMI_D0_PH9_ 1

#define DCMI_D1_PA10_ PA10,GPIO_AF13
#define DCMI_D1_PC7_ PC7,GPIO_AF13
#define DCMI_D1_PH10_ PH10,GPIO_AF13
#define _DCMI_D1_PA10_ 1
#define _DCMI_D1_PC7_ 1
#define _DCMI_D1_PH10_ 1

#define DCMI_D10_PB5_ PB5,GPIO_AF13
#define DCMI_D10_PD6_ PD6,GPIO_AF13
#define DCMI_D10_PI3_ PI3,GPIO_AF13
#define _DCMI_D10_PB5_ 1
#define _DCMI_D10_PD6_ 1
#define _DCMI_D10_PI3_ 1

#define DCMI_D11_PD2_ PD2,GPIO_AF13
#define DCMI_D11_PF10_ PF10,GPIO_AF13
#define DCMI_D11_PH15_ PH15,GPIO_AF13
#define _DCMI_D11_PD2_ 1
#define _DCMI_D11_PF10_ 1
#define _DCMI_D11_PH15_ 1

#define DCMI_D12_PF11_ PF11,GPIO_AF13
#define DCMI_D12_PG6_ PG6,GPIO_AF13
#define _DCMI_D12_PF11_ 1
#define _DCMI_D12_PG6_ 1

#define DCMI_D13_PG15_ PG15,GPIO_AF13
#define DCMI_D13_PG7_ PG7,GPIO_AF13
#define DCMI_D13_PI0_ PI0,GPIO_AF13
#define _DCMI_D13_PG15_ 1
#define _DCMI_D13_PG7_ 1
#define _DCMI_D13_PI0_ 1

#define DCMI_D2_PC8_ PC8,GPIO_AF13
#define DCMI_D2_PE0_ PE0,GPIO_AF13
#define DCMI_D2_PG10_ PG10,GPIO_AF13
#define DCMI_D2_PH11_ PH11,GPIO_AF13
#define _DCMI_D2_PC8_ 1
#define _DCMI_D2_PE0_ 1
#define _DCMI_D2_PG10_ 1
#define _DCMI_D2_PH11_ 1

#define DCMI_D3_PC9_ PC9,GPIO_AF13
#define DCMI_D3_PE1_ PE1,GPIO_AF13
#define DCMI_D3_PG11_ PG11,GPIO_AF13
#define DCMI_D3_PH12_ PH12,GPIO_AF13
#define _DCMI_D3_PC9_ 1
#define _DCMI_D3_PE1_ 1
#define _DCMI_D3_PG11_ 1
#define _DCMI_D3_PH12_ 1

#define DCMI_D4_PC11_ PC11,GPIO_AF13
#define DCMI_D4_PE11_ PE11,GPIO_AF13
#define DCMI_D4_PE4_ PE4,GPIO_AF13
#define DCMI_D4_PH14_ PH14,GPIO_AF13
#define _DCMI_D4_PC11_ 1
#define _DCMI_D4_PE11_ 1
#define _DCMI_D4_PE4_ 1
#define _DCMI_D4_PH14_ 1

#define DCMI_D5_PB6_ PB6,GPIO_AF13
#define DCMI_D5_PD3_ PD3,GPIO_AF13
#define DCMI_D5_PI4_ PI4,GPIO_AF13
#define _DCMI_D5_PB6_ 1
#define _DCMI_D5_PD3_ 1
#define _DCMI_D5_PI4_ 1

#define DCMI_D6_PB8_ PB8,GPIO_AF13
#define DCMI_D6_PE13_ PE13,GPIO_AF13
#define DCMI_D6_PE5_ PE5,GPIO_AF13
#define DCMI_D6_PI6_ PI6,GPIO_AF13
#define _DCMI_D6_PB8_ 1
#define _DCMI_D6_PE13_ 1
#define _DCMI_D6_PE5_ 1
#define _DCMI_D6_PI6_ 1

#define DCMI_D7_PB9_ PB9,GPIO_AF13
#define DCMI_D7_PE6_ PE6,GPIO_AF13
#define DCMI_D7_PI7_ PI7,GPIO_AF13
#define _DCMI_D7_PB9_ 1
#define _DCMI_D7_PE6_ 1
#define _DCMI_D7_PI7_ 1

#define DCMI_D8_PC10_ PC10,GPIO_AF13
#define DCMI_D8_PH6_ PH6,GPIO_AF13
#define DCMI_D8_PI1_ PI1,GPIO_AF13
#define _DCMI_D8_PC10_ 1
#define _DCMI_D8_PH6_ 1
#define _DCMI_D8_PI1_ 1

#define DCMI_D9_PC12_ PC12,GPIO_AF13
#define DCMI_D9_PH7_ PH7,GPIO_AF13
#define DCMI_D9_PI2_ PI2,GPIO_AF13
#define _DCMI_D9_PC12_ 1
#define _DCMI_D9_PH7_ 1
#define _DCMI_D9_PI2_ 1

#define DCMI_HSYNC_PA4_ PA4,GPIO_AF13
#define DCMI_HSYNC_PD9_ PD9,GPIO_AF13
#define DCMI_HSYNC_PH8_ PH8,GPIO_AF13
#define _DCMI_HSYNC_PA4_ 1
#define _DCMI_HSYNC_PD9_ 1
#define _DCMI_HSYNC_PH8_ 1

#define DCMI_PIXCLK_PA6_ PA6,GPIO_AF13
#define DCMI_PIXCLK_PC2_ PC2,GPIO_AF13
#define _DCMI_PIXCLK_PA6_ 1
#define _DCMI_PIXCLK_PC2_ 1

#define DCMI_VSYNC_PB7_ PB7,GPIO_AF13
#define DCMI_VSYNC_PG9_ PG9,GPIO_AF13
#define DCMI_VSYNC_PI5_ PI5,GPIO_AF13
#define _DCMI_VSYNC_PB7_ 1
#define _DCMI_VSYNC_PG9_ 1
#define _DCMI_VSYNC_PI5_ 1

#define DEBUG_DBTRGI_PA13_ PA13,GPIO_AF1
#define DEBUG_DBTRGI_PA14_ PA14,GPIO_AF1
#define DEBUG_DBTRGI_PA15_ PA15,GPIO_AF0
#define _DEBUG_DBTRGI_PA13_ 1
#define _DEBUG_DBTRGI_PA14_ 1
#define _DEBUG_DBTRGI_PA15_ 1

#define DEBUG_DBTRGO_PA13_ PA13,GPIO_AF0
#define DEBUG_DBTRGO_PA14_ PA14,GPIO_AF0
#define DEBUG_DBTRGO_PG9_ PG9,GPIO_AF0
#define _DEBUG_DBTRGO_PA13_ 1
#define _DEBUG_DBTRGO_PA14_ 1
#define _DEBUG_DBTRGO_PG9_ 1

#define DEBUG_TRACECLK_PC12_ PC12,GPIO_AF0
#define DEBUG_TRACECLK_PC3_ PC3,GPIO_AF0
#define DEBUG_TRACECLK_PE2_ PE2,GPIO_AF0
#define DEBUG_TRACECLK_PI14_ PI14,GPIO_AF0
#define _DEBUG_TRACECLK_PC12_ 1
#define _DEBUG_TRACECLK_PC3_ 1
#define _DEBUG_TRACECLK_PE2_ 1
#define _DEBUG_TRACECLK_PI14_ 1

#define DEBUG_TRACED0_PC1_ PC1,GPIO_AF0
#define DEBUG_TRACED0_PC8_ PC8,GPIO_AF0
#define DEBUG_TRACED0_PE3_ PE3,GPIO_AF0
#define DEBUG_TRACED0_PG0_ PG0,GPIO_AF0
#define DEBUG_TRACED0_PG13_ PG13,GPIO_AF0
#define DEBUG_TRACED0_PI12_ PI12,GPIO_AF0
#define _DEBUG_TRACED0_PC1_ 1
#define _DEBUG_TRACED0_PC8_ 1
#define _DEBUG_TRACED0_PE3_ 1
#define _DEBUG_TRACED0_PG0_ 1
#define _DEBUG_TRACED0_PG13_ 1
#define _DEBUG_TRACED0_PI12_ 1

#define DEBUG_TRACED1_PC9_ PC9,GPIO_AF0
#define DEBUG_TRACED1_PE4_ PE4,GPIO_AF0
#define DEBUG_TRACED1_PG1_ PG1,GPIO_AF0
#define DEBUG_TRACED1_PG14_ PG14,GPIO_AF0
#define DEBUG_TRACED1_PI13_ PI13,GPIO_AF0
#define _DEBUG_TRACED1_PC9_ 1
#define _DEBUG_TRACED1_PE4_ 1
#define _DEBUG_TRACED1_PG1_ 1
#define _DEBUG_TRACED1_PG14_ 1
#define _DEBUG_TRACED1_PI13_ 1

#define DEBUG_TRACED10_PG10_ PG10,GPIO_AF0
#define DEBUG_TRACED10_PJ2_ PJ2,GPIO_AF0
#define _DEBUG_TRACED10_PG10_ 1
#define _DEBUG_TRACED10_PJ2_ 1

#define DEBUG_TRACED11_PG11_ PG11,GPIO_AF0
#define DEBUG_TRACED11_PJ3_ PJ3,GPIO_AF0
#define _DEBUG_TRACED11_PG11_ 1
#define _DEBUG_TRACED11_PJ3_ 1

#define DEBUG_TRACED12_PF8_ PF8,GPIO_AF0
#define DEBUG_TRACED12_PJ4_ PJ4,GPIO_AF0
#define _DEBUG_TRACED12_PF8_ 1
#define _DEBUG_TRACED12_PJ4_ 1

#define DEBUG_TRACED13_PF9_ PF9,GPIO_AF0
#define DEBUG_TRACED13_PJ7_ PJ7,GPIO_AF0
#define _DEBUG_TRACED13_PF9_ 1
#define _DEBUG_TRACED13_PJ7_ 1

#define DEBUG_TRACED14_PG6_ PG6,GPIO_AF0
#define DEBUG_TRACED14_PJ8_ PJ8,GPIO_AF0
#define _DEBUG_TRACED14_PG6_ 1
#define _DEBUG_TRACED14_PJ8_ 1

#define DEBUG_TRACED15_PG8_ PG8,GPIO_AF0
#define DEBUG_TRACED15_PJ9_ PJ9,GPIO_AF0
#define _DEBUG_TRACED15_PG8_ 1
#define _DEBUG_TRACED15_PJ9_ 1

#define DEBUG_TRACED2_PC10_ PC10,GPIO_AF0
#define DEBUG_TRACED2_PE6_ PE6,GPIO_AF0
#define DEBUG_TRACED2_PG2_ PG2,GPIO_AF0
#define DEBUG_TRACED2_PJ5_ PJ5,GPIO_AF0
#define _DEBUG_TRACED2_PC10_ 1
#define _DEBUG_TRACED2_PE6_ 1
#define _DEBUG_TRACED2_PG2_ 1
#define _DEBUG_TRACED2_PJ5_ 1

#define DEBUG_TRACED3_PC11_ PC11,GPIO_AF0
#define DEBUG_TRACED3_PE5_ PE5,GPIO_AF0
#define DEBUG_TRACED3_PG3_ PG3,GPIO_AF0
#define DEBUG_TRACED3_PJ6_ PJ6,GPIO_AF0
#define _DEBUG_TRACED3_PC11_ 1
#define _DEBUG_TRACED3_PE5_ 1
#define _DEBUG_TRACED3_PG3_ 1
#define _DEBUG_TRACED3_PJ6_ 1

#define DEBUG_TRACED4_PB2_ PB2,GPIO_AF0
#define DEBUG_TRACED4_PF12_ PF12,GPIO_AF0
#define DEBUG_TRACED4_PK1_ PK1,GPIO_AF0
#define _DEBUG_TRACED4_PB2_ 1
#define _DEBUG_TRACED4_PF12_ 1
#define _DEBUG_TRACED4_PK1_ 1

#define DEBUG_TRACED5_PF13_ PF13,GPIO_AF0
#define DEBUG_TRACED5_PG7_ PG7,GPIO_AF0
#define DEBUG_TRACED5_PK2_ PK2,GPIO_AF0
#define _DEBUG_TRACED5_PF13_ 1
#define _DEBUG_TRACED5_PG7_ 1
#define _DEBUG_TRACED5_PK2_ 1

#define DEBUG_TRACED6_PD7_ PD7,GPIO_AF0
#define DEBUG_TRACED6_PF14_ PF14,GPIO_AF0
#define DEBUG_TRACED6_PK5_ PK5,GPIO_AF0
#define _DEBUG_TRACED6_PD7_ 1
#define _DEBUG_TRACED6_PF14_ 1
#define _DEBUG_TRACED6_PK5_ 1

#define DEBUG_TRACED7_PF15_ PF15,GPIO_AF0
#define DEBUG_TRACED7_PG15_ PG15,GPIO_AF0
#define DEBUG_TRACED7_PK6_ PK6,GPIO_AF0
#define _DEBUG_TRACED7_PF15_ 1
#define _DEBUG_TRACED7_PG15_ 1
#define _DEBUG_TRACED7_PK6_ 1

#define DEBUG_TRACED8_PB4_ PB4,GPIO_AF0
#define DEBUG_TRACED8_PJ0_ PJ0,GPIO_AF0
#define _DEBUG_TRACED8_PB4_ 1
#define _DEBUG_TRACED8_PJ0_ 1

#define DEBUG_TRACED9_PB3_ PB3,GPIO_AF0
#define DEBUG_TRACED9_PJ1_ PJ1,GPIO_AF0
#define _DEBUG_TRACED9_PB3_ 1
#define _DEBUG_TRACED9_PJ1_ 1

#define DFSDM1_CKIN0_PC0_ PC0,GPIO_AF3
#define DFSDM1_CKIN0_PD4_ PD4,GPIO_AF11
#define _DFSDM1_CKIN0_PC0_ 1
#define _DFSDM1_CKIN0_PD4_ 1

#define DFSDM1_CKIN1_PB13_ PB13,GPIO_AF6
#define DFSDM1_CKIN1_PB2_ PB2,GPIO_AF3
#define DFSDM1_CKIN1_PC2_ PC2,GPIO_AF3
#define DFSDM1_CKIN1_PD7_ PD7,GPIO_AF6
#define DFSDM1_CKIN1_PG3_ PG3,GPIO_AF4
#define _DFSDM1_CKIN1_PB13_ 1
#define _DFSDM1_CKIN1_PB2_ 1
#define _DFSDM1_CKIN1_PC2_ 1
#define _DFSDM1_CKIN1_PD7_ 1
#define _DFSDM1_CKIN1_PG3_ 1

#define DFSDM1_CKIN2_PB15_ PB15,GPIO_AF6
#define DFSDM1_CKIN2_PC4_ PC4,GPIO_AF3
#define DFSDM1_CKIN2_PE8_ PE8,GPIO_AF3
#define _DFSDM1_CKIN2_PB15_ 1
#define _DFSDM1_CKIN2_PC4_ 1
#define _DFSDM1_CKIN2_PE8_ 1

#define DFSDM1_CKIN3_PC6_ PC6,GPIO_AF4
#define DFSDM1_CKIN3_PD8_ PD8,GPIO_AF3
#define DFSDM1_CKIN3_PE5_ PE5,GPIO_AF3
#define _DFSDM1_CKIN3_PC6_ 1
#define _DFSDM1_CKIN3_PD8_ 1
#define _DFSDM1_CKIN3_PE5_ 1

#define DFSDM1_CKIN4_PC1_ PC1,GPIO_AF4
#define DFSDM1_CKIN4_PD6_ PD6,GPIO_AF3
#define DFSDM1_CKIN4_PE11_ PE11,GPIO_AF3
#define DFSDM1_CKIN4_PH3_ PH3,GPIO_AF3
#define _DFSDM1_CKIN4_PC1_ 1
#define _DFSDM1_CKIN4_PD6_ 1
#define _DFSDM1_CKIN4_PE11_ 1
#define _DFSDM1_CKIN4_PH3_ 1

#define DFSDM1_CKIN5_PB7_ PB7,GPIO_AF11
#define DFSDM1_CKIN5_PC10_ PC10,GPIO_AF3
#define DFSDM1_CKIN5_PE13_ PE13,GPIO_AF3
#define _DFSDM1_CKIN5_PB7_ 1
#define _DFSDM1_CKIN5_PC10_ 1
#define _DFSDM1_CKIN5_PE13_ 1

#define DFSDM1_CKIN6_PD0_ PD0,GPIO_AF3
#define DFSDM1_CKIN6_PF14_ PF14,GPIO_AF3
#define _DFSDM1_CKIN6_PD0_ 1
#define _DFSDM1_CKIN6_PF14_ 1

#define DFSDM1_CKIN7_PB11_ PB11,GPIO_AF6
#define DFSDM1_CKIN7_PB8_ PB8,GPIO_AF3
#define DFSDM1_CKIN7_PD1_ PD1,GPIO_AF11
#define _DFSDM1_CKIN7_PB11_ 1
#define _DFSDM1_CKIN7_PB8_ 1
#define _DFSDM1_CKIN7_PD1_ 1

#define DFSDM1_CKOUT_PB0_ PB0,GPIO_AF6
#define DFSDM1_CKOUT_PB13_ PB13,GPIO_AF3
#define DFSDM1_CKOUT_PC2_ PC2,GPIO_AF6
#define DFSDM1_CKOUT_PD10_ PD10,GPIO_AF3
#define DFSDM1_CKOUT_PD3_ PD3,GPIO_AF3
#define DFSDM1_CKOUT_PE9_ PE9,GPIO_AF3
#define _DFSDM1_CKOUT_PB0_ 1
#define _DFSDM1_CKOUT_PB13_ 1
#define _DFSDM1_CKOUT_PC2_ 1
#define _DFSDM1_CKOUT_PD10_ 1
#define _DFSDM1_CKOUT_PD3_ 1
#define _DFSDM1_CKOUT_PE9_ 1

#define DFSDM1_DATIN0_PC1_ PC1,GPIO_AF3
#define DFSDM1_DATIN0_PD3_ PD3,GPIO_AF6
#define DFSDM1_DATIN0_PG0_ PG0,GPIO_AF3
#define _DFSDM1_DATIN0_PC1_ 1
#define _DFSDM1_DATIN0_PD3_ 1
#define _DFSDM1_DATIN0_PG0_ 1

#define DFSDM1_DATIN1_PB1_ PB1,GPIO_AF6
#define DFSDM1_DATIN1_PB12_ PB12,GPIO_AF6
#define DFSDM1_DATIN1_PC3_ PC3,GPIO_AF3
#define DFSDM1_DATIN1_PD6_ PD6,GPIO_AF4
#define _DFSDM1_DATIN1_PB1_ 1
#define _DFSDM1_DATIN1_PB12_ 1
#define _DFSDM1_DATIN1_PC3_ 1
#define _DFSDM1_DATIN1_PD6_ 1

#define DFSDM1_DATIN2_PB14_ PB14,GPIO_AF6
#define DFSDM1_DATIN2_PC5_ PC5,GPIO_AF3
#define DFSDM1_DATIN2_PE7_ PE7,GPIO_AF3
#define _DFSDM1_DATIN2_PB14_ 1
#define _DFSDM1_DATIN2_PC5_ 1
#define _DFSDM1_DATIN2_PE7_ 1

#define DFSDM1_DATIN3_PC7_ PC7,GPIO_AF4
#define DFSDM1_DATIN3_PD9_ PD9,GPIO_AF3
#define DFSDM1_DATIN3_PE4_ PE4,GPIO_AF3
#define DFSDM1_DATIN3_PF13_ PF13,GPIO_AF6
#define _DFSDM1_DATIN3_PC7_ 1
#define _DFSDM1_DATIN3_PD9_ 1
#define _DFSDM1_DATIN3_PE4_ 1
#define _DFSDM1_DATIN3_PF13_ 1

#define DFSDM1_DATIN4_PC0_ PC0,GPIO_AF6
#define DFSDM1_DATIN4_PD7_ PD7,GPIO_AF3
#define DFSDM1_DATIN4_PE10_ PE10,GPIO_AF3
#define _DFSDM1_DATIN4_PC0_ 1
#define _DFSDM1_DATIN4_PD7_ 1
#define _DFSDM1_DATIN4_PE10_ 1

#define DFSDM1_DATIN5_PB6_ PB6,GPIO_AF11
#define DFSDM1_DATIN5_PC11_ PC11,GPIO_AF3
#define DFSDM1_DATIN5_PE12_ PE12,GPIO_AF3
#define _DFSDM1_DATIN5_PB6_ 1
#define _DFSDM1_DATIN5_PC11_ 1
#define _DFSDM1_DATIN5_PE12_ 1

#define DFSDM1_DATIN6_PD1_ PD1,GPIO_AF3
#define DFSDM1_DATIN6_PF13_ PF13,GPIO_AF3
#define _DFSDM1_DATIN6_PD1_ 1
#define _DFSDM1_DATIN6_PF13_ 1

#define DFSDM1_DATIN7_PB10_ PB10,GPIO_AF6
#define DFSDM1_DATIN7_PB9_ PB9,GPIO_AF3
#define DFSDM1_DATIN7_PD0_ PD0,GPIO_AF11
#define _DFSDM1_DATIN7_PB10_ 1
#define _DFSDM1_DATIN7_PB9_ 1
#define _DFSDM1_DATIN7_PD0_ 1

#define DSIHOST_TE_PB11_ PB11,GPIO_AF13
#define DSIHOST_TE_PC6_ PC6,GPIO_AF11
#define DSIHOST_TE_PD13_ PD13,GPIO_AF13
#define DSIHOST_TE_PJ2_ PJ2,GPIO_AF13
#define _DSIHOST_TE_PB11_ 1
#define _DSIHOST_TE_PC6_ 1
#define _DSIHOST_TE_PD13_ 1
#define _DSIHOST_TE_PJ2_ 1

#define ETH1_CLK_PA1_ PA1,GPIO_AF0
#define ETH1_CLK_PB5_ PB5,GPIO_AF0
#define ETH1_CLK_PG8_ PG8,GPIO_AF2
#define _ETH1_CLK_PA1_ 1
#define _ETH1_CLK_PB5_ 1
#define _ETH1_CLK_PG8_ 1

#define ETH1_CLK125_PG5_ PG5,GPIO_AF11
#define _ETH1_CLK125_PG5_ 1

#define ETH1_COL_PA3_ PA3,GPIO_AF11
#define ETH1_COL_PH3_ PH3,GPIO_AF11
#define _ETH1_COL_PA3_ 1
#define _ETH1_COL_PH3_ 1

#define ETH1_CRS_PA0_ PA0,GPIO_AF11
#define ETH1_CRS_PH2_ PH2,GPIO_AF11
#define _ETH1_CRS_PA0_ 1
#define _ETH1_CRS_PH2_ 1

#define ETH1_CRS_DV_PA7_ PA7,GPIO_AF11
#define _ETH1_CRS_DV_PA7_ 1

#define ETH1_GTX_CLK_PG4_ PG4,GPIO_AF11
#define _ETH1_GTX_CLK_PG4_ 1

#define ETH1_MDC_PC1_ PC1,GPIO_AF11
#define _ETH1_MDC_PC1_ 1

#define ETH1_MDIO_PA2_ PA2,GPIO_AF11
#define _ETH1_MDIO_PA2_ 1

#define ETH1_PHY_INTN_PG12_ PG12,GPIO_AF11
#define _ETH1_PHY_INTN_PG12_ 1

#define ETH1_PPS_OUT_PB5_ PB5,GPIO_AF11
#define ETH1_PPS_OUT_PG8_ PG8,GPIO_AF11
#define _ETH1_PPS_OUT_PB5_ 1
#define _ETH1_PPS_OUT_PG8_ 1

#define ETH1_REF_CLK_PA1_ PA1,GPIO_AF11
#define _ETH1_REF_CLK_PA1_ 1

#define ETH1_RXD0_PC4_ PC4,GPIO_AF11
#define _ETH1_RXD0_PC4_ 1

#define ETH1_RXD1_PC5_ PC5,GPIO_AF11
#define _ETH1_RXD1_PC5_ 1

#define ETH1_RXD2_PB0_ PB0,GPIO_AF11
#define ETH1_RXD2_PH6_ PH6,GPIO_AF11
#define _ETH1_RXD2_PB0_ 1
#define _ETH1_RXD2_PH6_ 1

#define ETH1_RXD3_PB1_ PB1,GPIO_AF11
#define ETH1_RXD3_PH7_ PH7,GPIO_AF11
#define _ETH1_RXD3_PB1_ 1
#define _ETH1_RXD3_PH7_ 1

#define ETH1_RXD4_PF12_ PF12,GPIO_AF11
#define _ETH1_RXD4_PF12_ 1

#define ETH1_RXD5_PF13_ PF13,GPIO_AF11
#define _ETH1_RXD5_PF13_ 1

#define ETH1_RXD6_PF14_ PF14,GPIO_AF11
#define _ETH1_RXD6_PF14_ 1

#define ETH1_RXD7_PF15_ PF15,GPIO_AF11
#define _ETH1_RXD7_PF15_ 1

#define ETH1_RX_CLK_PA1_ PA1,GPIO_AF11
#define _ETH1_RX_CLK_PA1_ 1

#define ETH1_RX_CTL_PA7_ PA7,GPIO_AF11
#define _ETH1_RX_CTL_PA7_ 1

#define ETH1_RX_DV_PA7_ PA7,GPIO_AF11
#define _ETH1_RX_DV_PA7_ 1

#define ETH1_RX_ER_PB10_ PB10,GPIO_AF11
#define ETH1_RX_ER_PI10_ PI10,GPIO_AF11
#define _ETH1_RX_ER_PB10_ 1
#define _ETH1_RX_ER_PI10_ 1

#define ETH1_TXD0_PB12_ PB12,GPIO_AF11
#define ETH1_TXD0_PG13_ PG13,GPIO_AF11
#define _ETH1_TXD0_PB12_ 1
#define _ETH1_TXD0_PG13_ 1

#define ETH1_TXD1_PB13_ PB13,GPIO_AF11
#define ETH1_TXD1_PG14_ PG14,GPIO_AF11
#define _ETH1_TXD1_PB13_ 1
#define _ETH1_TXD1_PG14_ 1

#define ETH1_TXD2_PC2_ PC2,GPIO_AF11
#define _ETH1_TXD2_PC2_ 1

#define ETH1_TXD3_PB8_ PB8,GPIO_AF11
#define ETH1_TXD3_PE2_ PE2,GPIO_AF11
#define _ETH1_TXD3_PB8_ 1
#define _ETH1_TXD3_PE2_ 1

#define ETH1_TXD4_PG0_ PG0,GPIO_AF11
#define _ETH1_TXD4_PG0_ 1

#define ETH1_TXD5_PG1_ PG1,GPIO_AF11
#define _ETH1_TXD5_PG1_ 1

#define ETH1_TXD6_PG2_ PG2,GPIO_AF11
#define _ETH1_TXD6_PG2_ 1

#define ETH1_TXD7_PG3_ PG3,GPIO_AF11
#define _ETH1_TXD7_PG3_ 1

#define ETH1_TX_CLK_PC3_ PC3,GPIO_AF11
#define _ETH1_TX_CLK_PC3_ 1

#define ETH1_TX_CTL_PB11_ PB11,GPIO_AF11
#define ETH1_TX_CTL_PG11_ PG11,GPIO_AF11
#define _ETH1_TX_CTL_PB11_ 1
#define _ETH1_TX_CTL_PG11_ 1

#define ETH1_TX_EN_PB11_ PB11,GPIO_AF11
#define ETH1_TX_EN_PG11_ PG11,GPIO_AF11
#define _ETH1_TX_EN_PB11_ 1
#define _ETH1_TX_EN_PG11_ 1

#define ETH1_TX_ER_PF3_ PF3,GPIO_AF11
#define _ETH1_TX_ER_PF3_ 1

#define FDCAN1_RX_PA11_ PA11,GPIO_AF9
#define FDCAN1_RX_PB8_ PB8,GPIO_AF9
#define FDCAN1_RX_PD0_ PD0,GPIO_AF9
#define FDCAN1_RX_PH14_ PH14,GPIO_AF9
#define FDCAN1_RX_PI9_ PI9,GPIO_AF9
#define _FDCAN1_RX_PA11_ 1
#define _FDCAN1_RX_PB8_ 1
#define _FDCAN1_RX_PD0_ 1
#define _FDCAN1_RX_PH14_ 1
#define _FDCAN1_RX_PI9_ 1

#define FDCAN1_TX_PA12_ PA12,GPIO_AF9
#define FDCAN1_TX_PB9_ PB9,GPIO_AF9
#define FDCAN1_TX_PD1_ PD1,GPIO_AF9
#define FDCAN1_TX_PH13_ PH13,GPIO_AF9
#define _FDCAN1_TX_PA12_ 1
#define _FDCAN1_TX_PB9_ 1
#define _FDCAN1_TX_PD1_ 1
#define _FDCAN1_TX_PH13_ 1

#define FDCAN2_RX_PB12_ PB12,GPIO_AF9
#define FDCAN2_RX_PB5_ PB5,GPIO_AF9
#define _FDCAN2_RX_PB12_ 1
#define _FDCAN2_RX_PB5_ 1

#define FDCAN2_TX_PB13_ PB13,GPIO_AF9
#define FDCAN2_TX_PB6_ PB6,GPIO_AF9
#define _FDCAN2_TX_PB13_ 1
#define _FDCAN2_TX_PB6_ 1

#define FMC_A0_PF0_ PF0,GPIO_AF12
#define _FMC_A0_PF0_ 1

#define FMC_A1_PF1_ PF1,GPIO_AF12
#define _FMC_A1_PF1_ 1

#define FMC_A10_PG0_ PG0,GPIO_AF12
#define _FMC_A10_PG0_ 1

#define FMC_A11_PG1_ PG1,GPIO_AF12
#define _FMC_A11_PG1_ 1

#define FMC_A12_PG2_ PG2,GPIO_AF12
#define _FMC_A12_PG2_ 1

#define FMC_A13_PG3_ PG3,GPIO_AF12
#define _FMC_A13_PG3_ 1

#define FMC_A14_PG4_ PG4,GPIO_AF12
#define _FMC_A14_PG4_ 1

#define FMC_A15_PG5_ PG5,GPIO_AF12
#define _FMC_A15_PG5_ 1

#define FMC_A16_PD11_ PD11,GPIO_AF12
#define _FMC_A16_PD11_ 1

#define FMC_A17_PD12_ PD12,GPIO_AF12
#define _FMC_A17_PD12_ 1

#define FMC_A18_PD13_ PD13,GPIO_AF12
#define _FMC_A18_PD13_ 1

#define FMC_A19_PE3_ PE3,GPIO_AF12
#define _FMC_A19_PE3_ 1

#define FMC_A2_PF2_ PF2,GPIO_AF12
#define _FMC_A2_PF2_ 1

#define FMC_A20_PE4_ PE4,GPIO_AF12
#define _FMC_A20_PE4_ 1

#define FMC_A21_PE5_ PE5,GPIO_AF12
#define _FMC_A21_PE5_ 1

#define FMC_A22_PE6_ PE6,GPIO_AF12
#define _FMC_A22_PE6_ 1

#define FMC_A23_PE2_ PE2,GPIO_AF12
#define _FMC_A23_PE2_ 1

#define FMC_A24_PG13_ PG13,GPIO_AF12
#define _FMC_A24_PG13_ 1

#define FMC_A25_PG14_ PG14,GPIO_AF12
#define _FMC_A25_PG14_ 1

#define FMC_A3_PF3_ PF3,GPIO_AF12
#define _FMC_A3_PF3_ 1

#define FMC_A4_PF4_ PF4,GPIO_AF12
#define _FMC_A4_PF4_ 1

#define FMC_A5_PF5_ PF5,GPIO_AF12
#define _FMC_A5_PF5_ 1

#define FMC_A6_PF12_ PF12,GPIO_AF12
#define _FMC_A6_PF12_ 1

#define FMC_A7_PF13_ PF13,GPIO_AF12
#define _FMC_A7_PF13_ 1

#define FMC_A8_PF14_ PF14,GPIO_AF12
#define _FMC_A8_PF14_ 1

#define FMC_A9_PF15_ PF15,GPIO_AF12
#define _FMC_A9_PF15_ 1

#define FMC_ALE_PD12_ PD12,GPIO_AF12
#define _FMC_ALE_PD12_ 1

#define FMC_CLE_PD11_ PD11,GPIO_AF12
#define _FMC_CLE_PD11_ 1

#define FMC_CLK_PD3_ PD3,GPIO_AF12
#define _FMC_CLK_PD3_ 1

#define FMC_D0_PD14_ PD14,GPIO_AF12
#define _FMC_D0_PD14_ 1

#define FMC_D1_PD15_ PD15,GPIO_AF12
#define _FMC_D1_PD15_ 1

#define FMC_D10_PE13_ PE13,GPIO_AF12
#define _FMC_D10_PE13_ 1

#define FMC_D11_PE14_ PE14,GPIO_AF12
#define _FMC_D11_PE14_ 1

#define FMC_D12_PE15_ PE15,GPIO_AF12
#define _FMC_D12_PE15_ 1

#define FMC_D13_PD8_ PD8,GPIO_AF12
#define _FMC_D13_PD8_ 1

#define FMC_D14_PD9_ PD9,GPIO_AF12
#define _FMC_D14_PD9_ 1

#define FMC_D15_PD10_ PD10,GPIO_AF12
#define _FMC_D15_PD10_ 1

#define FMC_D2_PD0_ PD0,GPIO_AF12
#define _FMC_D2_PD0_ 1

#define FMC_D3_PD1_ PD1,GPIO_AF12
#define _FMC_D3_PD1_ 1

#define FMC_D4_PE7_ PE7,GPIO_AF12
#define _FMC_D4_PE7_ 1

#define FMC_D5_PE8_ PE8,GPIO_AF12
#define _FMC_D5_PE8_ 1

#define FMC_D6_PE9_ PE9,GPIO_AF12
#define _FMC_D6_PE9_ 1

#define FMC_D7_PE10_ PE10,GPIO_AF12
#define _FMC_D7_PE10_ 1

#define FMC_D8_PE11_ PE11,GPIO_AF12
#define _FMC_D8_PE11_ 1

#define FMC_D9_PE12_ PE12,GPIO_AF12
#define _FMC_D9_PE12_ 1

#define FMC_DA0_PD14_ PD14,GPIO_AF12
#define _FMC_DA0_PD14_ 1

#define FMC_DA1_PD15_ PD15,GPIO_AF12
#define _FMC_DA1_PD15_ 1

#define FMC_DA10_PE13_ PE13,GPIO_AF12
#define _FMC_DA10_PE13_ 1

#define FMC_DA11_PE14_ PE14,GPIO_AF12
#define _FMC_DA11_PE14_ 1

#define FMC_DA12_PE15_ PE15,GPIO_AF12
#define _FMC_DA12_PE15_ 1

#define FMC_DA13_PD8_ PD8,GPIO_AF12
#define _FMC_DA13_PD8_ 1

#define FMC_DA14_PD9_ PD9,GPIO_AF12
#define _FMC_DA14_PD9_ 1

#define FMC_DA15_PD10_ PD10,GPIO_AF12
#define _FMC_DA15_PD10_ 1

#define FMC_DA2_PD0_ PD0,GPIO_AF12
#define _FMC_DA2_PD0_ 1

#define FMC_DA3_PD1_ PD1,GPIO_AF12
#define _FMC_DA3_PD1_ 1

#define FMC_DA4_PE7_ PE7,GPIO_AF12
#define _FMC_DA4_PE7_ 1

#define FMC_DA5_PE8_ PE8,GPIO_AF12
#define _FMC_DA5_PE8_ 1

#define FMC_DA6_PE9_ PE9,GPIO_AF12
#define _FMC_DA6_PE9_ 1

#define FMC_DA7_PE10_ PE10,GPIO_AF12
#define _FMC_DA7_PE10_ 1

#define FMC_DA8_PE11_ PE11,GPIO_AF12
#define _FMC_DA8_PE11_ 1

#define FMC_DA9_PE12_ PE12,GPIO_AF12
#define _FMC_DA9_PE12_ 1

#define FMC_NBL0_PE0_ PE0,GPIO_AF12
#define _FMC_NBL0_PE0_ 1

#define FMC_NBL1_PE1_ PE1,GPIO_AF12
#define _FMC_NBL1_PE1_ 1

#define FMC_NCE_PG9_ PG9,GPIO_AF12
#define _FMC_NCE_PG9_ 1

#define FMC_NCE2_PE15_ PE15,GPIO_AF10
#define _FMC_NCE2_PE15_ 1

#define FMC_NE1_PD7_ PD7,GPIO_AF12
#define _FMC_NE1_PD7_ 1

#define FMC_NE2_PG9_ PG9,GPIO_AF12
#define _FMC_NE2_PG9_ 1

#define FMC_NE3_PG10_ PG10,GPIO_AF12
#define _FMC_NE3_PG10_ 1

#define FMC_NE4_PG12_ PG12,GPIO_AF12
#define _FMC_NE4_PG12_ 1

#define FMC_NL_PB7_ PB7,GPIO_AF12
#define _FMC_NL_PB7_ 1

#define FMC_NOE_PD4_ PD4,GPIO_AF12
#define _FMC_NOE_PD4_ 1

#define FMC_NWAIT_PD6_ PD6,GPIO_AF12
#define _FMC_NWAIT_PD6_ 1

#define FMC_NWE_PD5_ PD5,GPIO_AF12
#define _FMC_NWE_PD5_ 1

#define HDP_HDP0_PA4_ PA4,GPIO_AF0
#define HDP_HDP0_PI10_ PI10,GPIO_AF0
#define HDP_HDP0_PI12_ PI12,GPIO_AF2
#define _HDP_HDP0_PA4_ 1
#define _HDP_HDP0_PI10_ 1
#define _HDP_HDP0_PI12_ 1

#define HDP_HDP1_PC6_ PC6,GPIO_AF0
#define HDP_HDP1_PI13_ PI13,GPIO_AF2
#define HDP_HDP1_PI9_ PI9,GPIO_AF0
#define _HDP_HDP1_PC6_ 1
#define _HDP_HDP1_PI13_ 1
#define _HDP_HDP1_PI9_ 1

#define HDP_HDP2_PE13_ PE13,GPIO_AF0
#define HDP_HDP2_PH12_ PH12,GPIO_AF0
#define HDP_HDP2_PJ5_ PJ5,GPIO_AF2
#define _HDP_HDP2_PE13_ 1
#define _HDP_HDP2_PH12_ 1
#define _HDP_HDP2_PJ5_ 1

#define HDP_HDP3_PE15_ PE15,GPIO_AF0
#define HDP_HDP3_PJ6_ PJ6,GPIO_AF2
#define _HDP_HDP3_PE15_ 1
#define _HDP_HDP3_PJ6_ 1

#define HDP_HDP4_PC7_ PC7,GPIO_AF0
#define HDP_HDP4_PK1_ PK1,GPIO_AF2
#define _HDP_HDP4_PC7_ 1
#define _HDP_HDP4_PK1_ 1

#define HDP_HDP5_PD3_ PD3,GPIO_AF0
#define HDP_HDP5_PK2_ PK2,GPIO_AF2
#define _HDP_HDP5_PD3_ 1
#define _HDP_HDP5_PK2_ 1

#define HDP_HDP6_PB8_ PB8,GPIO_AF0
#define HDP_HDP6_PK5_ PK5,GPIO_AF2
#define _HDP_HDP6_PB8_ 1
#define _HDP_HDP6_PK5_ 1

#define HDP_HDP7_PB9_ PB9,GPIO_AF0
#define HDP_HDP7_PK6_ PK6,GPIO_AF2
#define _HDP_HDP7_PB9_ 1
#define _HDP_HDP7_PK6_ 1

#define I2C1_SCL_PB6_ PB6,GPIO_AF4
#define I2C1_SCL_PB8_ PB8,GPIO_AF4
#define I2C1_SCL_PD12_ PD12,GPIO_AF5
#define I2C1_SCL_PF14_ PF14,GPIO_AF5
#define I2C1_SCL_PH11_ PH11,GPIO_AF5
#define _I2C1_SCL_PB6_ 1
#define _I2C1_SCL_PB8_ 1
#define _I2C1_SCL_PD12_ 1
#define _I2C1_SCL_PF14_ 1
#define _I2C1_SCL_PH11_ 1

#define I2C1_SDA_PB7_ PB7,GPIO_AF4
#define I2C1_SDA_PB9_ PB9,GPIO_AF4
#define I2C1_SDA_PD13_ PD13,GPIO_AF5
#define I2C1_SDA_PF15_ PF15,GPIO_AF5
#define I2C1_SDA_PH12_ PH12,GPIO_AF5
#define _I2C1_SDA_PB7_ 1
#define _I2C1_SDA_PB9_ 1
#define _I2C1_SDA_PD13_ 1
#define _I2C1_SDA_PF15_ 1
#define _I2C1_SDA_PH12_ 1

#define I2C1_SMBA_PB5_ PB5,GPIO_AF4
#define I2C1_SMBA_PD11_ PD11,GPIO_AF5
#define I2C1_SMBA_PF13_ PF13,GPIO_AF5
#define I2C1_SMBA_PH10_ PH10,GPIO_AF5
#define _I2C1_SMBA_PB5_ 1
#define _I2C1_SMBA_PD11_ 1
#define _I2C1_SMBA_PF13_ 1
#define _I2C1_SMBA_PH10_ 1

#define I2C2_SCL_PB10_ PB10,GPIO_AF4
#define I2C2_SCL_PD7_ PD7,GPIO_AF4
#define I2C2_SCL_PF1_ PF1,GPIO_AF4
#define I2C2_SCL_PH4_ PH4,GPIO_AF4
#define I2C2_SCL_PZ0_ PZ0,GPIO_AF3
#define I2C2_SCL_PZ2_ PZ2,GPIO_AF3
#define I2C2_SCL_PZ4_ PZ4,GPIO_AF3
#define I2C2_SCL_PZ6_ PZ6,GPIO_AF3
#define _I2C2_SCL_PB10_ 1
#define _I2C2_SCL_PD7_ 1
#define _I2C2_SCL_PF1_ 1
#define _I2C2_SCL_PH4_ 1
#define _I2C2_SCL_PZ0_ 1
#define _I2C2_SCL_PZ2_ 1
#define _I2C2_SCL_PZ4_ 1
#define _I2C2_SCL_PZ6_ 1

#define I2C2_SDA_PB11_ PB11,GPIO_AF4
#define I2C2_SDA_PF0_ PF0,GPIO_AF4
#define I2C2_SDA_PG15_ PG15,GPIO_AF4
#define I2C2_SDA_PH5_ PH5,GPIO_AF4
#define I2C2_SDA_PZ1_ PZ1,GPIO_AF3
#define I2C2_SDA_PZ3_ PZ3,GPIO_AF3
#define I2C2_SDA_PZ5_ PZ5,GPIO_AF3
#define I2C2_SDA_PZ7_ PZ7,GPIO_AF3
#define _I2C2_SDA_PB11_ 1
#define _I2C2_SDA_PF0_ 1
#define _I2C2_SDA_PG15_ 1
#define _I2C2_SDA_PH5_ 1
#define _I2C2_SDA_PZ1_ 1
#define _I2C2_SDA_PZ3_ 1
#define _I2C2_SDA_PZ5_ 1
#define _I2C2_SDA_PZ7_ 1

#define I2C2_SMBA_PB12_ PB12,GPIO_AF4
#define I2C2_SMBA_PF2_ PF2,GPIO_AF4
#define I2C2_SMBA_PH6_ PH6,GPIO_AF4
#define _I2C2_SMBA_PB12_ 1
#define _I2C2_SMBA_PF2_ 1
#define _I2C2_SMBA_PH6_ 1

#define I2C3_SCL_PA8_ PA8,GPIO_AF4
#define I2C3_SCL_PH7_ PH7,GPIO_AF4
#define _I2C3_SCL_PA8_ 1
#define _I2C3_SCL_PH7_ 1

#define I2C3_SDA_PC9_ PC9,GPIO_AF4
#define I2C3_SDA_PH8_ PH8,GPIO_AF4
#define _I2C3_SDA_PC9_ 1
#define _I2C3_SDA_PH8_ 1

#define I2C3_SMBA_PA9_ PA9,GPIO_AF4
#define I2C3_SMBA_PH9_ PH9,GPIO_AF4
#define _I2C3_SMBA_PA9_ 1
#define _I2C3_SMBA_PH9_ 1

#define I2C4_SCL_PB6_ PB6,GPIO_AF6
#define I2C4_SCL_PB8_ PB8,GPIO_AF6
#define I2C4_SCL_PD12_ PD12,GPIO_AF4
#define I2C4_SCL_PE2_ PE2,GPIO_AF4
#define I2C4_SCL_PF14_ PF14,GPIO_AF4
#define I2C4_SCL_PH11_ PH11,GPIO_AF4
#define I2C4_SCL_PZ4_ PZ4,GPIO_AF6
#define _I2C4_SCL_PB6_ 1
#define _I2C4_SCL_PB8_ 1
#define _I2C4_SCL_PD12_ 1
#define _I2C4_SCL_PE2_ 1
#define _I2C4_SCL_PF14_ 1
#define _I2C4_SCL_PH11_ 1
#define _I2C4_SCL_PZ4_ 1

#define I2C4_SDA_PB7_ PB7,GPIO_AF6
#define I2C4_SDA_PB9_ PB9,GPIO_AF6
#define I2C4_SDA_PD13_ PD13,GPIO_AF4
#define I2C4_SDA_PF15_ PF15,GPIO_AF4
#define I2C4_SDA_PH12_ PH12,GPIO_AF4
#define I2C4_SDA_PZ1_ PZ1,GPIO_AF6
#define I2C4_SDA_PZ3_ PZ3,GPIO_AF6
#define I2C4_SDA_PZ5_ PZ5,GPIO_AF6
#define _I2C4_SDA_PB7_ 1
#define _I2C4_SDA_PB9_ 1
#define _I2C4_SDA_PD13_ 1
#define _I2C4_SDA_PF15_ 1
#define _I2C4_SDA_PH12_ 1
#define _I2C4_SDA_PZ1_ 1
#define _I2C4_SDA_PZ3_ 1
#define _I2C4_SDA_PZ5_ 1

#define I2C4_SMBA_PB5_ PB5,GPIO_AF6
#define I2C4_SMBA_PD11_ PD11,GPIO_AF4
#define I2C4_SMBA_PF13_ PF13,GPIO_AF4
#define I2C4_SMBA_PH10_ PH10,GPIO_AF4
#define I2C4_SMBA_PZ2_ PZ2,GPIO_AF6
#define I2C4_SMBA_PZ6_ PZ6,GPIO_AF6
#define _I2C4_SMBA_PB5_ 1
#define _I2C4_SMBA_PD11_ 1
#define _I2C4_SMBA_PF13_ 1
#define _I2C4_SMBA_PH10_ 1
#define _I2C4_SMBA_PZ2_ 1
#define _I2C4_SMBA_PZ6_ 1

#define I2C5_SCL_PA11_ PA11,GPIO_AF4
#define I2C5_SCL_PD1_ PD1,GPIO_AF4
#define I2C5_SCL_PZ4_ PZ4,GPIO_AF4
#define _I2C5_SCL_PA11_ 1
#define _I2C5_SCL_PD1_ 1
#define _I2C5_SCL_PZ4_ 1

#define I2C5_SDA_PA12_ PA12,GPIO_AF4
#define I2C5_SDA_PD0_ PD0,GPIO_AF4
#define I2C5_SDA_PZ1_ PZ1,GPIO_AF4
#define I2C5_SDA_PZ3_ PZ3,GPIO_AF4
#define I2C5_SDA_PZ5_ PZ5,GPIO_AF4
#define _I2C5_SDA_PA12_ 1
#define _I2C5_SDA_PD0_ 1
#define _I2C5_SDA_PZ1_ 1
#define _I2C5_SDA_PZ3_ 1
#define _I2C5_SDA_PZ5_ 1

#define I2C5_SMBA_PD10_ PD10,GPIO_AF4
#define I2C5_SMBA_PD2_ PD2,GPIO_AF4
#define I2C5_SMBA_PZ2_ PZ2,GPIO_AF4
#define _I2C5_SMBA_PD10_ 1
#define _I2C5_SMBA_PD2_ 1
#define _I2C5_SMBA_PZ2_ 1

#define I2C6_SCL_PA11_ PA11,GPIO_AF2
#define I2C6_SCL_PD1_ PD1,GPIO_AF2
#define I2C6_SCL_PZ0_ PZ0,GPIO_AF2
#define I2C6_SCL_PZ2_ PZ2,GPIO_AF2
#define I2C6_SCL_PZ4_ PZ4,GPIO_AF2
#define I2C6_SCL_PZ6_ PZ6,GPIO_AF2
#define _I2C6_SCL_PA11_ 1
#define _I2C6_SCL_PD1_ 1
#define _I2C6_SCL_PZ0_ 1
#define _I2C6_SCL_PZ2_ 1
#define _I2C6_SCL_PZ4_ 1
#define _I2C6_SCL_PZ6_ 1

#define I2C6_SDA_PA12_ PA12,GPIO_AF2
#define I2C6_SDA_PD0_ PD0,GPIO_AF2
#define I2C6_SDA_PZ1_ PZ1,GPIO_AF2
#define I2C6_SDA_PZ3_ PZ3,GPIO_AF2
#define I2C6_SDA_PZ5_ PZ5,GPIO_AF2
#define I2C6_SDA_PZ7_ PZ7,GPIO_AF2
#define _I2C6_SDA_PA12_ 1
#define _I2C6_SDA_PD0_ 1
#define _I2C6_SDA_PZ1_ 1
#define _I2C6_SDA_PZ3_ 1
#define _I2C6_SDA_PZ5_ 1
#define _I2C6_SDA_PZ7_ 1

#define I2C6_SMBA_PB12_ PB12,GPIO_AF2
#define _I2C6_SMBA_PB12_ 1

#define I2S1_CK_PA5_ PA5,GPIO_AF5
#define I2S1_CK_PB3_ PB3,GPIO_AF5
#define I2S1_CK_PZ0_ PZ0,GPIO_AF5
#define _I2S1_CK_PA5_ 1
#define _I2S1_CK_PB3_ 1
#define _I2S1_CK_PZ0_ 1

#define I2S1_MCK_PC4_ PC4,GPIO_AF5
#define I2S1_MCK_PZ6_ PZ6,GPIO_AF5
#define _I2S1_MCK_PC4_ 1
#define _I2S1_MCK_PZ6_ 1

#define I2S1_SDI_PA6_ PA6,GPIO_AF5
#define I2S1_SDI_PB4_ PB4,GPIO_AF5
#define I2S1_SDI_PZ1_ PZ1,GPIO_AF5
#define _I2S1_SDI_PA6_ 1
#define _I2S1_SDI_PB4_ 1
#define _I2S1_SDI_PZ1_ 1

#define I2S1_SDO_PA7_ PA7,GPIO_AF5
#define I2S1_SDO_PB5_ PB5,GPIO_AF5
#define I2S1_SDO_PZ2_ PZ2,GPIO_AF5
#define _I2S1_SDO_PA7_ 1
#define _I2S1_SDO_PB5_ 1
#define _I2S1_SDO_PZ2_ 1

#define I2S1_WS_PA15_ PA15,GPIO_AF5
#define I2S1_WS_PA4_ PA4,GPIO_AF5
#define I2S1_WS_PZ3_ PZ3,GPIO_AF5
#define _I2S1_WS_PA15_ 1
#define _I2S1_WS_PA4_ 1
#define _I2S1_WS_PZ3_ 1

#define I2S2_CK_PA9_ PA9,GPIO_AF5
#define I2S2_CK_PB10_ PB10,GPIO_AF5
#define I2S2_CK_PB13_ PB13,GPIO_AF5
#define I2S2_CK_PD3_ PD3,GPIO_AF5
#define I2S2_CK_PI1_ PI1,GPIO_AF5
#define _I2S2_CK_PA9_ 1
#define _I2S2_CK_PB10_ 1
#define _I2S2_CK_PB13_ 1
#define _I2S2_CK_PD3_ 1
#define _I2S2_CK_PI1_ 1

#define I2S2_MCK_PC6_ PC6,GPIO_AF5
#define I2S2_MCK_PE1_ PE1,GPIO_AF5
#define _I2S2_MCK_PC6_ 1
#define _I2S2_MCK_PE1_ 1

#define I2S2_SDI_PB14_ PB14,GPIO_AF5
#define I2S2_SDI_PC2_ PC2,GPIO_AF5
#define I2S2_SDI_PI2_ PI2,GPIO_AF5
#define _I2S2_SDI_PB14_ 1
#define _I2S2_SDI_PC2_ 1
#define _I2S2_SDI_PI2_ 1

#define I2S2_SDO_PB15_ PB15,GPIO_AF5
#define I2S2_SDO_PC1_ PC1,GPIO_AF5
#define I2S2_SDO_PC3_ PC3,GPIO_AF5
#define I2S2_SDO_PI3_ PI3,GPIO_AF5
#define _I2S2_SDO_PB15_ 1
#define _I2S2_SDO_PC1_ 1
#define _I2S2_SDO_PC3_ 1
#define _I2S2_SDO_PI3_ 1

#define I2S2_WS_PA11_ PA11,GPIO_AF5
#define I2S2_WS_PB12_ PB12,GPIO_AF5
#define I2S2_WS_PB4_ PB4,GPIO_AF7
#define I2S2_WS_PB9_ PB9,GPIO_AF5
#define I2S2_WS_PI0_ PI0,GPIO_AF5
#define _I2S2_WS_PA11_ 1
#define _I2S2_WS_PB12_ 1
#define _I2S2_WS_PB4_ 1
#define _I2S2_WS_PB9_ 1
#define _I2S2_WS_PI0_ 1

#define I2S3_CK_PB3_ PB3,GPIO_AF6
#define I2S3_CK_PC10_ PC10,GPIO_AF6
#define I2S3_CK_PE0_ PE0,GPIO_AF5
#define _I2S3_CK_PB3_ 1
#define _I2S3_CK_PC10_ 1
#define _I2S3_CK_PE0_ 1

#define I2S3_MCK_PC7_ PC7,GPIO_AF6
#define I2S3_MCK_PD13_ PD13,GPIO_AF6
#define _I2S3_MCK_PC7_ 1
#define _I2S3_MCK_PD13_ 1

#define I2S3_SDI_PB4_ PB4,GPIO_AF6
#define I2S3_SDI_PC11_ PC11,GPIO_AF6
#define I2S3_SDI_PD10_ PD10,GPIO_AF5
#define _I2S3_SDI_PB4_ 1
#define _I2S3_SDI_PC11_ 1
#define _I2S3_SDI_PD10_ 1

#define I2S3_SDO_PA8_ PA8,GPIO_AF5
#define I2S3_SDO_PB2_ PB2,GPIO_AF7
#define I2S3_SDO_PB5_ PB5,GPIO_AF7
#define I2S3_SDO_PC12_ PC12,GPIO_AF6
#define I2S3_SDO_PD6_ PD6,GPIO_AF5
#define _I2S3_SDO_PA8_ 1
#define _I2S3_SDO_PB2_ 1
#define _I2S3_SDO_PB5_ 1
#define _I2S3_SDO_PC12_ 1
#define _I2S3_SDO_PD6_ 1

#define I2S3_WS_PA10_ PA10,GPIO_AF5
#define I2S3_WS_PA15_ PA15,GPIO_AF6
#define I2S3_WS_PA4_ PA4,GPIO_AF6
#define _I2S3_WS_PA10_ 1
#define _I2S3_WS_PA15_ 1
#define _I2S3_WS_PA4_ 1

#define I2S_CKIN_PB2_ PB2,GPIO_AF5
#define I2S_CKIN_PC9_ PC9,GPIO_AF5
#define I2S_CKIN_PI11_ PI11,GPIO_AF5
#define _I2S_CKIN_PB2_ 1
#define _I2S_CKIN_PC9_ 1
#define _I2S_CKIN_PI11_ 1

#define LPTIM1_ETR_PE0_ PE0,GPIO_AF1
#define LPTIM1_ETR_PG14_ PG14,GPIO_AF1
#define _LPTIM1_ETR_PE0_ 1
#define _LPTIM1_ETR_PG14_ 1

#define LPTIM1_IN1_PD12_ PD12,GPIO_AF1
#define LPTIM1_IN1_PG12_ PG12,GPIO_AF1
#define _LPTIM1_IN1_PD12_ 1
#define _LPTIM1_IN1_PG12_ 1

#define LPTIM1_IN2_PE1_ PE1,GPIO_AF1
#define LPTIM1_IN2_PH2_ PH2,GPIO_AF1
#define _LPTIM1_IN2_PE1_ 1
#define _LPTIM1_IN2_PH2_ 1

#define LPTIM1_OUT_PD13_ PD13,GPIO_AF1
#define LPTIM1_OUT_PG13_ PG13,GPIO_AF1
#define _LPTIM1_OUT_PD13_ 1
#define _LPTIM1_OUT_PG13_ 1

#define LPTIM2_ETR_PB11_ PB11,GPIO_AF3
#define LPTIM2_ETR_PE0_ PE0,GPIO_AF4
#define _LPTIM2_ETR_PB11_ 1
#define _LPTIM2_ETR_PE0_ 1

#define LPTIM2_IN1_PB10_ PB10,GPIO_AF3
#define LPTIM2_IN1_PD12_ PD12,GPIO_AF3
#define _LPTIM2_IN1_PB10_ 1
#define _LPTIM2_IN1_PD12_ 1

#define LPTIM2_IN2_PC0_ PC0,GPIO_AF4
#define LPTIM2_IN2_PD11_ PD11,GPIO_AF3
#define _LPTIM2_IN2_PC0_ 1
#define _LPTIM2_IN2_PD11_ 1

#define LPTIM2_OUT_PB13_ PB13,GPIO_AF4
#define _LPTIM2_OUT_PB13_ 1

#define LPTIM3_OUT_PA1_ PA1,GPIO_AF3
#define _LPTIM3_OUT_PA1_ 1

#define LPTIM4_OUT_PA2_ PA2,GPIO_AF3
#define _LPTIM4_OUT_PA2_ 1

#define LPTIM5_OUT_PA3_ PA3,GPIO_AF3
#define _LPTIM5_OUT_PA3_ 1

#define LTDC_B0_PD9_ PD9,GPIO_AF14
#define LTDC_B0_PE4_ PE4,GPIO_AF14
#define LTDC_B0_PG14_ PG14,GPIO_AF14
#define LTDC_B0_PJ12_ PJ12,GPIO_AF14
#define _LTDC_B0_PD9_ 1
#define _LTDC_B0_PE4_ 1
#define _LTDC_B0_PG14_ 1
#define _LTDC_B0_PJ12_ 1

#define LTDC_B1_PA10_ PA10,GPIO_AF14
#define LTDC_B1_PG12_ PG12,GPIO_AF14
#define LTDC_B1_PJ13_ PJ13,GPIO_AF14
#define _LTDC_B1_PA10_ 1
#define _LTDC_B1_PG12_ 1
#define _LTDC_B1_PJ13_ 1

#define LTDC_B2_PA3_ PA3,GPIO_AF9
#define LTDC_B2_PC9_ PC9,GPIO_AF14
#define LTDC_B2_PD6_ PD6,GPIO_AF14
#define LTDC_B2_PG10_ PG10,GPIO_AF14
#define LTDC_B2_PJ14_ PJ14,GPIO_AF14
#define _LTDC_B2_PA3_ 1
#define _LTDC_B2_PC9_ 1
#define _LTDC_B2_PD6_ 1
#define _LTDC_B2_PG10_ 1
#define _LTDC_B2_PJ14_ 1

#define LTDC_B3_PD10_ PD10,GPIO_AF14
#define LTDC_B3_PG11_ PG11,GPIO_AF14
#define LTDC_B3_PJ15_ PJ15,GPIO_AF14
#define _LTDC_B3_PD10_ 1
#define _LTDC_B3_PG11_ 1
#define _LTDC_B3_PJ15_ 1

#define LTDC_B4_PE12_ PE12,GPIO_AF14
#define LTDC_B4_PG12_ PG12,GPIO_AF9
#define LTDC_B4_PI4_ PI4,GPIO_AF14
#define LTDC_B4_PK3_ PK3,GPIO_AF14
#define _LTDC_B4_PE12_ 1
#define _LTDC_B4_PG12_ 1
#define _LTDC_B4_PI4_ 1
#define _LTDC_B4_PK3_ 1

#define LTDC_B5_PA3_ PA3,GPIO_AF14
#define LTDC_B5_PI5_ PI5,GPIO_AF14
#define LTDC_B5_PK4_ PK4,GPIO_AF14
#define _LTDC_B5_PA3_ 1
#define _LTDC_B5_PI5_ 1
#define _LTDC_B5_PK4_ 1

#define LTDC_B6_PB8_ PB8,GPIO_AF14
#define LTDC_B6_PI6_ PI6,GPIO_AF14
#define LTDC_B6_PK5_ PK5,GPIO_AF14
#define _LTDC_B6_PB8_ 1
#define _LTDC_B6_PI6_ 1
#define _LTDC_B6_PK5_ 1

#define LTDC_B7_PB9_ PB9,GPIO_AF14
#define LTDC_B7_PD8_ PD8,GPIO_AF14
#define LTDC_B7_PI7_ PI7,GPIO_AF14
#define LTDC_B7_PK6_ PK6,GPIO_AF14
#define _LTDC_B7_PB9_ 1
#define _LTDC_B7_PD8_ 1
#define _LTDC_B7_PI7_ 1
#define _LTDC_B7_PK6_ 1

#define LTDC_CLK_PE14_ PE14,GPIO_AF14
#define LTDC_CLK_PG7_ PG7,GPIO_AF14
#define LTDC_CLK_PI14_ PI14,GPIO_AF14
#define _LTDC_CLK_PE14_ 1
#define _LTDC_CLK_PG7_ 1
#define _LTDC_CLK_PI14_ 1

#define LTDC_DE_PE13_ PE13,GPIO_AF14
#define LTDC_DE_PF10_ PF10,GPIO_AF14
#define LTDC_DE_PK7_ PK7,GPIO_AF14
#define _LTDC_DE_PE13_ 1
#define _LTDC_DE_PF10_ 1
#define _LTDC_DE_PK7_ 1

#define LTDC_G0_PB1_ PB1,GPIO_AF14
#define LTDC_G0_PE14_ PE14,GPIO_AF13
#define LTDC_G0_PE5_ PE5,GPIO_AF14
#define LTDC_G0_PJ7_ PJ7,GPIO_AF14
#define _LTDC_G0_PB1_ 1
#define _LTDC_G0_PE14_ 1
#define _LTDC_G0_PE5_ 1
#define _LTDC_G0_PJ7_ 1

#define LTDC_G1_PB0_ PB0,GPIO_AF14
#define LTDC_G1_PE6_ PE6,GPIO_AF14
#define LTDC_G1_PJ8_ PJ8,GPIO_AF14
#define _LTDC_G1_PB0_ 1
#define _LTDC_G1_PE6_ 1
#define _LTDC_G1_PJ8_ 1

#define LTDC_G2_PA6_ PA6,GPIO_AF14
#define LTDC_G2_PH13_ PH13,GPIO_AF14
#define LTDC_G2_PI15_ PI15,GPIO_AF9
#define LTDC_G2_PJ9_ PJ9,GPIO_AF14
#define _LTDC_G2_PA6_ 1
#define _LTDC_G2_PH13_ 1
#define _LTDC_G2_PI15_ 1
#define _LTDC_G2_PJ9_ 1

#define LTDC_G3_PE11_ PE11,GPIO_AF14
#define LTDC_G3_PG10_ PG10,GPIO_AF9
#define LTDC_G3_PH14_ PH14,GPIO_AF14
#define LTDC_G3_PJ10_ PJ10,GPIO_AF14
#define LTDC_G3_PJ12_ PJ12,GPIO_AF9
#define _LTDC_G3_PE11_ 1
#define _LTDC_G3_PG10_ 1
#define _LTDC_G3_PH14_ 1
#define _LTDC_G3_PJ10_ 1
#define _LTDC_G3_PJ12_ 1

#define LTDC_G4_PB10_ PB10,GPIO_AF14
#define LTDC_G4_PH15_ PH15,GPIO_AF14
#define LTDC_G4_PH4_ PH4,GPIO_AF14
#define LTDC_G4_PJ11_ PJ11,GPIO_AF14
#define LTDC_G4_PJ13_ PJ13,GPIO_AF9
#define _LTDC_G4_PB10_ 1
#define _LTDC_G4_PH15_ 1
#define _LTDC_G4_PH4_ 1
#define _LTDC_G4_PJ11_ 1
#define _LTDC_G4_PJ13_ 1

#define LTDC_G5_PB11_ PB11,GPIO_AF14
#define LTDC_G5_PF11_ PF11,GPIO_AF14
#define LTDC_G5_PH4_ PH4,GPIO_AF9
#define LTDC_G5_PI0_ PI0,GPIO_AF14
#define LTDC_G5_PK0_ PK0,GPIO_AF14
#define _LTDC_G5_PB11_ 1
#define _LTDC_G5_PF11_ 1
#define _LTDC_G5_PH4_ 1
#define _LTDC_G5_PI0_ 1
#define _LTDC_G5_PK0_ 1

#define LTDC_G6_PC7_ PC7,GPIO_AF14
#define LTDC_G6_PI1_ PI1,GPIO_AF14
#define LTDC_G6_PI11_ PI11,GPIO_AF9
#define LTDC_G6_PK1_ PK1,GPIO_AF14
#define _LTDC_G6_PC7_ 1
#define _LTDC_G6_PI1_ 1
#define _LTDC_G6_PI11_ 1
#define _LTDC_G6_PK1_ 1

#define LTDC_G7_PB5_ PB5,GPIO_AF14
#define LTDC_G7_PD3_ PD3,GPIO_AF14
#define LTDC_G7_PG8_ PG8,GPIO_AF14
#define LTDC_G7_PI2_ PI2,GPIO_AF14
#define LTDC_G7_PK2_ PK2,GPIO_AF14
#define _LTDC_G7_PB5_ 1
#define _LTDC_G7_PD3_ 1
#define _LTDC_G7_PG8_ 1
#define _LTDC_G7_PI2_ 1
#define _LTDC_G7_PK2_ 1

#define LTDC_HSYNC_PC6_ PC6,GPIO_AF14
#define LTDC_HSYNC_PI10_ PI10,GPIO_AF14
#define LTDC_HSYNC_PI12_ PI12,GPIO_AF14
#define _LTDC_HSYNC_PC6_ 1
#define _LTDC_HSYNC_PI10_ 1
#define _LTDC_HSYNC_PI12_ 1

#define LTDC_R0_PG13_ PG13,GPIO_AF14
#define LTDC_R0_PH2_ PH2,GPIO_AF14
#define LTDC_R0_PI15_ PI15,GPIO_AF14
#define _LTDC_R0_PG13_ 1
#define _LTDC_R0_PH2_ 1
#define _LTDC_R0_PI15_ 1

#define LTDC_R1_PA15_ PA15,GPIO_AF14
#define LTDC_R1_PA2_ PA2,GPIO_AF14
#define LTDC_R1_PD15_ PD15,GPIO_AF14
#define LTDC_R1_PG9_ PG9,GPIO_AF14
#define LTDC_R1_PH3_ PH3,GPIO_AF14
#define LTDC_R1_PJ0_ PJ0,GPIO_AF14
#define _LTDC_R1_PA15_ 1
#define _LTDC_R1_PA2_ 1
#define _LTDC_R1_PD15_ 1
#define _LTDC_R1_PG9_ 1
#define _LTDC_R1_PH3_ 1
#define _LTDC_R1_PJ0_ 1

#define LTDC_R2_PA1_ PA1,GPIO_AF14
#define LTDC_R2_PC10_ PC10,GPIO_AF14
#define LTDC_R2_PH8_ PH8,GPIO_AF14
#define LTDC_R2_PJ1_ PJ1,GPIO_AF14
#define _LTDC_R2_PA1_ 1
#define _LTDC_R2_PC10_ 1
#define _LTDC_R2_PH8_ 1
#define _LTDC_R2_PJ1_ 1

#define LTDC_R3_PB0_ PB0,GPIO_AF9
#define LTDC_R3_PH9_ PH9,GPIO_AF14
#define LTDC_R3_PJ2_ PJ2,GPIO_AF14
#define _LTDC_R3_PB0_ 1
#define _LTDC_R3_PH9_ 1
#define _LTDC_R3_PJ2_ 1

#define LTDC_R4_PA11_ PA11,GPIO_AF14
#define LTDC_R4_PA5_ PA5,GPIO_AF14
#define LTDC_R4_PH10_ PH10,GPIO_AF14
#define LTDC_R4_PJ3_ PJ3,GPIO_AF14
#define _LTDC_R4_PA11_ 1
#define _LTDC_R4_PA5_ 1
#define _LTDC_R4_PH10_ 1
#define _LTDC_R4_PJ3_ 1

#define LTDC_R5_PA12_ PA12,GPIO_AF14
#define LTDC_R5_PA9_ PA9,GPIO_AF14
#define LTDC_R5_PC0_ PC0,GPIO_AF14
#define LTDC_R5_PH11_ PH11,GPIO_AF14
#define LTDC_R5_PJ4_ PJ4,GPIO_AF14
#define _LTDC_R5_PA12_ 1
#define _LTDC_R5_PA9_ 1
#define _LTDC_R5_PC0_ 1
#define _LTDC_R5_PH11_ 1
#define _LTDC_R5_PJ4_ 1

#define LTDC_R6_PA8_ PA8,GPIO_AF14
#define LTDC_R6_PB1_ PB1,GPIO_AF9
#define LTDC_R6_PH12_ PH12,GPIO_AF14
#define LTDC_R6_PJ5_ PJ5,GPIO_AF14
#define _LTDC_R6_PA8_ 1
#define _LTDC_R6_PB1_ 1
#define _LTDC_R6_PH12_ 1
#define _LTDC_R6_PJ5_ 1

#define LTDC_R7_PE15_ PE15,GPIO_AF14
#define LTDC_R7_PG6_ PG6,GPIO_AF14
#define LTDC_R7_PJ0_ PJ0,GPIO_AF9
#define LTDC_R7_PJ6_ PJ6,GPIO_AF14
#define _LTDC_R7_PE15_ 1
#define _LTDC_R7_PG6_ 1
#define _LTDC_R7_PJ0_ 1
#define _LTDC_R7_PJ6_ 1

#define LTDC_VSYNC_PA4_ PA4,GPIO_AF14
#define LTDC_VSYNC_PI13_ PI13,GPIO_AF14
#define LTDC_VSYNC_PI9_ PI9,GPIO_AF14
#define _LTDC_VSYNC_PA4_ 1
#define _LTDC_VSYNC_PI13_ 1
#define _LTDC_VSYNC_PI9_ 1

#define MDIOS_MDC_PA6_ PA6,GPIO_AF11
#define MDIOS_MDC_PB1_ PB1,GPIO_AF12
#define MDIOS_MDC_PC1_ PC1,GPIO_AF12
#define MDIOS_MDC_PH7_ PH7,GPIO_AF12
#define _MDIOS_MDC_PA6_ 1
#define _MDIOS_MDC_PB1_ 1
#define _MDIOS_MDC_PC1_ 1
#define _MDIOS_MDC_PH7_ 1

#define MDIOS_MDIO_PA10_ PA10,GPIO_AF11
#define MDIOS_MDIO_PA2_ PA2,GPIO_AF12
#define MDIOS_MDIO_PB0_ PB0,GPIO_AF12
#define MDIOS_MDIO_PH6_ PH6,GPIO_AF12
#define _MDIOS_MDIO_PA10_ 1
#define _MDIOS_MDIO_PA2_ 1
#define _MDIOS_MDIO_PB0_ 1
#define _MDIOS_MDIO_PH6_ 1

#define QUADSPI_BK1_IO0_PC9_ PC9,GPIO_AF9
#define QUADSPI_BK1_IO0_PD11_ PD11,GPIO_AF9
#define QUADSPI_BK1_IO0_PF8_ PF8,GPIO_AF10
#define _QUADSPI_BK1_IO0_PC9_ 1
#define _QUADSPI_BK1_IO0_PD11_ 1
#define _QUADSPI_BK1_IO0_PF8_ 1

#define QUADSPI_BK1_IO1_PC10_ PC10,GPIO_AF9
#define QUADSPI_BK1_IO1_PD12_ PD12,GPIO_AF9
#define QUADSPI_BK1_IO1_PF9_ PF9,GPIO_AF10
#define _QUADSPI_BK1_IO1_PC10_ 1
#define _QUADSPI_BK1_IO1_PD12_ 1
#define _QUADSPI_BK1_IO1_PF9_ 1

#define QUADSPI_BK1_IO2_PE2_ PE2,GPIO_AF9
#define QUADSPI_BK1_IO2_PF7_ PF7,GPIO_AF9
#define _QUADSPI_BK1_IO2_PE2_ 1
#define _QUADSPI_BK1_IO2_PF7_ 1

#define QUADSPI_BK1_IO3_PA1_ PA1,GPIO_AF9
#define QUADSPI_BK1_IO3_PD13_ PD13,GPIO_AF9
#define QUADSPI_BK1_IO3_PF6_ PF6,GPIO_AF9
#define _QUADSPI_BK1_IO3_PA1_ 1
#define _QUADSPI_BK1_IO3_PD13_ 1
#define _QUADSPI_BK1_IO3_PF6_ 1

#define QUADSPI_BK1_NCS_PB10_ PB10,GPIO_AF9
#define QUADSPI_BK1_NCS_PB6_ PB6,GPIO_AF10
#define _QUADSPI_BK1_NCS_PB10_ 1
#define _QUADSPI_BK1_NCS_PB6_ 1

#define QUADSPI_BK2_IO0_PE7_ PE7,GPIO_AF10
#define QUADSPI_BK2_IO0_PH2_ PH2,GPIO_AF9
#define _QUADSPI_BK2_IO0_PE7_ 1
#define _QUADSPI_BK2_IO0_PH2_ 1

#define QUADSPI_BK2_IO1_PE8_ PE8,GPIO_AF10
#define QUADSPI_BK2_IO1_PH3_ PH3,GPIO_AF9
#define _QUADSPI_BK2_IO1_PE8_ 1
#define _QUADSPI_BK2_IO1_PH3_ 1

#define QUADSPI_BK2_IO2_PE9_ PE9,GPIO_AF10
#define QUADSPI_BK2_IO2_PG10_ PG10,GPIO_AF11
#define QUADSPI_BK2_IO2_PG9_ PG9,GPIO_AF9
#define _QUADSPI_BK2_IO2_PE9_ 1
#define _QUADSPI_BK2_IO2_PG10_ 1
#define _QUADSPI_BK2_IO2_PG9_ 1

#define QUADSPI_BK2_IO3_PE10_ PE10,GPIO_AF10
#define QUADSPI_BK2_IO3_PG14_ PG14,GPIO_AF9
#define QUADSPI_BK2_IO3_PG7_ PG7,GPIO_AF11
#define _QUADSPI_BK2_IO3_PE10_ 1
#define _QUADSPI_BK2_IO3_PG14_ 1
#define _QUADSPI_BK2_IO3_PG7_ 1

#define QUADSPI_BK2_NCS_PC0_ PC0,GPIO_AF10
#define QUADSPI_BK2_NCS_PC11_ PC11,GPIO_AF9
#define _QUADSPI_BK2_NCS_PC0_ 1
#define _QUADSPI_BK2_NCS_PC11_ 1

#define QUADSPI_CLK_PA7_ PA7,GPIO_AF10
#define QUADSPI_CLK_PB2_ PB2,GPIO_AF9
#define QUADSPI_CLK_PF10_ PF10,GPIO_AF9
#define QUADSPI_CLK_PG7_ PG7,GPIO_AF9
#define _QUADSPI_CLK_PA7_ 1
#define _QUADSPI_CLK_PB2_ 1
#define _QUADSPI_CLK_PF10_ 1
#define _QUADSPI_CLK_PG7_ 1

#define RCC_MCO_1_PA13_ PA13,GPIO_AF2
#define RCC_MCO_1_PA8_ PA8,GPIO_AF0
#define RCC_MCO_1_PI11_ PI11,GPIO_AF0
#define _RCC_MCO_1_PA13_ 1
#define _RCC_MCO_1_PA8_ 1
#define _RCC_MCO_1_PI11_ 1

#define RCC_MCO_2_PA14_ PA14,GPIO_AF2
#define RCC_MCO_2_PC12_ PC12,GPIO_AF1
#define RCC_MCO_2_PG2_ PG2,GPIO_AF1
#define _RCC_MCO_2_PA14_ 1
#define _RCC_MCO_2_PC12_ 1
#define _RCC_MCO_2_PG2_ 1

#define RTC_OUT2_PB2_ PB2,GPIO_AF1
#define _RTC_OUT2_PB2_ 1

#define RTC_REFIN_PB15_ PB15,GPIO_AF0
#define RTC_REFIN_PD10_ PD10,GPIO_AF0
#define _RTC_REFIN_PB15_ 1
#define _RTC_REFIN_PD10_ 1

#define SAI1_CK1_PE2_ PE2,GPIO_AF2
#define _SAI1_CK1_PE2_ 1

#define SAI1_CK2_PE5_ PE5,GPIO_AF2
#define SAI1_CK2_PG13_ PG13,GPIO_AF2
#define _SAI1_CK2_PE5_ 1
#define _SAI1_CK2_PG13_ 1

#define SAI1_D1_PB2_ PB2,GPIO_AF2
#define SAI1_D1_PC1_ PC1,GPIO_AF2
#define SAI1_D1_PD6_ PD6,GPIO_AF2
#define SAI1_D1_PE6_ PE6,GPIO_AF2
#define _SAI1_D1_PB2_ 1
#define _SAI1_D1_PC1_ 1
#define _SAI1_D1_PD6_ 1
#define _SAI1_D1_PE6_ 1

#define SAI1_D2_PE4_ PE4,GPIO_AF2
#define SAI1_D2_PG15_ PG15,GPIO_AF2
#define _SAI1_D2_PE4_ 1
#define _SAI1_D2_PG15_ 1

#define SAI1_D3_PC5_ PC5,GPIO_AF2
#define SAI1_D3_PF10_ PF10,GPIO_AF2
#define _SAI1_D3_PC5_ 1
#define _SAI1_D3_PF10_ 1

#define SAI1_D4_PC5_ PC5,GPIO_AF6
#define SAI1_D4_PF10_ PF10,GPIO_AF6
#define _SAI1_D4_PC5_ 1
#define _SAI1_D4_PF10_ 1

#define SAI1_FS_A_PE4_ PE4,GPIO_AF6
#define SAI1_FS_A_PG15_ PG15,GPIO_AF6
#define _SAI1_FS_A_PE4_ 1
#define _SAI1_FS_A_PG15_ 1

#define SAI1_FS_B_PF9_ PF9,GPIO_AF6
#define _SAI1_FS_B_PF9_ 1

#define SAI1_MCLK_A_PE2_ PE2,GPIO_AF6
#define SAI1_MCLK_A_PG7_ PG7,GPIO_AF6
#define _SAI1_MCLK_A_PE2_ 1
#define _SAI1_MCLK_A_PG7_ 1

#define SAI1_MCLK_B_PF7_ PF7,GPIO_AF6
#define _SAI1_MCLK_B_PF7_ 1

#define SAI1_SCK_A_PE5_ PE5,GPIO_AF6
#define SAI1_SCK_A_PG13_ PG13,GPIO_AF6
#define _SAI1_SCK_A_PE5_ 1
#define _SAI1_SCK_A_PG13_ 1

#define SAI1_SCK_B_PF8_ PF8,GPIO_AF6
#define _SAI1_SCK_B_PF8_ 1

#define SAI1_SD_A_PB2_ PB2,GPIO_AF6
#define SAI1_SD_A_PC1_ PC1,GPIO_AF6
#define SAI1_SD_A_PD6_ PD6,GPIO_AF6
#define SAI1_SD_A_PE6_ PE6,GPIO_AF6
#define _SAI1_SD_A_PB2_ 1
#define _SAI1_SD_A_PC1_ 1
#define _SAI1_SD_A_PD6_ 1
#define _SAI1_SD_A_PE6_ 1

#define SAI1_SD_B_PE3_ PE3,GPIO_AF6
#define SAI1_SD_B_PF6_ PF6,GPIO_AF6
#define _SAI1_SD_B_PE3_ 1
#define _SAI1_SD_B_PF6_ 1

#define SAI2_FS_A_PD12_ PD12,GPIO_AF10
#define SAI2_FS_A_PI7_ PI7,GPIO_AF10
#define _SAI2_FS_A_PD12_ 1
#define _SAI2_FS_A_PI7_ 1

#define SAI2_FS_B_PA12_ PA12,GPIO_AF8
#define SAI2_FS_B_PC0_ PC0,GPIO_AF8
#define SAI2_FS_B_PE13_ PE13,GPIO_AF10
#define SAI2_FS_B_PG9_ PG9,GPIO_AF10
#define _SAI2_FS_B_PA12_ 1
#define _SAI2_FS_B_PC0_ 1
#define _SAI2_FS_B_PE13_ 1
#define _SAI2_FS_B_PG9_ 1

#define SAI2_MCLK_A_PE0_ PE0,GPIO_AF10
#define SAI2_MCLK_A_PI4_ PI4,GPIO_AF10
#define _SAI2_MCLK_A_PE0_ 1
#define _SAI2_MCLK_A_PI4_ 1

#define SAI2_MCLK_B_PA1_ PA1,GPIO_AF10
#define SAI2_MCLK_B_PE14_ PE14,GPIO_AF10
#define SAI2_MCLK_B_PE6_ PE6,GPIO_AF10
#define SAI2_MCLK_B_PH3_ PH3,GPIO_AF10
#define _SAI2_MCLK_B_PA1_ 1
#define _SAI2_MCLK_B_PE14_ 1
#define _SAI2_MCLK_B_PE6_ 1
#define _SAI2_MCLK_B_PH3_ 1

#define SAI2_SCK_A_PD13_ PD13,GPIO_AF10
#define SAI2_SCK_A_PI5_ PI5,GPIO_AF10
#define _SAI2_SCK_A_PD13_ 1
#define _SAI2_SCK_A_PI5_ 1

#define SAI2_SCK_B_PA2_ PA2,GPIO_AF8
#define SAI2_SCK_B_PE12_ PE12,GPIO_AF10
#define SAI2_SCK_B_PH2_ PH2,GPIO_AF10
#define _SAI2_SCK_B_PA2_ 1
#define _SAI2_SCK_B_PE12_ 1
#define _SAI2_SCK_B_PH2_ 1

#define SAI2_SD_A_PD11_ PD11,GPIO_AF10
#define SAI2_SD_A_PI6_ PI6,GPIO_AF10
#define _SAI2_SD_A_PD11_ 1
#define _SAI2_SD_A_PI6_ 1

#define SAI2_SD_B_PA0_ PA0,GPIO_AF10
#define SAI2_SD_B_PE11_ PE11,GPIO_AF10
#define SAI2_SD_B_PF11_ PF11,GPIO_AF10
#define SAI2_SD_B_PG10_ PG10,GPIO_AF10
#define _SAI2_SD_B_PA0_ 1
#define _SAI2_SD_B_PE11_ 1
#define _SAI2_SD_B_PF11_ 1
#define _SAI2_SD_B_PG10_ 1

#define SAI3_FS_A_PD4_ PD4,GPIO_AF6
#define _SAI3_FS_A_PD4_ 1

#define SAI3_FS_B_PD10_ PD10,GPIO_AF6
#define _SAI3_FS_B_PD10_ 1

#define SAI3_MCLK_A_PD15_ PD15,GPIO_AF6
#define _SAI3_MCLK_A_PD15_ 1

#define SAI3_MCLK_B_PD14_ PD14,GPIO_AF6
#define _SAI3_MCLK_B_PD14_ 1

#define SAI3_SCK_A_PD0_ PD0,GPIO_AF6
#define _SAI3_SCK_A_PD0_ 1

#define SAI3_SCK_B_PD8_ PD8,GPIO_AF6
#define _SAI3_SCK_B_PD8_ 1

#define SAI3_SD_A_PD1_ PD1,GPIO_AF6
#define _SAI3_SD_A_PD1_ 1

#define SAI3_SD_B_PD9_ PD9,GPIO_AF6
#define SAI3_SD_B_PE1_ PE1,GPIO_AF6
#define _SAI3_SD_B_PD9_ 1
#define _SAI3_SD_B_PE1_ 1

#define SAI4_CK1_PA5_ PA5,GPIO_AF4
#define SAI4_CK1_PB3_ PB3,GPIO_AF4
#define SAI4_CK1_PG13_ PG13,GPIO_AF4
#define _SAI4_CK1_PA5_ 1
#define _SAI4_CK1_PB3_ 1
#define _SAI4_CK1_PG13_ 1

#define SAI4_CK2_PA6_ PA6,GPIO_AF4
#define SAI4_CK2_PB4_ PB4,GPIO_AF4
#define SAI4_CK2_PG12_ PG12,GPIO_AF6
#define _SAI4_CK2_PA6_ 1
#define _SAI4_CK2_PB4_ 1
#define _SAI4_CK2_PG12_ 1

#define SAI4_D1_PA7_ PA7,GPIO_AF4
#define SAI4_D1_PB5_ PB5,GPIO_AF3
#define SAI4_D1_PG14_ PG14,GPIO_AF6
#define _SAI4_D1_PA7_ 1
#define _SAI4_D1_PB5_ 1
#define _SAI4_D1_PG14_ 1

#define SAI4_D2_PA15_ PA15,GPIO_AF2
#define SAI4_D2_PA4_ PA4,GPIO_AF4
#define SAI4_D2_PG8_ PG8,GPIO_AF6
#define _SAI4_D2_PA15_ 1
#define _SAI4_D2_PA4_ 1
#define _SAI4_D2_PG8_ 1

#define SAI4_D3_PC12_ PC12,GPIO_AF2
#define SAI4_D3_PC5_ PC5,GPIO_AF12
#define SAI4_D3_PF10_ PF10,GPIO_AF12
#define _SAI4_D3_PC12_ 1
#define _SAI4_D3_PC5_ 1
#define _SAI4_D3_PF10_ 1

#define SAI4_D4_PC5_ PC5,GPIO_AF4
#define SAI4_D4_PF10_ PF10,GPIO_AF3
#define _SAI4_D4_PC5_ 1
#define _SAI4_D4_PF10_ 1

#define SAI4_FS_A_PA15_ PA15,GPIO_AF12
#define SAI4_FS_A_PA4_ PA4,GPIO_AF12
#define SAI4_FS_A_PG8_ PG8,GPIO_AF10
#define _SAI4_FS_A_PA15_ 1
#define _SAI4_FS_A_PA4_ 1
#define _SAI4_FS_A_PG8_ 1

#define SAI4_FS_B_PA10_ PA10,GPIO_AF12
#define _SAI4_FS_B_PA10_ 1

#define SAI4_MCLK_A_PA5_ PA5,GPIO_AF12
#define SAI4_MCLK_A_PB3_ PB3,GPIO_AF12
#define SAI4_MCLK_A_PG13_ PG13,GPIO_AF10
#define _SAI4_MCLK_A_PA5_ 1
#define _SAI4_MCLK_A_PB3_ 1
#define _SAI4_MCLK_A_PG13_ 1

#define SAI4_MCLK_B_PC10_ PC10,GPIO_AF10
#define SAI4_MCLK_B_PE0_ PE0,GPIO_AF6
#define _SAI4_MCLK_B_PC10_ 1
#define _SAI4_MCLK_B_PE0_ 1

#define SAI4_SCK_A_PA6_ PA6,GPIO_AF12
#define SAI4_SCK_A_PB4_ PB4,GPIO_AF12
#define SAI4_SCK_A_PG12_ PG12,GPIO_AF10
#define _SAI4_SCK_A_PA6_ 1
#define _SAI4_SCK_A_PB4_ 1
#define _SAI4_SCK_A_PG12_ 1

#define SAI4_SCK_B_PC11_ PC11,GPIO_AF10
#define SAI4_SCK_B_PF6_ PF6,GPIO_AF12
#define _SAI4_SCK_B_PC11_ 1
#define _SAI4_SCK_B_PF6_ 1

#define SAI4_SD_A_PA7_ PA7,GPIO_AF12
#define SAI4_SD_A_PB5_ PB5,GPIO_AF10
#define SAI4_SD_A_PG14_ PG14,GPIO_AF10
#define _SAI4_SD_A_PA7_ 1
#define _SAI4_SD_A_PB5_ 1
#define _SAI4_SD_A_PG14_ 1

#define SAI4_SD_B_PA8_ PA8,GPIO_AF12
#define SAI4_SD_B_PC12_ PC12,GPIO_AF10
#define SAI4_SD_B_PH5_ PH5,GPIO_AF12
#define _SAI4_SD_B_PA8_ 1
#define _SAI4_SD_B_PC12_ 1
#define _SAI4_SD_B_PH5_ 1

#define SDMMC1_CDIR_PA15_ PA15,GPIO_AF3
#define SDMMC1_CDIR_PB9_ PB9,GPIO_AF11
#define _SDMMC1_CDIR_PA15_ 1
#define _SDMMC1_CDIR_PB9_ 1

#define SDMMC1_CK_PC12_ PC12,GPIO_AF12
#define _SDMMC1_CK_PC12_ 1

#define SDMMC1_CKIN_PB8_ PB8,GPIO_AF5
#define SDMMC1_CKIN_PE4_ PE4,GPIO_AF8
#define _SDMMC1_CKIN_PB8_ 1
#define _SDMMC1_CKIN_PE4_ 1

#define SDMMC1_CMD_PD2_ PD2,GPIO_AF12
#define _SDMMC1_CMD_PD2_ 1

#define SDMMC1_D0_PC8_ PC8,GPIO_AF12
#define _SDMMC1_D0_PC8_ 1

#define SDMMC1_D0DIR_PC6_ PC6,GPIO_AF8
#define SDMMC1_D0DIR_PE12_ PE12,GPIO_AF8
#define SDMMC1_D0DIR_PE5_ PE5,GPIO_AF8
#define SDMMC1_D0DIR_PF2_ PF2,GPIO_AF11
#define _SDMMC1_D0DIR_PC6_ 1
#define _SDMMC1_D0DIR_PE12_ 1
#define _SDMMC1_D0DIR_PE5_ 1
#define _SDMMC1_D0DIR_PF2_ 1

#define SDMMC1_D1_PC9_ PC9,GPIO_AF12
#define _SDMMC1_D1_PC9_ 1

#define SDMMC1_D123DIR_PC7_ PC7,GPIO_AF8
#define SDMMC1_D123DIR_PD3_ PD3,GPIO_AF8
#define SDMMC1_D123DIR_PE14_ PE14,GPIO_AF11
#define _SDMMC1_D123DIR_PC7_ 1
#define _SDMMC1_D123DIR_PD3_ 1
#define _SDMMC1_D123DIR_PE14_ 1

#define SDMMC1_D2_PC10_ PC10,GPIO_AF12
#define SDMMC1_D2_PE6_ PE6,GPIO_AF8
#define _SDMMC1_D2_PC10_ 1
#define _SDMMC1_D2_PE6_ 1

#define SDMMC1_D3_PC11_ PC11,GPIO_AF12
#define _SDMMC1_D3_PC11_ 1

#define SDMMC1_D4_PB8_ PB8,GPIO_AF12
#define SDMMC1_D4_PE4_ PE4,GPIO_AF11
#define _SDMMC1_D4_PB8_ 1
#define _SDMMC1_D4_PE4_ 1

#define SDMMC1_D5_PA15_ PA15,GPIO_AF11
#define SDMMC1_D5_PB9_ PB9,GPIO_AF12
#define _SDMMC1_D5_PA15_ 1
#define _SDMMC1_D5_PB9_ 1

#define SDMMC1_D6_PC6_ PC6,GPIO_AF12
#define SDMMC1_D6_PE5_ PE5,GPIO_AF11
#define _SDMMC1_D6_PC6_ 1
#define _SDMMC1_D6_PE5_ 1

#define SDMMC1_D7_PC7_ PC7,GPIO_AF12
#define SDMMC1_D7_PD3_ PD3,GPIO_AF11
#define _SDMMC1_D7_PC7_ 1
#define _SDMMC1_D7_PD3_ 1

#define SDMMC2_CDIR_PA15_ PA15,GPIO_AF10
#define SDMMC2_CDIR_PA9_ PA9,GPIO_AF8
#define SDMMC2_CDIR_PB9_ PB9,GPIO_AF7
#define _SDMMC2_CDIR_PA15_ 1
#define _SDMMC2_CDIR_PA9_ 1
#define _SDMMC2_CDIR_PB9_ 1

#define SDMMC2_CK_PC1_ PC1,GPIO_AF9
#define SDMMC2_CK_PE3_ PE3,GPIO_AF9
#define _SDMMC2_CK_PC1_ 1
#define _SDMMC2_CK_PE3_ 1

#define SDMMC2_CKIN_PA8_ PA8,GPIO_AF8
#define SDMMC2_CKIN_PB8_ PB8,GPIO_AF7
#define SDMMC2_CKIN_PE4_ PE4,GPIO_AF7
#define _SDMMC2_CKIN_PA8_ 1
#define _SDMMC2_CKIN_PB8_ 1
#define _SDMMC2_CKIN_PE4_ 1

#define SDMMC2_CMD_PA0_ PA0,GPIO_AF9
#define SDMMC2_CMD_PG6_ PG6,GPIO_AF10
#define _SDMMC2_CMD_PA0_ 1
#define _SDMMC2_CMD_PG6_ 1

#define SDMMC2_D0_PB14_ PB14,GPIO_AF9
#define SDMMC2_D0_PE6_ PE6,GPIO_AF7
#define _SDMMC2_D0_PB14_ 1
#define _SDMMC2_D0_PE6_ 1

#define SDMMC2_D0DIR_PA2_ PA2,GPIO_AF10
#define SDMMC2_D0DIR_PC6_ PC6,GPIO_AF9
#define SDMMC2_D0DIR_PE5_ PE5,GPIO_AF7
#define SDMMC2_D0DIR_PF2_ PF2,GPIO_AF9
#define _SDMMC2_D0DIR_PA2_ 1
#define _SDMMC2_D0DIR_PC6_ 1
#define _SDMMC2_D0DIR_PE5_ 1
#define _SDMMC2_D0DIR_PF2_ 1

#define SDMMC2_D1_PB15_ PB15,GPIO_AF9
#define SDMMC2_D1_PB7_ PB7,GPIO_AF10
#define _SDMMC2_D1_PB15_ 1
#define _SDMMC2_D1_PB7_ 1

#define SDMMC2_D123DIR_PC7_ PC7,GPIO_AF9
#define SDMMC2_D123DIR_PD3_ PD3,GPIO_AF10
#define _SDMMC2_D123DIR_PC7_ 1
#define _SDMMC2_D123DIR_PD3_ 1

#define SDMMC2_D2_PB3_ PB3,GPIO_AF9
#define _SDMMC2_D2_PB3_ 1

#define SDMMC2_D3_PB4_ PB4,GPIO_AF9
#define _SDMMC2_D3_PB4_ 1

#define SDMMC2_D4_PA8_ PA8,GPIO_AF9
#define SDMMC2_D4_PB8_ PB8,GPIO_AF10
#define SDMMC2_D4_PE4_ PE4,GPIO_AF9
#define _SDMMC2_D4_PA8_ 1
#define _SDMMC2_D4_PB8_ 1
#define _SDMMC2_D4_PE4_ 1

#define SDMMC2_D5_PA15_ PA15,GPIO_AF9
#define SDMMC2_D5_PA9_ PA9,GPIO_AF10
#define SDMMC2_D5_PB9_ PB9,GPIO_AF10
#define _SDMMC2_D5_PA15_ 1
#define _SDMMC2_D5_PA9_ 1
#define _SDMMC2_D5_PB9_ 1

#define SDMMC2_D6_PC6_ PC6,GPIO_AF10
#define SDMMC2_D6_PE5_ PE5,GPIO_AF9
#define _SDMMC2_D6_PC6_ 1
#define _SDMMC2_D6_PE5_ 1

#define SDMMC2_D7_PC7_ PC7,GPIO_AF10
#define SDMMC2_D7_PD3_ PD3,GPIO_AF9
#define _SDMMC2_D7_PC7_ 1
#define _SDMMC2_D7_PD3_ 1

#define SDMMC3_CDIR_PF1_ PF1,GPIO_AF10
#define _SDMMC3_CDIR_PF1_ 1

#define SDMMC3_CK_PG15_ PG15,GPIO_AF10
#define _SDMMC3_CK_PG15_ 1

#define SDMMC3_CKIN_PF0_ PF0,GPIO_AF10
#define _SDMMC3_CKIN_PF0_ 1

#define SDMMC3_CMD_PD0_ PD0,GPIO_AF10
#define SDMMC3_CMD_PF1_ PF1,GPIO_AF9
#define _SDMMC3_CMD_PD0_ 1
#define _SDMMC3_CMD_PF1_ 1

#define SDMMC3_D0_PD1_ PD1,GPIO_AF10
#define SDMMC3_D0_PF0_ PF0,GPIO_AF9
#define _SDMMC3_D0_PD1_ 1
#define _SDMMC3_D0_PF0_ 1

#define SDMMC3_D0DIR_PF2_ PF2,GPIO_AF10
#define _SDMMC3_D0DIR_PF2_ 1

#define SDMMC3_D1_PD4_ PD4,GPIO_AF10
#define SDMMC3_D1_PF4_ PF4,GPIO_AF9
#define _SDMMC3_D1_PD4_ 1
#define _SDMMC3_D1_PF4_ 1

#define SDMMC3_D123DIR_PF4_ PF4,GPIO_AF10
#define _SDMMC3_D123DIR_PF4_ 1

#define SDMMC3_D2_PD5_ PD5,GPIO_AF10
#define SDMMC3_D2_PF5_ PF5,GPIO_AF9
#define _SDMMC3_D2_PD5_ 1
#define _SDMMC3_D2_PF5_ 1

#define SDMMC3_D3_PD7_ PD7,GPIO_AF10
#define _SDMMC3_D3_PD7_ 1

#define SPDIFRX_IN0_PD7_ PD7,GPIO_AF9
#define SPDIFRX_IN0_PG11_ PG11,GPIO_AF8
#define _SPDIFRX_IN0_PD7_ 1
#define _SPDIFRX_IN0_PG11_ 1

#define SPDIFRX_IN1_PD8_ PD8,GPIO_AF9
#define SPDIFRX_IN1_PG12_ PG12,GPIO_AF8
#define _SPDIFRX_IN1_PD8_ 1
#define _SPDIFRX_IN1_PG12_ 1

#define SPDIFRX_IN2_PC4_ PC4,GPIO_AF9
#define SPDIFRX_IN2_PG8_ PG8,GPIO_AF9
#define _SPDIFRX_IN2_PC4_ 1
#define _SPDIFRX_IN2_PG8_ 1

#define SPDIFRX_IN3_PC5_ PC5,GPIO_AF9
#define SPDIFRX_IN3_PG9_ PG9,GPIO_AF8
#define _SPDIFRX_IN3_PC5_ 1
#define _SPDIFRX_IN3_PG9_ 1

#define SPI1_MISO_PA6_ PA6,GPIO_AF5
#define SPI1_MISO_PB4_ PB4,GPIO_AF5
#define SPI1_MISO_PZ1_ PZ1,GPIO_AF5
#define _SPI1_MISO_PA6_ 1
#define _SPI1_MISO_PB4_ 1
#define _SPI1_MISO_PZ1_ 1

#define SPI1_MOSI_PA7_ PA7,GPIO_AF5
#define SPI1_MOSI_PB5_ PB5,GPIO_AF5
#define SPI1_MOSI_PZ2_ PZ2,GPIO_AF5
#define _SPI1_MOSI_PA7_ 1
#define _SPI1_MOSI_PB5_ 1
#define _SPI1_MOSI_PZ2_ 1

#define SPI1_NSS_PA15_ PA15,GPIO_AF5
#define SPI1_NSS_PA4_ PA4,GPIO_AF5
#define SPI1_NSS_PZ3_ PZ3,GPIO_AF5
#define _SPI1_NSS_PA15_ 1
#define _SPI1_NSS_PA4_ 1
#define _SPI1_NSS_PZ3_ 1

#define SPI1_SCK_PA5_ PA5,GPIO_AF5
#define SPI1_SCK_PB3_ PB3,GPIO_AF5
#define SPI1_SCK_PZ0_ PZ0,GPIO_AF5
#define _SPI1_SCK_PA5_ 1
#define _SPI1_SCK_PB3_ 1
#define _SPI1_SCK_PZ0_ 1

#define SPI2_MISO_PB14_ PB14,GPIO_AF5
#define SPI2_MISO_PC2_ PC2,GPIO_AF5
#define SPI2_MISO_PI2_ PI2,GPIO_AF5
#define _SPI2_MISO_PB14_ 1
#define _SPI2_MISO_PC2_ 1
#define _SPI2_MISO_PI2_ 1

#define SPI2_MOSI_PB15_ PB15,GPIO_AF5
#define SPI2_MOSI_PC1_ PC1,GPIO_AF5
#define SPI2_MOSI_PC3_ PC3,GPIO_AF5
#define SPI2_MOSI_PI3_ PI3,GPIO_AF5
#define _SPI2_MOSI_PB15_ 1
#define _SPI2_MOSI_PC1_ 1
#define _SPI2_MOSI_PC3_ 1
#define _SPI2_MOSI_PI3_ 1

#define SPI2_NSS_PA11_ PA11,GPIO_AF5
#define SPI2_NSS_PB12_ PB12,GPIO_AF5
#define SPI2_NSS_PB4_ PB4,GPIO_AF7
#define SPI2_NSS_PB9_ PB9,GPIO_AF5
#define SPI2_NSS_PI0_ PI0,GPIO_AF5
#define _SPI2_NSS_PA11_ 1
#define _SPI2_NSS_PB12_ 1
#define _SPI2_NSS_PB4_ 1
#define _SPI2_NSS_PB9_ 1
#define _SPI2_NSS_PI0_ 1

#define SPI2_SCK_PA9_ PA9,GPIO_AF5
#define SPI2_SCK_PB10_ PB10,GPIO_AF5
#define SPI2_SCK_PB13_ PB13,GPIO_AF5
#define SPI2_SCK_PD3_ PD3,GPIO_AF5
#define SPI2_SCK_PI1_ PI1,GPIO_AF5
#define _SPI2_SCK_PA9_ 1
#define _SPI2_SCK_PB10_ 1
#define _SPI2_SCK_PB13_ 1
#define _SPI2_SCK_PD3_ 1
#define _SPI2_SCK_PI1_ 1

#define SPI3_MISO_PB4_ PB4,GPIO_AF6
#define SPI3_MISO_PC11_ PC11,GPIO_AF6
#define SPI3_MISO_PD10_ PD10,GPIO_AF5
#define _SPI3_MISO_PB4_ 1
#define _SPI3_MISO_PC11_ 1
#define _SPI3_MISO_PD10_ 1

#define SPI3_MOSI_PA8_ PA8,GPIO_AF5
#define SPI3_MOSI_PB2_ PB2,GPIO_AF7
#define SPI3_MOSI_PB5_ PB5,GPIO_AF7
#define SPI3_MOSI_PC12_ PC12,GPIO_AF6
#define SPI3_MOSI_PD6_ PD6,GPIO_AF5
#define _SPI3_MOSI_PA8_ 1
#define _SPI3_MOSI_PB2_ 1
#define _SPI3_MOSI_PB5_ 1
#define _SPI3_MOSI_PC12_ 1
#define _SPI3_MOSI_PD6_ 1

#define SPI3_NSS_PA10_ PA10,GPIO_AF5
#define SPI3_NSS_PA15_ PA15,GPIO_AF6
#define SPI3_NSS_PA4_ PA4,GPIO_AF6
#define _SPI3_NSS_PA10_ 1
#define _SPI3_NSS_PA15_ 1
#define _SPI3_NSS_PA4_ 1

#define SPI3_SCK_PB3_ PB3,GPIO_AF6
#define SPI3_SCK_PC10_ PC10,GPIO_AF6
#define SPI3_SCK_PE0_ PE0,GPIO_AF5
#define _SPI3_SCK_PB3_ 1
#define _SPI3_SCK_PC10_ 1
#define _SPI3_SCK_PE0_ 1

#define SPI4_MISO_PE13_ PE13,GPIO_AF5
#define SPI4_MISO_PE5_ PE5,GPIO_AF5
#define _SPI4_MISO_PE13_ 1
#define _SPI4_MISO_PE5_ 1

#define SPI4_MOSI_PE14_ PE14,GPIO_AF5
#define SPI4_MOSI_PE6_ PE6,GPIO_AF5
#define _SPI4_MOSI_PE14_ 1
#define _SPI4_MOSI_PE6_ 1

#define SPI4_NSS_PE11_ PE11,GPIO_AF5
#define SPI4_NSS_PE4_ PE4,GPIO_AF5
#define _SPI4_NSS_PE11_ 1
#define _SPI4_NSS_PE4_ 1

#define SPI4_SCK_PE12_ PE12,GPIO_AF5
#define SPI4_SCK_PE2_ PE2,GPIO_AF5
#define _SPI4_SCK_PE12_ 1
#define _SPI4_SCK_PE2_ 1

#define SPI5_MISO_PF8_ PF8,GPIO_AF5
#define SPI5_MISO_PH7_ PH7,GPIO_AF5
#define SPI5_MISO_PJ11_ PJ11,GPIO_AF5
#define _SPI5_MISO_PF8_ 1
#define _SPI5_MISO_PH7_ 1
#define _SPI5_MISO_PJ11_ 1

#define SPI5_MOSI_PF11_ PF11,GPIO_AF5
#define SPI5_MOSI_PF9_ PF9,GPIO_AF5
#define SPI5_MOSI_PJ10_ PJ10,GPIO_AF5
#define _SPI5_MOSI_PF11_ 1
#define _SPI5_MOSI_PF9_ 1
#define _SPI5_MOSI_PJ10_ 1

#define SPI5_NSS_PF6_ PF6,GPIO_AF5
#define SPI5_NSS_PH5_ PH5,GPIO_AF5
#define SPI5_NSS_PK1_ PK1,GPIO_AF5
#define _SPI5_NSS_PF6_ 1
#define _SPI5_NSS_PH5_ 1
#define _SPI5_NSS_PK1_ 1

#define SPI5_SCK_PF7_ PF7,GPIO_AF5
#define SPI5_SCK_PH6_ PH6,GPIO_AF5
#define SPI5_SCK_PK0_ PK0,GPIO_AF5
#define _SPI5_SCK_PF7_ 1
#define _SPI5_SCK_PH6_ 1
#define _SPI5_SCK_PK0_ 1

#define SPI6_MISO_PA6_ PA6,GPIO_AF8
#define SPI6_MISO_PB4_ PB4,GPIO_AF8
#define SPI6_MISO_PG12_ PG12,GPIO_AF5
#define SPI6_MISO_PZ1_ PZ1,GPIO_AF8
#define _SPI6_MISO_PA6_ 1
#define _SPI6_MISO_PB4_ 1
#define _SPI6_MISO_PG12_ 1
#define _SPI6_MISO_PZ1_ 1

#define SPI6_MOSI_PA7_ PA7,GPIO_AF8
#define SPI6_MOSI_PB5_ PB5,GPIO_AF8
#define SPI6_MOSI_PG14_ PG14,GPIO_AF5
#define SPI6_MOSI_PZ2_ PZ2,GPIO_AF8
#define _SPI6_MOSI_PA7_ 1
#define _SPI6_MOSI_PB5_ 1
#define _SPI6_MOSI_PG14_ 1
#define _SPI6_MOSI_PZ2_ 1

#define SPI6_NSS_PA15_ PA15,GPIO_AF7
#define SPI6_NSS_PA4_ PA4,GPIO_AF8
#define SPI6_NSS_PG8_ PG8,GPIO_AF5
#define SPI6_NSS_PZ3_ PZ3,GPIO_AF8
#define _SPI6_NSS_PA15_ 1
#define _SPI6_NSS_PA4_ 1
#define _SPI6_NSS_PG8_ 1
#define _SPI6_NSS_PZ3_ 1

#define SPI6_SCK_PA5_ PA5,GPIO_AF8
#define SPI6_SCK_PB3_ PB3,GPIO_AF8
#define SPI6_SCK_PG13_ PG13,GPIO_AF5
#define SPI6_SCK_PZ0_ PZ0,GPIO_AF8
#define _SPI6_SCK_PA5_ 1
#define _SPI6_SCK_PB3_ 1
#define _SPI6_SCK_PG13_ 1
#define _SPI6_SCK_PZ0_ 1

#define TIM12_CH1_PB14_ PB14,GPIO_AF2
#define TIM12_CH1_PH6_ PH6,GPIO_AF2
#define _TIM12_CH1_PB14_ 1
#define _TIM12_CH1_PH6_ 1

#define TIM12_CH2_PB15_ PB15,GPIO_AF2
#define TIM12_CH2_PH9_ PH9,GPIO_AF2
#define _TIM12_CH2_PB15_ 1
#define _TIM12_CH2_PH9_ 1

#define TIM13_CH1_PA6_ PA6,GPIO_AF9
#define TIM13_CH1_PF8_ PF8,GPIO_AF9
#define _TIM13_CH1_PA6_ 1
#define _TIM13_CH1_PF8_ 1

#define TIM14_CH1_PA7_ PA7,GPIO_AF9
#define TIM14_CH1_PF9_ PF9,GPIO_AF9
#define _TIM14_CH1_PA7_ 1
#define _TIM14_CH1_PF9_ 1

#define TIM15_BKIN_PA0_ PA0,GPIO_AF4
#define TIM15_BKIN_PE15_ PE15,GPIO_AF4
#define TIM15_BKIN_PE3_ PE3,GPIO_AF4
#define _TIM15_BKIN_PA0_ 1
#define _TIM15_BKIN_PE15_ 1
#define _TIM15_BKIN_PE3_ 1

#define TIM15_CH1_PA2_ PA2,GPIO_AF4
#define TIM15_CH1_PE5_ PE5,GPIO_AF4
#define _TIM15_CH1_PA2_ 1
#define _TIM15_CH1_PE5_ 1

#define TIM15_CH1N_PA1_ PA1,GPIO_AF4
#define TIM15_CH1N_PE4_ PE4,GPIO_AF4
#define _TIM15_CH1N_PA1_ 1
#define _TIM15_CH1N_PE4_ 1

#define TIM15_CH2_PA3_ PA3,GPIO_AF4
#define TIM15_CH2_PE6_ PE6,GPIO_AF4
#define _TIM15_CH2_PA3_ 1
#define _TIM15_CH2_PE6_ 1

#define TIM16_BKIN_PB4_ PB4,GPIO_AF1
#define TIM16_BKIN_PD10_ PD10,GPIO_AF1
#define TIM16_BKIN_PF10_ PF10,GPIO_AF1
#define _TIM16_BKIN_PB4_ 1
#define _TIM16_BKIN_PD10_ 1
#define _TIM16_BKIN_PF10_ 1

#define TIM16_CH1_PB8_ PB8,GPIO_AF1
#define TIM16_CH1_PF6_ PF6,GPIO_AF1
#define _TIM16_CH1_PB8_ 1
#define _TIM16_CH1_PF6_ 1

#define TIM16_CH1N_PB6_ PB6,GPIO_AF1
#define TIM16_CH1N_PD6_ PD6,GPIO_AF1
#define TIM16_CH1N_PF8_ PF8,GPIO_AF1
#define _TIM16_CH1N_PB6_ 1
#define _TIM16_CH1N_PD6_ 1
#define _TIM16_CH1N_PF8_ 1

#define TIM17_BKIN_PB5_ PB5,GPIO_AF1
#define TIM17_BKIN_PG6_ PG6,GPIO_AF1
#define _TIM17_BKIN_PB5_ 1
#define _TIM17_BKIN_PG6_ 1

#define TIM17_CH1_PB9_ PB9,GPIO_AF1
#define TIM17_CH1_PF7_ PF7,GPIO_AF1
#define _TIM17_CH1_PB9_ 1
#define _TIM17_CH1_PF7_ 1

#define TIM17_CH1N_PB7_ PB7,GPIO_AF1
#define TIM17_CH1N_PF9_ PF9,GPIO_AF1
#define _TIM17_CH1N_PB7_ 1
#define _TIM17_CH1N_PF9_ 1

#define TIM1_BKIN_PA6_ PA6,GPIO_AF1
#define TIM1_BKIN_PB12_ PB12,GPIO_AF1
#define TIM1_BKIN_PE15_ PE15,GPIO_AF1
#define TIM1_BKIN_PK2_ PK2,GPIO_AF1
#define _TIM1_BKIN_PA6_ 1
#define _TIM1_BKIN_PB12_ 1
#define _TIM1_BKIN_PE15_ 1
#define _TIM1_BKIN_PK2_ 1

#define TIM1_BKIN2_PE6_ PE6,GPIO_AF1
#define TIM1_BKIN2_PG4_ PG4,GPIO_AF1
#define _TIM1_BKIN2_PE6_ 1
#define _TIM1_BKIN2_PG4_ 1

#define TIM1_CH1_PA8_ PA8,GPIO_AF1
#define TIM1_CH1_PE9_ PE9,GPIO_AF1
#define TIM1_CH1_PK1_ PK1,GPIO_AF1
#define _TIM1_CH1_PA8_ 1
#define _TIM1_CH1_PE9_ 1
#define _TIM1_CH1_PK1_ 1

#define TIM1_CH1N_PA7_ PA7,GPIO_AF1
#define TIM1_CH1N_PB13_ PB13,GPIO_AF1
#define TIM1_CH1N_PE8_ PE8,GPIO_AF1
#define TIM1_CH1N_PK0_ PK0,GPIO_AF1
#define _TIM1_CH1N_PA7_ 1
#define _TIM1_CH1N_PB13_ 1
#define _TIM1_CH1N_PE8_ 1
#define _TIM1_CH1N_PK0_ 1

#define TIM1_CH2_PA9_ PA9,GPIO_AF1
#define TIM1_CH2_PE11_ PE11,GPIO_AF1
#define TIM1_CH2_PJ11_ PJ11,GPIO_AF1
#define _TIM1_CH2_PA9_ 1
#define _TIM1_CH2_PE11_ 1
#define _TIM1_CH2_PJ11_ 1

#define TIM1_CH2N_PB0_ PB0,GPIO_AF1
#define TIM1_CH2N_PB14_ PB14,GPIO_AF1
#define TIM1_CH2N_PE10_ PE10,GPIO_AF1
#define TIM1_CH2N_PJ10_ PJ10,GPIO_AF1
#define _TIM1_CH2N_PB0_ 1
#define _TIM1_CH2N_PB14_ 1
#define _TIM1_CH2N_PE10_ 1
#define _TIM1_CH2N_PJ10_ 1

#define TIM1_CH3_PA10_ PA10,GPIO_AF1
#define TIM1_CH3_PE13_ PE13,GPIO_AF1
#define TIM1_CH3_PJ9_ PJ9,GPIO_AF1
#define _TIM1_CH3_PA10_ 1
#define _TIM1_CH3_PE13_ 1
#define _TIM1_CH3_PJ9_ 1

#define TIM1_CH3N_PB1_ PB1,GPIO_AF1
#define TIM1_CH3N_PB15_ PB15,GPIO_AF1
#define TIM1_CH3N_PE12_ PE12,GPIO_AF1
#define TIM1_CH3N_PJ8_ PJ8,GPIO_AF1
#define _TIM1_CH3N_PB1_ 1
#define _TIM1_CH3N_PB15_ 1
#define _TIM1_CH3N_PE12_ 1
#define _TIM1_CH3N_PJ8_ 1

#define TIM1_CH4_PA11_ PA11,GPIO_AF1
#define TIM1_CH4_PE14_ PE14,GPIO_AF1
#define _TIM1_CH4_PA11_ 1
#define _TIM1_CH4_PE14_ 1

#define TIM1_ETR_PA12_ PA12,GPIO_AF1
#define TIM1_ETR_PE7_ PE7,GPIO_AF1
#define TIM1_ETR_PG5_ PG5,GPIO_AF1
#define _TIM1_ETR_PA12_ 1
#define _TIM1_ETR_PE7_ 1
#define _TIM1_ETR_PG5_ 1

#define TIM2_CH1_PA0_ PA0,GPIO_AF1
#define TIM2_CH1_PA15_ PA15,GPIO_AF1
#define TIM2_CH1_PA5_ PA5,GPIO_AF1
#define TIM2_CH1_PG8_ PG8,GPIO_AF1
#define _TIM2_CH1_PA0_ 1
#define _TIM2_CH1_PA15_ 1
#define _TIM2_CH1_PA5_ 1
#define _TIM2_CH1_PG8_ 1

#define TIM2_CH2_PA1_ PA1,GPIO_AF1
#define TIM2_CH2_PB3_ PB3,GPIO_AF1
#define _TIM2_CH2_PA1_ 1
#define _TIM2_CH2_PB3_ 1

#define TIM2_CH3_PA2_ PA2,GPIO_AF1
#define TIM2_CH3_PB10_ PB10,GPIO_AF1
#define _TIM2_CH3_PA2_ 1
#define _TIM2_CH3_PB10_ 1

#define TIM2_CH4_PA3_ PA3,GPIO_AF1
#define TIM2_CH4_PB11_ PB11,GPIO_AF1
#define _TIM2_CH4_PA3_ 1
#define _TIM2_CH4_PB11_ 1

#define TIM2_ETR_PA0_ PA0,GPIO_AF1
#define TIM2_ETR_PA15_ PA15,GPIO_AF1
#define TIM2_ETR_PA5_ PA5,GPIO_AF1
#define TIM2_ETR_PG8_ PG8,GPIO_AF1
#define _TIM2_ETR_PA0_ 1
#define _TIM2_ETR_PA15_ 1
#define _TIM2_ETR_PA5_ 1
#define _TIM2_ETR_PG8_ 1

#define TIM3_CH1_PA6_ PA6,GPIO_AF2
#define TIM3_CH1_PB4_ PB4,GPIO_AF2
#define TIM3_CH1_PC6_ PC6,GPIO_AF2
#define _TIM3_CH1_PA6_ 1
#define _TIM3_CH1_PB4_ 1
#define _TIM3_CH1_PC6_ 1

#define TIM3_CH2_PA7_ PA7,GPIO_AF2
#define TIM3_CH2_PB5_ PB5,GPIO_AF2
#define TIM3_CH2_PC7_ PC7,GPIO_AF2
#define _TIM3_CH2_PA7_ 1
#define _TIM3_CH2_PB5_ 1
#define _TIM3_CH2_PC7_ 1

#define TIM3_CH3_PB0_ PB0,GPIO_AF2
#define TIM3_CH3_PC8_ PC8,GPIO_AF2
#define _TIM3_CH3_PB0_ 1
#define _TIM3_CH3_PC8_ 1

#define TIM3_CH4_PB1_ PB1,GPIO_AF2
#define TIM3_CH4_PC9_ PC9,GPIO_AF2
#define _TIM3_CH4_PB1_ 1
#define _TIM3_CH4_PC9_ 1

#define TIM3_ETR_PD2_ PD2,GPIO_AF2
#define TIM3_ETR_PE7_ PE7,GPIO_AF2
#define _TIM3_ETR_PD2_ 1
#define _TIM3_ETR_PE7_ 1

#define TIM4_CH1_PB6_ PB6,GPIO_AF2
#define TIM4_CH1_PD12_ PD12,GPIO_AF2
#define _TIM4_CH1_PB6_ 1
#define _TIM4_CH1_PD12_ 1

#define TIM4_CH2_PB7_ PB7,GPIO_AF2
#define TIM4_CH2_PD13_ PD13,GPIO_AF2
#define _TIM4_CH2_PB7_ 1
#define _TIM4_CH2_PD13_ 1

#define TIM4_CH3_PB8_ PB8,GPIO_AF2
#define TIM4_CH3_PD14_ PD14,GPIO_AF2
#define _TIM4_CH3_PB8_ 1
#define _TIM4_CH3_PD14_ 1

#define TIM4_CH4_PB9_ PB9,GPIO_AF2
#define TIM4_CH4_PD15_ PD15,GPIO_AF2
#define _TIM4_CH4_PB9_ 1
#define _TIM4_CH4_PD15_ 1

#define TIM4_ETR_PE0_ PE0,GPIO_AF2
#define _TIM4_ETR_PE0_ 1

#define TIM5_CH1_PA0_ PA0,GPIO_AF2
#define TIM5_CH1_PH10_ PH10,GPIO_AF2
#define _TIM5_CH1_PA0_ 1
#define _TIM5_CH1_PH10_ 1

#define TIM5_CH2_PA1_ PA1,GPIO_AF2
#define TIM5_CH2_PH11_ PH11,GPIO_AF2
#define _TIM5_CH2_PA1_ 1
#define _TIM5_CH2_PH11_ 1

#define TIM5_CH3_PA2_ PA2,GPIO_AF2
#define TIM5_CH3_PH12_ PH12,GPIO_AF2
#define _TIM5_CH3_PA2_ 1
#define _TIM5_CH3_PH12_ 1

#define TIM5_CH4_PA3_ PA3,GPIO_AF2
#define TIM5_CH4_PI0_ PI0,GPIO_AF2
#define _TIM5_CH4_PA3_ 1
#define _TIM5_CH4_PI0_ 1

#define TIM5_ETR_PA4_ PA4,GPIO_AF2
#define TIM5_ETR_PH8_ PH8,GPIO_AF2
#define _TIM5_ETR_PA4_ 1
#define _TIM5_ETR_PH8_ 1

#define TIM8_BKIN_PA6_ PA6,GPIO_AF3
#define TIM8_BKIN_PG2_ PG2,GPIO_AF3
#define TIM8_BKIN_PI4_ PI4,GPIO_AF3
#define TIM8_BKIN_PK2_ PK2,GPIO_AF3
#define _TIM8_BKIN_PA6_ 1
#define _TIM8_BKIN_PG2_ 1
#define _TIM8_BKIN_PI4_ 1
#define _TIM8_BKIN_PK2_ 1

#define TIM8_BKIN2_PA8_ PA8,GPIO_AF3
#define TIM8_BKIN2_PG3_ PG3,GPIO_AF3
#define TIM8_BKIN2_PI1_ PI1,GPIO_AF3
#define _TIM8_BKIN2_PA8_ 1
#define _TIM8_BKIN2_PG3_ 1
#define _TIM8_BKIN2_PI1_ 1

#define TIM8_CH1_PC6_ PC6,GPIO_AF3
#define TIM8_CH1_PI5_ PI5,GPIO_AF3
#define TIM8_CH1_PJ8_ PJ8,GPIO_AF3
#define _TIM8_CH1_PC6_ 1
#define _TIM8_CH1_PI5_ 1
#define _TIM8_CH1_PJ8_ 1

#define TIM8_CH1N_PA5_ PA5,GPIO_AF3
#define TIM8_CH1N_PA7_ PA7,GPIO_AF3
#define TIM8_CH1N_PH13_ PH13,GPIO_AF3
#define TIM8_CH1N_PJ9_ PJ9,GPIO_AF3
#define _TIM8_CH1N_PA5_ 1
#define _TIM8_CH1N_PA7_ 1
#define _TIM8_CH1N_PH13_ 1
#define _TIM8_CH1N_PJ9_ 1

#define TIM8_CH2_PC7_ PC7,GPIO_AF3
#define TIM8_CH2_PI6_ PI6,GPIO_AF3
#define TIM8_CH2_PJ10_ PJ10,GPIO_AF3
#define TIM8_CH2_PJ6_ PJ6,GPIO_AF3
#define _TIM8_CH2_PC7_ 1
#define _TIM8_CH2_PI6_ 1
#define _TIM8_CH2_PJ10_ 1
#define _TIM8_CH2_PJ6_ 1

#define TIM8_CH2N_PB0_ PB0,GPIO_AF3
#define TIM8_CH2N_PB14_ PB14,GPIO_AF3
#define TIM8_CH2N_PH14_ PH14,GPIO_AF3
#define TIM8_CH2N_PJ11_ PJ11,GPIO_AF3
#define TIM8_CH2N_PJ7_ PJ7,GPIO_AF3
#define _TIM8_CH2N_PB0_ 1
#define _TIM8_CH2N_PB14_ 1
#define _TIM8_CH2N_PH14_ 1
#define _TIM8_CH2N_PJ11_ 1
#define _TIM8_CH2N_PJ7_ 1

#define TIM8_CH3_PC8_ PC8,GPIO_AF3
#define TIM8_CH3_PI7_ PI7,GPIO_AF3
#define TIM8_CH3_PK0_ PK0,GPIO_AF3
#define _TIM8_CH3_PC8_ 1
#define _TIM8_CH3_PI7_ 1
#define _TIM8_CH3_PK0_ 1

#define TIM8_CH3N_PB1_ PB1,GPIO_AF3
#define TIM8_CH3N_PB15_ PB15,GPIO_AF3
#define TIM8_CH3N_PH15_ PH15,GPIO_AF3
#define TIM8_CH3N_PK1_ PK1,GPIO_AF3
#define _TIM8_CH3N_PB1_ 1
#define _TIM8_CH3N_PB15_ 1
#define _TIM8_CH3N_PH15_ 1
#define _TIM8_CH3N_PK1_ 1

#define TIM8_CH4_PC9_ PC9,GPIO_AF3
#define TIM8_CH4_PI2_ PI2,GPIO_AF3
#define _TIM8_CH4_PC9_ 1
#define _TIM8_CH4_PI2_ 1

#define TIM8_ETR_PA0_ PA0,GPIO_AF3
#define TIM8_ETR_PG8_ PG8,GPIO_AF3
#define TIM8_ETR_PI3_ PI3,GPIO_AF3
#define _TIM8_ETR_PA0_ 1
#define _TIM8_ETR_PG8_ 1
#define _TIM8_ETR_PI3_ 1

#define UART1_CK_PA8_ PA8,GPIO_AF7
#define UART1_CK_PZ0_ PZ0,GPIO_AF7
#define UART1_CK_PZ6_ PZ6,GPIO_AF4
#define _UART1_CK_PA8_ 1
#define _UART1_CK_PZ0_ 1
#define _UART1_CK_PZ6_ 1

#define UART1_CTS_PA11_ PA11,GPIO_AF7
#define UART1_CTS_PZ3_ PZ3,GPIO_AF7
#define _UART1_CTS_PA11_ 1
#define _UART1_CTS_PZ3_ 1

#define UART1_DE_PA12_ PA12,GPIO_AF7
#define UART1_DE_PZ5_ PZ5,GPIO_AF7
#define _UART1_DE_PA12_ 1
#define _UART1_DE_PZ5_ 1

#define UART1_NSS_PA11_ PA11,GPIO_AF7
#define UART1_NSS_PZ3_ PZ3,GPIO_AF7
#define _UART1_NSS_PA11_ 1
#define _UART1_NSS_PZ3_ 1

#define UART1_RTS_PA12_ PA12,GPIO_AF7
#define UART1_RTS_PZ5_ PZ5,GPIO_AF7
#define _UART1_RTS_PA12_ 1
#define _UART1_RTS_PZ5_ 1

#define UART1_RX_PA10_ PA10,GPIO_AF7
#define UART1_RX_PB15_ PB15,GPIO_AF4
#define UART1_RX_PB2_ PB2,GPIO_AF4
#define UART1_RX_PB7_ PB7,GPIO_AF7
#define UART1_RX_PZ1_ PZ1,GPIO_AF7
#define UART1_RX_PZ6_ PZ6,GPIO_AF7
#define _UART1_RX_PA10_ 1
#define _UART1_RX_PB15_ 1
#define _UART1_RX_PB2_ 1
#define _UART1_RX_PB7_ 1
#define _UART1_RX_PZ1_ 1
#define _UART1_RX_PZ6_ 1

#define UART1_TX_PA9_ PA9,GPIO_AF7
#define UART1_TX_PB14_ PB14,GPIO_AF4
#define UART1_TX_PB6_ PB6,GPIO_AF7
#define UART1_TX_PG11_ PG11,GPIO_AF4
#define UART1_TX_PZ2_ PZ2,GPIO_AF7
#define UART1_TX_PZ7_ PZ7,GPIO_AF7
#define _UART1_TX_PA9_ 1
#define _UART1_TX_PB14_ 1
#define _UART1_TX_PB6_ 1
#define _UART1_TX_PG11_ 1
#define _UART1_TX_PZ2_ 1
#define _UART1_TX_PZ7_ 1

#define UART2_CK_PA4_ PA4,GPIO_AF7
#define UART2_CK_PD7_ PD7,GPIO_AF7
#define _UART2_CK_PA4_ 1
#define _UART2_CK_PD7_ 1

#define UART2_CTS_PA0_ PA0,GPIO_AF7
#define UART2_CTS_PD3_ PD3,GPIO_AF7
#define UART2_CTS_PE15_ PE15,GPIO_AF7
#define _UART2_CTS_PA0_ 1
#define _UART2_CTS_PD3_ 1
#define _UART2_CTS_PE15_ 1

#define UART2_DE_PA1_ PA1,GPIO_AF7
#define UART2_DE_PD4_ PD4,GPIO_AF7
#define _UART2_DE_PA1_ 1
#define _UART2_DE_PD4_ 1

#define UART2_NSS_PA0_ PA0,GPIO_AF7
#define UART2_NSS_PD3_ PD3,GPIO_AF7
#define UART2_NSS_PE15_ PE15,GPIO_AF7
#define _UART2_NSS_PA0_ 1
#define _UART2_NSS_PD3_ 1
#define _UART2_NSS_PE15_ 1

#define UART2_RTS_PA1_ PA1,GPIO_AF7
#define UART2_RTS_PD4_ PD4,GPIO_AF7
#define _UART2_RTS_PA1_ 1
#define _UART2_RTS_PD4_ 1

#define UART2_RX_PA3_ PA3,GPIO_AF7
#define UART2_RX_PD6_ PD6,GPIO_AF7
#define UART2_RX_PF4_ PF4,GPIO_AF7
#define _UART2_RX_PA3_ 1
#define _UART2_RX_PD6_ 1
#define _UART2_RX_PF4_ 1

#define UART2_TX_PA2_ PA2,GPIO_AF7
#define UART2_TX_PD5_ PD5,GPIO_AF7
#define UART2_TX_PF5_ PF5,GPIO_AF7
#define _UART2_TX_PA2_ 1
#define _UART2_TX_PD5_ 1
#define _UART2_TX_PF5_ 1

#define UART3_CK_PB12_ PB12,GPIO_AF7
#define UART3_CK_PC12_ PC12,GPIO_AF7
#define UART3_CK_PD10_ PD10,GPIO_AF7
#define _UART3_CK_PB12_ 1
#define _UART3_CK_PC12_ 1
#define _UART3_CK_PD10_ 1

#define UART3_CTS_PB13_ PB13,GPIO_AF7
#define UART3_CTS_PD11_ PD11,GPIO_AF7
#define UART3_CTS_PI10_ PI10,GPIO_AF8
#define _UART3_CTS_PB13_ 1
#define _UART3_CTS_PD11_ 1
#define _UART3_CTS_PI10_ 1

#define UART3_DE_PB14_ PB14,GPIO_AF7
#define UART3_DE_PD12_ PD12,GPIO_AF7
#define UART3_DE_PG8_ PG8,GPIO_AF8
#define _UART3_DE_PB14_ 1
#define _UART3_DE_PD12_ 1
#define _UART3_DE_PG8_ 1

#define UART3_NSS_PB13_ PB13,GPIO_AF7
#define UART3_NSS_PD11_ PD11,GPIO_AF7
#define UART3_NSS_PI10_ PI10,GPIO_AF8
#define _UART3_NSS_PB13_ 1
#define _UART3_NSS_PD11_ 1
#define _UART3_NSS_PI10_ 1

#define UART3_RTS_PB14_ PB14,GPIO_AF7
#define UART3_RTS_PD12_ PD12,GPIO_AF7
#define UART3_RTS_PG8_ PG8,GPIO_AF8
#define _UART3_RTS_PB14_ 1
#define _UART3_RTS_PD12_ 1
#define _UART3_RTS_PG8_ 1

#define UART3_RX_PB11_ PB11,GPIO_AF7
#define UART3_RX_PB12_ PB12,GPIO_AF8
#define UART3_RX_PC11_ PC11,GPIO_AF7
#define UART3_RX_PD9_ PD9,GPIO_AF7
#define _UART3_RX_PB11_ 1
#define _UART3_RX_PB12_ 1
#define _UART3_RX_PC11_ 1
#define _UART3_RX_PD9_ 1

#define UART3_TX_PB10_ PB10,GPIO_AF7
#define UART3_TX_PC10_ PC10,GPIO_AF7
#define UART3_TX_PD8_ PD8,GPIO_AF7
#define _UART3_TX_PB10_ 1
#define _UART3_TX_PC10_ 1
#define _UART3_TX_PD8_ 1

#define UART4_CTS_PB0_ PB0,GPIO_AF8
#define _UART4_CTS_PB0_ 1

#define UART4_DE_PA15_ PA15,GPIO_AF8
#define _UART4_DE_PA15_ 1

#define UART4_RTS_PA15_ PA15,GPIO_AF8
#define _UART4_RTS_PA15_ 1

#define UART4_RX_PA1_ PA1,GPIO_AF8
#define UART4_RX_PA11_ PA11,GPIO_AF6
#define UART4_RX_PB2_ PB2,GPIO_AF8
#define UART4_RX_PB8_ PB8,GPIO_AF8
#define UART4_RX_PC11_ PC11,GPIO_AF8
#define UART4_RX_PD0_ PD0,GPIO_AF8
#define UART4_RX_PD2_ PD2,GPIO_AF6
#define UART4_RX_PH14_ PH14,GPIO_AF8
#define UART4_RX_PI9_ PI9,GPIO_AF8
#define _UART4_RX_PA1_ 1
#define _UART4_RX_PA11_ 1
#define _UART4_RX_PB2_ 1
#define _UART4_RX_PB8_ 1
#define _UART4_RX_PC11_ 1
#define _UART4_RX_PD0_ 1
#define _UART4_RX_PD2_ 1
#define _UART4_RX_PH14_ 1
#define _UART4_RX_PI9_ 1

#define UART4_TX_PA0_ PA0,GPIO_AF8
#define UART4_TX_PA12_ PA12,GPIO_AF6
#define UART4_TX_PA13_ PA13,GPIO_AF8
#define UART4_TX_PB9_ PB9,GPIO_AF8
#define UART4_TX_PC10_ PC10,GPIO_AF8
#define UART4_TX_PC8_ PC8,GPIO_AF6
#define UART4_TX_PD1_ PD1,GPIO_AF8
#define UART4_TX_PG11_ PG11,GPIO_AF6
#define UART4_TX_PH13_ PH13,GPIO_AF8
#define _UART4_TX_PA0_ 1
#define _UART4_TX_PA12_ 1
#define _UART4_TX_PA13_ 1
#define _UART4_TX_PB9_ 1
#define _UART4_TX_PC10_ 1
#define _UART4_TX_PC8_ 1
#define _UART4_TX_PD1_ 1
#define _UART4_TX_PG11_ 1
#define _UART4_TX_PH13_ 1

#define UART5_CTS_PC9_ PC9,GPIO_AF8
#define _UART5_CTS_PC9_ 1

#define UART5_DE_PC8_ PC8,GPIO_AF8
#define _UART5_DE_PC8_ 1

#define UART5_RTS_PC8_ PC8,GPIO_AF8
#define _UART5_RTS_PC8_ 1

#define UART5_RX_PB12_ PB12,GPIO_AF14
#define UART5_RX_PB5_ PB5,GPIO_AF12
#define UART5_RX_PD2_ PD2,GPIO_AF8
#define _UART5_RX_PB12_ 1
#define _UART5_RX_PB5_ 1
#define _UART5_RX_PD2_ 1

#define UART5_TX_PB13_ PB13,GPIO_AF14
#define UART5_TX_PB6_ PB6,GPIO_AF12
#define UART5_TX_PC12_ PC12,GPIO_AF8
#define _UART5_TX_PB13_ 1
#define _UART5_TX_PB6_ 1
#define _UART5_TX_PC12_ 1

#define UART6_CK_PC8_ PC8,GPIO_AF7
#define UART6_CK_PE11_ PE11,GPIO_AF7
#define UART6_CK_PG7_ PG7,GPIO_AF7
#define _UART6_CK_PC8_ 1
#define _UART6_CK_PE11_ 1
#define _UART6_CK_PG7_ 1

#define UART6_CTS_PG13_ PG13,GPIO_AF7
#define UART6_CTS_PG15_ PG15,GPIO_AF7
#define _UART6_CTS_PG13_ 1
#define _UART6_CTS_PG15_ 1

#define UART6_DE_PG12_ PG12,GPIO_AF7
#define UART6_DE_PG8_ PG8,GPIO_AF7
#define _UART6_DE_PG12_ 1
#define _UART6_DE_PG8_ 1

#define UART6_NSS_PG13_ PG13,GPIO_AF7
#define UART6_NSS_PG15_ PG15,GPIO_AF7
#define _UART6_NSS_PG13_ 1
#define _UART6_NSS_PG15_ 1

#define UART6_RTS_PG12_ PG12,GPIO_AF7
#define UART6_RTS_PG8_ PG8,GPIO_AF7
#define _UART6_RTS_PG12_ 1
#define _UART6_RTS_PG8_ 1

#define UART6_RX_PC7_ PC7,GPIO_AF7
#define UART6_RX_PG9_ PG9,GPIO_AF7
#define _UART6_RX_PC7_ 1
#define _UART6_RX_PG9_ 1

#define UART6_TX_PC6_ PC6,GPIO_AF7
#define UART6_TX_PG14_ PG14,GPIO_AF7
#define _UART6_TX_PC6_ 1
#define _UART6_TX_PG14_ 1

#define UART7_CTS_PE10_ PE10,GPIO_AF7
#define UART7_CTS_PF9_ PF9,GPIO_AF7
#define _UART7_CTS_PE10_ 1
#define _UART7_CTS_PF9_ 1

#define UART7_DE_PE9_ PE9,GPIO_AF7
#define UART7_DE_PF8_ PF8,GPIO_AF7
#define _UART7_DE_PE9_ 1
#define _UART7_DE_PF8_ 1

#define UART7_RTS_PE9_ PE9,GPIO_AF7
#define UART7_RTS_PF8_ PF8,GPIO_AF7
#define _UART7_RTS_PE9_ 1
#define _UART7_RTS_PF8_ 1

#define UART7_RX_PA8_ PA8,GPIO_AF13
#define UART7_RX_PB3_ PB3,GPIO_AF13
#define UART7_RX_PE7_ PE7,GPIO_AF7
#define UART7_RX_PF6_ PF6,GPIO_AF7
#define _UART7_RX_PA8_ 1
#define _UART7_RX_PB3_ 1
#define _UART7_RX_PE7_ 1
#define _UART7_RX_PF6_ 1

#define UART7_TX_PA15_ PA15,GPIO_AF13
#define UART7_TX_PB4_ PB4,GPIO_AF13
#define UART7_TX_PE8_ PE8,GPIO_AF7
#define UART7_TX_PF7_ PF7,GPIO_AF7
#define _UART7_TX_PA15_ 1
#define _UART7_TX_PB4_ 1
#define _UART7_TX_PE8_ 1
#define _UART7_TX_PF7_ 1

#define UART8_CTS_PD14_ PD14,GPIO_AF8
#define UART8_CTS_PD15_ PD15,GPIO_AF8
#define UART8_CTS_PE15_ PE15,GPIO_AF8
#define UART8_CTS_PG10_ PG10,GPIO_AF8
#define _UART8_CTS_PD14_ 1
#define _UART8_CTS_PD15_ 1
#define _UART8_CTS_PE15_ 1
#define _UART8_CTS_PG10_ 1

#define UART8_DE_PE14_ PE14,GPIO_AF8
#define UART8_DE_PG7_ PG7,GPIO_AF8
#define _UART8_DE_PE14_ 1
#define _UART8_DE_PG7_ 1

#define UART8_RTS_PE14_ PE14,GPIO_AF8
#define UART8_RTS_PG7_ PG7,GPIO_AF8
#define _UART8_RTS_PE14_ 1
#define _UART8_RTS_PG7_ 1

#define UART8_RX_PE0_ PE0,GPIO_AF8
#define UART8_RX_PJ9_ PJ9,GPIO_AF8
#define _UART8_RX_PE0_ 1
#define _UART8_RX_PJ9_ 1

#define UART8_TX_PE1_ PE1,GPIO_AF8
#define UART8_TX_PJ8_ PJ8,GPIO_AF8
#define _UART8_TX_PE1_ 1
#define _UART8_TX_PJ8_ 1

#define USART1_CK_PA8_ PA8,GPIO_AF7
#define USART1_CK_PZ0_ PZ0,GPIO_AF7
#define USART1_CK_PZ6_ PZ6,GPIO_AF4
#define _USART1_CK_PA8_ 1
#define _USART1_CK_PZ0_ 1
#define _USART1_CK_PZ6_ 1

#define USART1_CTS_PA11_ PA11,GPIO_AF7
#define USART1_CTS_PZ3_ PZ3,GPIO_AF7
#define _USART1_CTS_PA11_ 1
#define _USART1_CTS_PZ3_ 1

#define USART1_DE_PA12_ PA12,GPIO_AF7
#define USART1_DE_PZ5_ PZ5,GPIO_AF7
#define _USART1_DE_PA12_ 1
#define _USART1_DE_PZ5_ 1

#define USART1_NSS_PA11_ PA11,GPIO_AF7
#define USART1_NSS_PZ3_ PZ3,GPIO_AF7
#define _USART1_NSS_PA11_ 1
#define _USART1_NSS_PZ3_ 1

#define USART1_RTS_PA12_ PA12,GPIO_AF7
#define USART1_RTS_PZ5_ PZ5,GPIO_AF7
#define _USART1_RTS_PA12_ 1
#define _USART1_RTS_PZ5_ 1

#define USART1_RX_PA10_ PA10,GPIO_AF7
#define USART1_RX_PB15_ PB15,GPIO_AF4
#define USART1_RX_PB2_ PB2,GPIO_AF4
#define USART1_RX_PB7_ PB7,GPIO_AF7
#define USART1_RX_PZ1_ PZ1,GPIO_AF7
#define USART1_RX_PZ6_ PZ6,GPIO_AF7
#define _USART1_RX_PA10_ 1
#define _USART1_RX_PB15_ 1
#define _USART1_RX_PB2_ 1
#define _USART1_RX_PB7_ 1
#define _USART1_RX_PZ1_ 1
#define _USART1_RX_PZ6_ 1

#define USART1_TX_PA9_ PA9,GPIO_AF7
#define USART1_TX_PB14_ PB14,GPIO_AF4
#define USART1_TX_PB6_ PB6,GPIO_AF7
#define USART1_TX_PG11_ PG11,GPIO_AF4
#define USART1_TX_PZ2_ PZ2,GPIO_AF7
#define USART1_TX_PZ7_ PZ7,GPIO_AF7
#define _USART1_TX_PA9_ 1
#define _USART1_TX_PB14_ 1
#define _USART1_TX_PB6_ 1
#define _USART1_TX_PG11_ 1
#define _USART1_TX_PZ2_ 1
#define _USART1_TX_PZ7_ 1

#define USART2_CK_PA4_ PA4,GPIO_AF7
#define USART2_CK_PD7_ PD7,GPIO_AF7
#define _USART2_CK_PA4_ 1
#define _USART2_CK_PD7_ 1

#define USART2_CTS_PA0_ PA0,GPIO_AF7
#define USART2_CTS_PD3_ PD3,GPIO_AF7
#define USART2_CTS_PE15_ PE15,GPIO_AF7
#define _USART2_CTS_PA0_ 1
#define _USART2_CTS_PD3_ 1
#define _USART2_CTS_PE15_ 1

#define USART2_DE_PA1_ PA1,GPIO_AF7
#define USART2_DE_PD4_ PD4,GPIO_AF7
#define _USART2_DE_PA1_ 1
#define _USART2_DE_PD4_ 1

#define USART2_NSS_PA0_ PA0,GPIO_AF7
#define USART2_NSS_PD3_ PD3,GPIO_AF7
#define USART2_NSS_PE15_ PE15,GPIO_AF7
#define _USART2_NSS_PA0_ 1
#define _USART2_NSS_PD3_ 1
#define _USART2_NSS_PE15_ 1

#define USART2_RTS_PA1_ PA1,GPIO_AF7
#define USART2_RTS_PD4_ PD4,GPIO_AF7
#define _USART2_RTS_PA1_ 1
#define _USART2_RTS_PD4_ 1

#define USART2_RX_PA3_ PA3,GPIO_AF7
#define USART2_RX_PD6_ PD6,GPIO_AF7
#define USART2_RX_PF4_ PF4,GPIO_AF7
#define _USART2_RX_PA3_ 1
#define _USART2_RX_PD6_ 1
#define _USART2_RX_PF4_ 1

#define USART2_TX_PA2_ PA2,GPIO_AF7
#define USART2_TX_PD5_ PD5,GPIO_AF7
#define USART2_TX_PF5_ PF5,GPIO_AF7
#define _USART2_TX_PA2_ 1
#define _USART2_TX_PD5_ 1
#define _USART2_TX_PF5_ 1

#define USART3_CK_PB12_ PB12,GPIO_AF7
#define USART3_CK_PC12_ PC12,GPIO_AF7
#define USART3_CK_PD10_ PD10,GPIO_AF7
#define _USART3_CK_PB12_ 1
#define _USART3_CK_PC12_ 1
#define _USART3_CK_PD10_ 1

#define USART3_CTS_PB13_ PB13,GPIO_AF7
#define USART3_CTS_PD11_ PD11,GPIO_AF7
#define USART3_CTS_PI10_ PI10,GPIO_AF8
#define _USART3_CTS_PB13_ 1
#define _USART3_CTS_PD11_ 1
#define _USART3_CTS_PI10_ 1

#define USART3_DE_PB14_ PB14,GPIO_AF7
#define USART3_DE_PD12_ PD12,GPIO_AF7
#define USART3_DE_PG8_ PG8,GPIO_AF8
#define _USART3_DE_PB14_ 1
#define _USART3_DE_PD12_ 1
#define _USART3_DE_PG8_ 1

#define USART3_NSS_PB13_ PB13,GPIO_AF7
#define USART3_NSS_PD11_ PD11,GPIO_AF7
#define USART3_NSS_PI10_ PI10,GPIO_AF8
#define _USART3_NSS_PB13_ 1
#define _USART3_NSS_PD11_ 1
#define _USART3_NSS_PI10_ 1

#define USART3_RTS_PB14_ PB14,GPIO_AF7
#define USART3_RTS_PD12_ PD12,GPIO_AF7
#define USART3_RTS_PG8_ PG8,GPIO_AF8
#define _USART3_RTS_PB14_ 1
#define _USART3_RTS_PD12_ 1
#define _USART3_RTS_PG8_ 1

#define USART3_RX_PB11_ PB11,GPIO_AF7
#define USART3_RX_PB12_ PB12,GPIO_AF8
#define USART3_RX_PC11_ PC11,GPIO_AF7
#define USART3_RX_PD9_ PD9,GPIO_AF7
#define _USART3_RX_PB11_ 1
#define _USART3_RX_PB12_ 1
#define _USART3_RX_PC11_ 1
#define _USART3_RX_PD9_ 1

#define USART3_TX_PB10_ PB10,GPIO_AF7
#define USART3_TX_PC10_ PC10,GPIO_AF7
#define USART3_TX_PD8_ PD8,GPIO_AF7
#define _USART3_TX_PB10_ 1
#define _USART3_TX_PC10_ 1
#define _USART3_TX_PD8_ 1

#define USART6_CK_PC8_ PC8,GPIO_AF7
#define USART6_CK_PE11_ PE11,GPIO_AF7
#define USART6_CK_PG7_ PG7,GPIO_AF7
#define _USART6_CK_PC8_ 1
#define _USART6_CK_PE11_ 1
#define _USART6_CK_PG7_ 1

#define USART6_CTS_PG13_ PG13,GPIO_AF7
#define USART6_CTS_PG15_ PG15,GPIO_AF7
#define _USART6_CTS_PG13_ 1
#define _USART6_CTS_PG15_ 1

#define USART6_DE_PG12_ PG12,GPIO_AF7
#define USART6_DE_PG8_ PG8,GPIO_AF7
#define _USART6_DE_PG12_ 1
#define _USART6_DE_PG8_ 1

#define USART6_NSS_PG13_ PG13,GPIO_AF7
#define USART6_NSS_PG15_ PG15,GPIO_AF7
#define _USART6_NSS_PG13_ 1
#define _USART6_NSS_PG15_ 1

#define USART6_RTS_PG12_ PG12,GPIO_AF7
#define USART6_RTS_PG8_ PG8,GPIO_AF7
#define _USART6_RTS_PG12_ 1
#define _USART6_RTS_PG8_ 1

#define USART6_RX_PC7_ PC7,GPIO_AF7
#define USART6_RX_PG9_ PG9,GPIO_AF7
#define _USART6_RX_PC7_ 1
#define _USART6_RX_PG9_ 1

#define USART6_TX_PC6_ PC6,GPIO_AF7
#define USART6_TX_PG14_ PG14,GPIO_AF7
#define _USART6_TX_PC6_ 1
#define _USART6_TX_PG14_ 1

#define USB_OTG_FS_SOF_PA8_ PA8,GPIO_AF10
#define _USB_OTG_FS_SOF_PA8_ 1

#define USB_OTG_HS_SOF_PA8_ PA8,GPIO_AF10
#define _USB_OTG_HS_SOF_PA8_ 1

#endif /* LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION */