
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001190                       # Number of seconds simulated
sim_ticks                                  1189505000                       # Number of ticks simulated
final_tick                               2262442242000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               32696311                       # Simulator instruction rate (inst/s)
host_op_rate                                 32696242                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              329904259                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741908                       # Number of bytes of host memory used
host_seconds                                     3.61                       # Real time elapsed on the host
sim_insts                                   117889564                       # Number of instructions simulated
sim_ops                                     117889564                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       180544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       245504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        74368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       129856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       242368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       692736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1570880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       180544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        74368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       242368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        500672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       660672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          660672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10323                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10323                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    151780783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    206391734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     62520124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    109168099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2851606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1775528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    203755344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    582373340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1320616559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    151780783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     62520124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2851606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    203755344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        420907857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       555417590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            555417590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       555417590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    151780783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    206391734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     62520124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    109168099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2851606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1775528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    203755344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    582373340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1876034149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24545                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10323                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24545                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10323                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1567296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  659392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1570880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               660672                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     56                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           62                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              962                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1189417500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24545                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10323                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.854327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.449569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.422745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4444     48.13%     48.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2241     24.27%     72.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          734      7.95%     80.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          370      4.01%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          249      2.70%     87.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          177      1.92%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          160      1.73%     90.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          106      1.15%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          752      8.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9233                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.423862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.598889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.028565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             36      5.65%      5.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           204     32.03%     37.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            96     15.07%     52.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            71     11.15%     63.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            62      9.73%     73.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            45      7.06%     80.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            35      5.49%     86.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            18      2.83%     89.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            19      2.98%     91.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            13      2.04%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             8      1.26%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            7      1.10%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            9      1.41%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.63%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.47%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.47%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.47%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           637                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.174254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.162222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.655957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              590     92.62%     92.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.63%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28      4.40%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      1.41%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           637                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    497104000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               956272750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  122445000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20299.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39049.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1317.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       554.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1320.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    555.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18217                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7328                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      34112.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27563760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 15039750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                83717400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               22213440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            784725840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             21906000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1032467310                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            872.185737                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     31332000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1112931750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 41882400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22852500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               106571400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               44238960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            793670850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14059500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1100576730                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            929.721762                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     19040500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1125581500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               489789500     88.20%     88.20% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 896500      0.16%     88.36% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1637500      0.29%     88.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               62975000     11.34%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           555298500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         240364500     73.74%     73.74% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            85576500     26.26%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4846                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.031046                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55585                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4846                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.470285                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.873957                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   479.157090                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048582                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.935854                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984436                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           289409                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          289409                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        32846                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          32846                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13618                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13618                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          533                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          533                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          596                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          596                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46464                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46464                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46464                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46464                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8883                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8883                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14474                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14474                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           23                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23357                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23357                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23357                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23357                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    527287223                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    527287223                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1075841229                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1075841229                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     10658500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10658500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       222503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       222503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1603128452                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1603128452                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1603128452                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1603128452                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28092                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28092                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69821                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69821                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69821                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69821                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.212874                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.212874                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.515236                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.515236                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.227536                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.227536                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.037157                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037157                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.334527                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.334527                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.334527                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.334527                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 59359.138016                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59359.138016                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 74329.226821                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74329.226821                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 67888.535032                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 67888.535032                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  9674.043478                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9674.043478                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 68635.888684                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68635.888684                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 68635.888684                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68635.888684                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        92432                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           19                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1955                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.279795                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           19                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2799                       # number of writebacks
system.cpu0.dcache.writebacks::total             2799                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6103                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6103                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12393                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12393                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           57                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           57                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18496                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18496                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2780                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2780                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2081                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2081                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           23                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4861                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4861                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    194508276                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    194508276                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    171713556                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    171713556                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      6983250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6983250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       187997                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       187997                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    366221832                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    366221832                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    366221832                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    366221832                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       671500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       671500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       671500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       671500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.066620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074078                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074078                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.144928                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.144928                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.037157                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037157                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.069621                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069621                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.069621                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069621                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 69967.005755                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69967.005755                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 82514.923594                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82514.923594                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 69832.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69832.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  8173.782609                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8173.782609                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 75338.784612                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75338.784612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 75338.784612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75338.784612                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223833.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223833.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223833.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223833.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3513                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.862819                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             261159                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3513                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.340734                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    20.012395                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   491.850425                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.039087                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.960645                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999732                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            86869                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           86869                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        37360                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          37360                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        37360                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           37360                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        37360                       # number of overall hits
system.cpu0.icache.overall_hits::total          37360                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4315                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4315                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4315                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4315                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4315                       # number of overall misses
system.cpu0.icache.overall_misses::total         4315                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    311382072                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    311382072                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    311382072                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    311382072                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    311382072                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    311382072                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        41675                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        41675                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        41675                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        41675                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        41675                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        41675                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.103539                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.103539                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.103539                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.103539                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.103539                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.103539                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 72162.704983                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72162.704983                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 72162.704983                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72162.704983                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 72162.704983                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72162.704983                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1081                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          796                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          796                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          796                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          796                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          796                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          796                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3519                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3519                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3519                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3519                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3519                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3519                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    256855377                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    256855377                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    256855377                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    256855377                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    256855377                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    256855377                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.084439                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.084439                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.084439                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.084439                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.084439                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.084439                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72991.013640                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72991.013640                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 72991.013640                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72991.013640                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 72991.013640                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72991.013640                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       817                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     104     45.41%     45.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.31%     47.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    121     52.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 229                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      104     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.47%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.42%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     103     48.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  211                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               721464000     94.66%     94.66% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 881000      0.12%     94.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2467500      0.32%     95.10% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               37316000      4.90%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           762128500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.851240                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.921397                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.08%     19.41% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.64%     21.05% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  156     51.32%     72.37% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.99%     73.36% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.03%     96.38% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.96%     99.34% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.66%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   304                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         159173500     11.28%     11.28% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            50746500      3.60%     14.88% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1201144500     85.12%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             2580                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          456.386829                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36572                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2580                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.175194                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    98.934039                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   357.452790                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.193231                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.698150                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891381                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           200922                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          200922                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        26169                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          26169                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9390                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9390                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          475                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          475                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          465                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          465                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        35559                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           35559                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        35559                       # number of overall hits
system.cpu1.dcache.overall_hits::total          35559                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6468                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6468                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         6478                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6478                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           77                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           77                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           29                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12946                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12946                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12946                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12946                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    362660191                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    362660191                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    472566750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    472566750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      5382497                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5382497                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       230504                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       230504                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    835226941                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    835226941                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    835226941                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    835226941                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        32637                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        32637                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        15868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        48505                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        48505                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        48505                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        48505                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.198180                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.198180                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.408243                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.408243                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.139493                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.139493                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.058704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.058704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.266900                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.266900                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.266900                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.266900                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56069.912028                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56069.912028                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 72949.482865                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72949.482865                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 69902.558442                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 69902.558442                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  7948.413793                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7948.413793                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 64516.216669                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64516.216669                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 64516.216669                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64516.216669                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        57049                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1395                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    40.895341                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           49                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1082                       # number of writebacks
system.cpu1.dcache.writebacks::total             1082                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         4652                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4652                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5575                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5575                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           39                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           39                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10227                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10227                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10227                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10227                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1816                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1816                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          903                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          903                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           29                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           29                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2719                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2719                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2719                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2719                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    121406535                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    121406535                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     76348483                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     76348483                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2018253                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2018253                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       188496                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       188496                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    197755018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    197755018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    197755018                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    197755018                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.055642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.056907                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056907                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.068841                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.068841                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.058704                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.058704                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.056056                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056056                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.056056                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056056                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 66853.818833                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66853.818833                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 84549.815061                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84549.815061                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 53111.921053                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53111.921053                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  6499.862069                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6499.862069                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72730.789996                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72730.789996                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72730.789996                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72730.789996                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2252                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.475024                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38736                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2252                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.200710                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   157.605964                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   353.869060                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.307824                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.691151                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            69831                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           69831                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        31148                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          31148                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        31148                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           31148                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        31148                       # number of overall hits
system.cpu1.icache.overall_hits::total          31148                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2641                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2641                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2641                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2641                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2641                       # number of overall misses
system.cpu1.icache.overall_misses::total         2641                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    146734086                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    146734086                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    146734086                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    146734086                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    146734086                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    146734086                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        33789                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        33789                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        33789                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        33789                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        33789                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        33789                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.078162                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.078162                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.078162                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.078162                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.078162                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.078162                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55560.047709                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55560.047709                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55560.047709                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55560.047709                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55560.047709                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55560.047709                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          541                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    33.812500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          388                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          388                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          388                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          388                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          388                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          388                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2253                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2253                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2253                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2253                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2253                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2253                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    122669383                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    122669383                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    122669383                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    122669383                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    122669383                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    122669383                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.066679                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.066679                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.066679                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.066679                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.066679                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.066679                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54447.129605                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54447.129605                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54447.129605                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54447.129605                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54447.129605                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54447.129605                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               753220000     98.93%     98.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 574000      0.08%     99.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1132000      0.15%     99.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                6415500      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           761341500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          341.316063                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 42                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   304.552581                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    36.763481                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.594829                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.071804                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.666633                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5649                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5649                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          985                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            985                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           27                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1217                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1217                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1217                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1217                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          119                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          119                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           11                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          127                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           127                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          127                       # number of overall misses
system.cpu2.dcache.overall_misses::total          127                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      6983207                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      6983207                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       574502                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       574502                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       487996                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       487996                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       116002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       116002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      7557709                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      7557709                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      7557709                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      7557709                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1104                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1104                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1344                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1344                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1344                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1344                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.107790                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.107790                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.289474                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.289474                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.094494                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.094494                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.094494                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.094494                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 58682.411765                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 58682.411765                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 71812.750000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71812.750000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 44363.272727                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 44363.272727                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 16571.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16571.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 59509.519685                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 59509.519685                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 59509.519685                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 59509.519685                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          265                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    88.333333                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           50                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            6                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           51                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           51                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           76                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      4942780                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      4942780                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       462248                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       462248                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       373502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       373502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       106998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       106998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      5405028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      5405028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      5405028                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      5405028                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.062500                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.056548                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056548                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.056548                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056548                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 71634.492754                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 71634.492754                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66035.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66035.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 74700.400000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74700.400000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 15285.428571                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 15285.428571                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 71118.789474                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 71118.789474                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 71118.789474                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 71118.789474                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223750                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223750                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223750                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223750                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              168                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11855                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              168                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            70.565476                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   419.626747                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    92.373253                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.819583                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.180417                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2508                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2508                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          956                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            956                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          956                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             956                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          956                       # number of overall hits
system.cpu2.icache.overall_hits::total            956                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::total          214                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     13864343                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13864343                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     13864343                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13864343                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     13864343                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13864343                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1170                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1170                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1170                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1170                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1170                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1170                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.182906                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.182906                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.182906                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.182906                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.182906                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.182906                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 64786.649533                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64786.649533                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 64786.649533                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64786.649533                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 64786.649533                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64786.649533                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           46                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           46                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           46                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          168                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          168                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          168                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          168                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          168                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          168                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     11638109                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11638109                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     11638109                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11638109                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     11638109                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11638109                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.143590                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.143590                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.143590                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.143590                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.143590                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.143590                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 69274.458333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69274.458333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 69274.458333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69274.458333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 69274.458333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69274.458333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1223                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.32%     49.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    257     50.29%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 511                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1348884500     96.77%     96.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 716000      0.05%     96.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 453000      0.03%     96.86% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               43784000      3.14%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1393837500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.968872                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.980431                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.04%      9.56% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  408     69.62%     79.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.69% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.86% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.24%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   586                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1213169000     85.51%     85.51% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           205640000     14.49%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12221                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.810176                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129657                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12221                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.609361                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   182.102152                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   307.708024                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.355668                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.600992                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956660                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           774998                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          774998                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84352                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84352                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35541                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35541                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1253                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1253                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       119893                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          119893                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       119893                       # number of overall hits
system.cpu3.dcache.overall_hits::total         119893                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16491                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16491                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51532                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51532                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          209                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           25                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        68023                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         68023                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        68023                       # number of overall misses
system.cpu3.dcache.overall_misses::total        68023                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1025959420                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1025959420                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3995765945                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3995765945                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     13961247                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     13961247                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       203503                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       203503                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5021725365                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5021725365                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5021725365                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5021725365                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       100843                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       100843                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87073                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87073                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       187916                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       187916                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       187916                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       187916                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.163531                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.163531                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.591825                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.591825                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.142955                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.142955                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.019380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.019380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.361986                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.361986                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.361986                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.361986                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 62213.293312                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62213.293312                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77539.508364                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77539.508364                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 66800.224880                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 66800.224880                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  8140.120000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8140.120000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 73823.932567                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73823.932567                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 73823.932567                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73823.932567                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       296314                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          354                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             5017                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.061989                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           59                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7607                       # number of writebacks
system.cpu3.dcache.writebacks::total             7607                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10998                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10998                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44761                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44761                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          103                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55759                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55759                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55759                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55759                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5493                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5493                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6771                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6771                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12264                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12264                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12264                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12264                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    389448770                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    389448770                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    615609361                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    615609361                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      6939002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      6939002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       167497                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       167497                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1005058131                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1005058131                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1005058131                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1005058131                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1119000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1119000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1119000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1119000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054471                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054471                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077762                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077762                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.072503                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.072503                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.019380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.019380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065263                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065263                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065263                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065263                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 70899.102494                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 70899.102494                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 90918.529169                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90918.529169                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 65462.283019                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65462.283019                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6699.880000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6699.880000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 81951.902397                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81951.902397                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 81951.902397                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81951.902397                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223800                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223800                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223800                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223800                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             6170                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.230629                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107931                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6170                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            17.492869                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   210.487537                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   300.743092                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.411108                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.587389                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998497                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           204549                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          204549                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        91750                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          91750                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        91750                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           91750                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        91750                       # number of overall hits
system.cpu3.icache.overall_hits::total          91750                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7437                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7437                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7437                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7437                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7437                       # number of overall misses
system.cpu3.icache.overall_misses::total         7437                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    432244340                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    432244340                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    432244340                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    432244340                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    432244340                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    432244340                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        99187                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        99187                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        99187                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        99187                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        99187                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        99187                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.074980                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.074980                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.074980                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.074980                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.074980                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.074980                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 58120.793331                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58120.793331                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 58120.793331                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58120.793331                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 58120.793331                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58120.793331                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1203                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    30.846154                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1262                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1262                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1262                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1262                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1262                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1262                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         6175                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6175                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         6175                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6175                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         6175                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6175                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    351834876                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    351834876                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    351834876                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    351834876                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    351834876                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    351834876                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.062256                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.062256                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.062256                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.062256                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.062256                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.062256                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 56977.307854                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56977.307854                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 56977.307854                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56977.307854                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 56977.307854                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56977.307854                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25644                       # number of replacements
system.l2.tags.tagsinuse                  2486.100116                       # Cycle average of tags in use
system.l2.tags.total_refs                        8013                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25644                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.312471                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      942.533042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        53.132354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       153.976721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.454441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        25.301962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        19.025264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         7.662856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        10.578178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   232.008651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   146.230076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   102.364891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   105.409820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     4.264719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     3.068836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   321.210284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   358.878018                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.057528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.014161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.008925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.006248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.021904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.151740                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          690                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.130859                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    724856                       # Number of tag accesses
system.l2.tags.data_accesses                   724856                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          614                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          538                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1024                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          509                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           48                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           16                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2314                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1134                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6197                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11493                       # number of Writeback hits
system.l2.Writeback_hits::total                 11493                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          180                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           36                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          236                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   452                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          614                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          718                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1024                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          545                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           48                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           16                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2314                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1370                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6649                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          614                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          718                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1024                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          545                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           48                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           16                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2314                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1370                       # number of overall hits
system.l2.overall_hits::total                    6649                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         2901                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2042                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1228                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1222                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          120                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           48                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         3854                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4354                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15769                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 45                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          825                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6483                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9120                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         2901                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3852                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1228                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2047                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           50                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3854                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10837                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24889                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2901                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3852                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1228                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2047                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          120                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           50                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3854                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10837                       # number of overall misses
system.l2.overall_misses::total                 24889                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    246809000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    191997500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    109580250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    115683000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst     10933500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      4910750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    321253750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    377459250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1378627000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       156496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       125497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       156996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       438989                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        34000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       190995                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    166710500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     74426500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       289250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    605575998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     847002248                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    246809000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    358708000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    109580250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    190109500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     10933500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      5200000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    321253750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    983035248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2225629248                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    246809000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    358708000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    109580250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    190109500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     10933500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      5200000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    321253750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    983035248                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2225629248                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3515                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2580                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2252                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1731                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           64                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         6168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5488                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21966                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11494                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11494                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               53                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          861                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9572                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3515                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4570                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2252                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2592                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          168                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           66                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         6168                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12207                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31538                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3515                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4570                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2252                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2592                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          168                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           66                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         6168                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12207                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31538                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.825320                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.791473                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.545293                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.705950                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.714286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.624838                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.793367                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.717882                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000087                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000087                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.952381                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.849057                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.909548                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.958188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.964876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952779                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.825320                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.842888                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.545293                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.789738                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.714286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.757576                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.624838                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.887769                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.789175                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.825320                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.842888                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.545293                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.789738                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.714286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.757576                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.624838                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.887769                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.789175                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 85077.214754                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 94024.240940                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 89234.731270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 94666.939444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 91112.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 102307.291667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83355.928905                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86692.524116                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87426.406240                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  7824.800000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 10458.083333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 19624.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9755.311111                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7874.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 15624.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 11333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data 20999.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13642.500000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 92105.248619                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 90213.939394                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       144625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93409.840814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92873.053509                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85077.214754                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 93122.533749                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 89234.731270                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 92872.252076                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 91112.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data       104000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83355.928905                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90711.013011                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89422.204508                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85077.214754                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 93122.533749                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 89234.731270                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 92872.252076                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 91112.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data       104000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83355.928905                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90711.013011                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89422.204508                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10322                       # number of writebacks
system.l2.writebacks::total                     10322                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           80                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           66                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           67                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           67                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                340                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 340                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                340                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         2821                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2027                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1162                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1204                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           53                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3787                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4344                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15429                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            45                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6483                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9120                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         2821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24549                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         2821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24549                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    204479000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    165336750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     89351500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     98916750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      5022250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      2989750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    268483750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    322082750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1156662500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       366016                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       222010                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       102502                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       144507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       835035                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        73503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        70504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        57502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        53503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       255012                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    144270500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     64166000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       264250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    525509502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    734210252                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    204479000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    309607250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     89351500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    163082750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      5022250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      3254000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    268483750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    847592252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1890872752                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    204479000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    309607250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     89351500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    163082750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      5022250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      3254000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    268483750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    847592252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1890872752                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       632500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1054000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2951500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       632500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1054000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2951500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.802560                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.785659                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.515986                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.695552                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.315476                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.484375                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.613975                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.791545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.702404                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000087                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000087                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.952381                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.615385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.849057                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.909548                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.958188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.964876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952779                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.802560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.839606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.515986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.782793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.315476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.613975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.886950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.778394                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.802560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.839606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.515986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.782793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.315476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.613975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.886950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.778394                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72484.579936                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81567.217563                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76894.578313                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82156.769103                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94759.433962                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96443.548387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70896.157909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74144.279466                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74966.783330                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18300.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18500.833333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 20500.400000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18063.375000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18556.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18375.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17626                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19167.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18215.142857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 79707.458564                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 77776.969697                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       132125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81059.617770                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80505.510088                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 72484.579936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 80689.927026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 76894.578313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 80375.924101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94759.433962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 98606.060606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 70896.157909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 78285.051445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77024.430812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 72484.579936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 80689.927026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 76894.578313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 80375.924101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94759.433962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 98606.060606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 70896.157909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 78285.051445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77024.430812                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210833.333333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210800                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210821.428571                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210833.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210800                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210821.428571                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15429                       # Transaction distribution
system.membus.trans_dist::ReadResp              15428                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback             10323                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              157                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             78                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              62                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9121                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9117                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        59714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        59744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  59744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2231552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2231664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2231664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              177                       # Total snoops (count)
system.membus.snoop_fanout::samples             35122                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   35122    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35122                       # Request fanout histogram
system.membus.reqLayer0.occupancy               31000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            82862500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          130448701                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          63692                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        51143                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3961                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        50433                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17358                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    34.417941                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4155                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          203                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               53908                       # DTB read hits
system.switch_cpus0.dtb.read_misses               446                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11513                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31489                       # DTB write hits
system.switch_cpus0.dtb.write_misses               56                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  29                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5515                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               85397                       # DTB hits
system.switch_cpus0.dtb.data_misses               502                       # DTB misses
system.switch_cpus0.dtb.data_acv                   29                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           17028                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13117                       # ITB hits
system.switch_cpus0.itb.fetch_misses              192                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  15                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13309                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  700683                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       126138                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                313084                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              63692                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21513                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               284023                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          10078                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         4419                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            41675                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2749                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       419871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.745667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.101105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          362425     86.32%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4885      1.16%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6048      1.44%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3981      0.95%     89.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9841      2.34%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2773      0.66%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3394      0.81%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1625      0.39%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24899      5.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       419871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090900                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446827                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           94670                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       274176                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40555                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6068                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4401                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3852                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          650                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        265080                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2081                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4401                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           98604                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          75559                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       126285                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            42377                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        72644                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        251124                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          910                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          4108                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          9229                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         55842                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       170827                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       315124                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       314892                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          210                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       112988                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           57839                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5778                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          962                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40645                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8079                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4695                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            226999                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7124                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           217092                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          439                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        68923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        34399                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4817                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       419871                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.517045                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.251648                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       332887     79.28%     79.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        33663      8.02%     87.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17379      4.14%     91.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        13224      3.15%     94.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        12043      2.87%     97.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5726      1.36%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3090      0.74%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1215      0.29%     99.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          644      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       419871                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            416      5.34%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4975     63.91%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2393     30.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       124463     57.33%     57.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          185      0.09%     57.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           49      0.02%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        56756     26.14%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32318     14.89%     98.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        217092                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.309829                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7784                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035856                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       861578                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       302952                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       199595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          700                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          442                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          310                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        224500                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            376                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2335                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        16356                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          359                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5775                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        10611                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4401                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          20203                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        46263                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       238550                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1348                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50874                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34508                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5564                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        46006                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          359                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3342                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4253                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       212967                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        54511                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4125                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4427                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               86126                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28993                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31615                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.303942                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                201315                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               199905                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            95156                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           122904                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.285300                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.774230                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        69803                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3920                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       407371                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.412567                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369865                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       349054     85.68%     85.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26785      6.58%     92.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         9754      2.39%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4688      1.15%     95.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4194      1.03%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2080      0.51%     97.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2178      0.53%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1637      0.40%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7001      1.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       407371                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168068                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168068                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63251                       # Number of memory references committed
system.switch_cpus0.commit.loads                34518                       # Number of loads committed
system.switch_cpus0.commit.membars                976                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             22842                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162062                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2107                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.71%      1.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97174     57.82%     59.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35494     21.12%     80.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29015     17.26%     98.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.98%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168068                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7001                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              635535                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             488335                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2546                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 280812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              409230                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165199                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165199                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.241448                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.241448                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.235769                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.235769                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          276010                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         140149                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              164                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             105                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12466                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2907                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          53508                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        44918                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2502                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        39211                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          16342                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    41.677080                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3146                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          174                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               45926                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1104                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3680                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              17859                       # DTB write hits
system.switch_cpus1.dtb.write_misses              168                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1215                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               63785                       # DTB hits
system.switch_cpus1.dtb.data_misses              1272                       # DTB misses
system.switch_cpus1.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4895                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8140                       # ITB hits
system.switch_cpus1.itb.fetch_misses              363                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8503                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  449617                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        89855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                266676                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              53508                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        19488                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               223013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           8030                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          180                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7202                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            33790                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1591                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       324370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.822135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.177282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          275474     84.93%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2370      0.73%     85.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            7418      2.29%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2620      0.81%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8249      2.54%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1826      0.56%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5273      1.63%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1274      0.39%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           19866      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       324370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.119008                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.593118                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           66991                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       214309                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            34548                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4834                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3687                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2161                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          338                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        216084                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1130                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3687                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           70349                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          47784                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131531                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            36015                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        35003                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        201285                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           514                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          1102                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         23598                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       138483                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       240126                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       239882                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       101496                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           36987                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10136                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          842                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            37934                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        39062                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        19725                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5959                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2409                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            180233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6826                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           181130                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          564                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        45500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        23049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4794                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       324370                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.558406                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.251690                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       252368     77.80%     77.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        24248      7.48%     85.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        14747      4.55%     89.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        14242      4.39%     94.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        13131      4.05%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2962      0.91%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1747      0.54%     99.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          554      0.17%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          371      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       324370                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            117      1.54%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5424     71.58%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2037     26.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       106088     58.57%     58.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          114      0.06%     58.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     58.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.01%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        49905     27.55%     86.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        18485     10.21%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6503      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        181130                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.402854                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               7578                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.041837                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       694062                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       232428                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       161621                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          710                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          368                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          315                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        188323                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            379                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          715                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11724                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3288                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        13579                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3687                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           9967                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        34105                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       191415                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        39062                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        19725                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5499                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           153                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        33950                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          746                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2543                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3289                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       177993                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        47612                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3137                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4356                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               65850                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           24604                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             18238                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.395877                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                164037                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               161936                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            73332                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            91118                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.360164                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.804803                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        45418                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2032                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2991                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       315807                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.457187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.440028                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       263253     83.36%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        25256      8.00%     91.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11507      3.64%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2806      0.89%     95.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2001      0.63%     96.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1593      0.50%     97.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1259      0.40%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          884      0.28%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         7248      2.30%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       315807                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       144383                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        144383                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 43775                       # Number of memory references committed
system.switch_cpus1.commit.loads                27338                       # Number of loads committed
system.switch_cpus1.commit.membars               1078                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             20747                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           138568                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1414                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2831      1.96%      1.96% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        90054     62.37%     64.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          102      0.07%     64.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     64.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        28416     19.68%     84.10% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        16449     11.39%     95.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6503      4.50%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       144383                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         7248                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              491688                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             388281                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 125247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              662035                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             141558                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               141558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.176203                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.176203                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.314841                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.314841                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          221331                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         117296                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             173                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15391                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4435                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           1999                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1469                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          217                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1618                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            302                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    18.665019                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            182                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1194                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 7                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               7                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                364                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1558                       # DTB hits
system.switch_cpus2.dtb.data_misses                 7                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               7                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                147                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            149                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   20364                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         5262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8656                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               1999                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          484                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 4289                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            492                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1170                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          158                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.877534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.282938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            8329     84.44%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              79      0.80%     85.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             221      2.24%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             109      1.11%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             198      2.01%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              78      0.79%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              74      0.75%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              26      0.26%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             750      7.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.098163                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.425064                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3339                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         5144                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1067                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          104                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           209                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          115                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           37                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6400                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           98                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           209                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3424                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            435                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         4300                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1089                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          406                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5839                       # Number of instructions processed by rename
system.switch_cpus2.rename.LQFullEvents           262                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4270                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6694                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6692                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1553                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2717                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          188                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              690                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1488                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          218                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           45                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              5034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             4227                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           31                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          214                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9864                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.428528                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.089227                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7954     80.64%     80.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          844      8.56%     89.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          452      4.58%     93.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          254      2.58%     96.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          197      2.00%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           88      0.89%     99.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           44      0.45%     99.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           23      0.23%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            8      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9864                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              5      3.85%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            94     72.31%     76.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           31     23.85%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2441     57.75%     57.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            7      0.17%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1303     30.83%     88.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          382      9.04%     97.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.22%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          4227                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.207572                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                130                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.030755                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        18479                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8425                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3778                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4357                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           35                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          948                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          227                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           209                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            411                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5358                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           69                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1488                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          483                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          231                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           41                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          227                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         4014                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1201                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          213                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   48                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1568                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             614                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               367                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.197113                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3845                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3778                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1749                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2232                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.185523                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.783602                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3140                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           62                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          201                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         9280                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.238901                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.912567                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         8293     89.36%     89.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          481      5.18%     94.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          242      2.61%     97.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           97      1.05%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           50      0.54%     98.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           38      0.41%     99.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           22      0.24%     99.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           17      0.18%     99.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           40      0.43%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         9280                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2217                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2217                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   796                       # Number of memory references committed
system.switch_cpus2.commit.loads                  540                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               373                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2115                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.59%      0.59% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1284     57.92%     58.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.23%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          565     25.48%     84.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          256     11.55%     95.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.24%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2217                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           40                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               14569                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              11298                       # The number of ROB writes
system.switch_cpus2.timesIdled                    104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  10500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             1089657                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2204                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2204                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      9.239564                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                9.239564                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.108230                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.108230                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4739                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2866                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9977                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            80                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         137605                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       112618                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7429                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        88024                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          53297                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    60.548260                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8463                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          240                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              123177                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1845                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46994                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              93941                       # DTB write hits
system.switch_cpus3.dtb.write_misses              925                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18793                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              217118                       # DTB hits
system.switch_cpus3.dtb.data_misses              2770                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65787                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38736                       # ITB hits
system.switch_cpus3.itb.fetch_misses              487                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  11                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          39223                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1482415                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       254303                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                779527                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             137605                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        61760                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               830521                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          19408                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                46                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          201                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        12651                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            99188                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4669                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1107556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.703826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.011836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          959636     86.64%     86.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10387      0.94%     87.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17552      1.58%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11910      1.08%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           30090      2.72%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6610      0.60%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10163      0.92%     94.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5746      0.52%     94.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           55462      5.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1107556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.092825                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.525849                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          183606                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       801292                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            88503                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25249                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8905                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7791                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          826                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        674299                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2531                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8905                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          195830                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         362879                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       255145                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           100716                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       184080                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        642834                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          860                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21447                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         10152                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        134218                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       426705                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       848123                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       845182                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2612                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       294143                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          132554                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15569                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1976                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           158112                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       120985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101081                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        22971                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13789                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            591322                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12921                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           555590                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1211                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       160126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        96633                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8410                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1107556                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.501636                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.229586                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       882606     79.69%     79.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        88472      7.99%     87.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        44292      4.00%     91.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36815      3.32%     95.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        27009      2.44%     97.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        15845      1.43%     98.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8242      0.74%     99.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2824      0.25%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1451      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1107556                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            797      4.11%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10363     53.47%     57.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8221     42.42%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       317453     57.14%     57.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          541      0.10%     57.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1197      0.22%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       130670     23.52%     81.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        95984     17.28%     98.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9064      1.63%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        555590                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.374787                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19381                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.034884                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2231371                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       760840                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       517166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         7956                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4072                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3803                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        570376                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4141                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4931                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        36969                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          572                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12610                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        19540                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8905                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         136874                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       200725                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       615897                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2351                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       120985                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101081                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9973                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1095                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       199198                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          572                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6398                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8691                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       547417                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       125531                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8172                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11654                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              220583                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           73634                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95052                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.369274                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                525993                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               520969                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           256336                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           351485                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.351433                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.729294                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       155594                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4511                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7853                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1081176                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.419336                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.333817                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       916681     84.79%     84.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74686      6.91%     91.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29156      2.70%     94.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13824      1.28%     95.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16280      1.51%     97.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         5024      0.46%     97.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5602      0.52%     98.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4330      0.40%     98.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15593      1.44%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1081176                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       453376                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        453376                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172487                       # Number of memory references committed
system.switch_cpus3.commit.loads                84016                       # Number of loads committed
system.switch_cpus3.commit.membars               2362                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             59006                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435784                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4291                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.14%      2.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257759     56.85%     59.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86378     19.05%     78.47% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88539     19.53%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9064      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       453376                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15593                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1666270                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1244596                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 374859                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              896595                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             444112                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               444112                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.337931                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.337931                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.299587                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.299587                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          739446                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         351744                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2526                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17808                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7533                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22517                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22516                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11494                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             162                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            81                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            243                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9606                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       224960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       471576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       144128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       235168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       394752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1268136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2754096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             761                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            43877                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  43877    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              43877                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33439500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5843623                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7963992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3609116                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4452476                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            281891                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            133972                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          10024872                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20088240                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.063112                       # Number of seconds simulated
sim_ticks                                 63112310000                       # Number of ticks simulated
final_tick                               2326725542000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 820183                       # Simulator instruction rate (inst/s)
host_op_rate                                   820183                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              191370656                       # Simulator tick rate (ticks/s)
host_mem_usage                                 748052                       # Number of bytes of host memory used
host_seconds                                   329.79                       # Real time elapsed on the host
sim_insts                                   270489070                       # Number of instructions simulated
sim_ops                                     270489070                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        51264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        21504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       203840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       255360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      4146240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     31394304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        77184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        40768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36191040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        51264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       203840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      4146240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        77184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4478528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30356160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30356160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        64785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       490536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              565485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        474315                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             474315                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       812266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       340726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3229798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      4046120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     65696217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    497435508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1222963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       645960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            9127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             573438684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       812266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3229798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     65696217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1222963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70961244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       480986356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            480986356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       480986356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       812266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       340726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3229798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      4046120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     65696217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    497435508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1222963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       645960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           9127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1054425040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      565485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     515979                       # Number of write requests accepted
system.mem_ctrls.readBursts                    565485                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   515979                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               36049728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  141312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31112896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36191040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33022656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29849                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          723                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             32158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             32834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             34556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             34939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            32504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             31395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            30883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            37673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31269                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       152                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   63112311500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                565485                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               515979                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  229839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  141282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  111999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   78912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    454                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       264907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.535739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.661526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.400772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       130286     49.18%     49.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        71035     26.82%     76.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13754      5.19%     81.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6243      2.36%     83.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3815      1.44%     84.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2033      0.77%     85.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2378      0.90%     86.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1560      0.59%     87.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        33803     12.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       264907                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.818275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.737066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2137      7.52%      7.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3245     11.42%     18.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         16043     56.45%     75.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4625     16.27%     91.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1375      4.84%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           387      1.36%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           191      0.67%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           106      0.37%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            78      0.27%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            57      0.20%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            36      0.13%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            42      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           27      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           16      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           16      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           12      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            7      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28422                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.103930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.622095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     13.181686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         28320     99.64%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            40      0.14%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             7      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             4      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             2      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.00%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.00%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            3      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            5      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            4      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            6      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            6      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            7      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28423                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  15083166998                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25644610748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2816385000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26777.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45527.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       571.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       492.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    573.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    523.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   427932                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  356573                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.35                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      58358.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1008375480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                550204875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2276242800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1590392880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           4275972480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          32958062910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          10369648500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            53028899925                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            810.009003                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  16984397750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2107300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   44015858500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1133674920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                618572625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2494291800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1690858800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           4275972480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          33000376005                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          10332531750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            53546278380                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            817.911887                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  16928913000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2107300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   44071343250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      68                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1881                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     553     31.62%     31.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.17%     31.79% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     65      3.72%     35.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.06%     35.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1127     64.44%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1749                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      553     47.06%     47.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.26%     47.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      65      5.53%     52.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     52.94% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     553     47.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1175                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             63416802000     99.50%     99.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2732500      0.00%     99.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               29022500      0.05%     99.55% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1590500      0.00%     99.55% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              285719500      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         63735867000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.490683                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.671812                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1612     88.96%     88.96% # number of callpals executed
system.cpu0.kern.callpal::rdps                    132      7.28%     96.25% # number of callpals executed
system.cpu0.kern.callpal::rti                      68      3.75%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1812                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               69                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              475                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          489.603230                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              11423                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              475                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.048421                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data            1                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   488.603230                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.001953                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.954303                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.956256                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           328119                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          328119                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        53595                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          53595                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        24718                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         24718                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          809                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          809                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          523                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          523                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        78313                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           78313                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        78313                       # number of overall hits
system.cpu0.dcache.overall_hits::total          78313                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1364                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1364                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          645                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          645                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           68                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           68                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          122                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2009                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2009                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2009                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2009                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     66354990                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     66354990                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     25667219                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     25667219                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      3524991                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      3524991                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      3051571                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3051571                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     92022209                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     92022209                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     92022209                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     92022209                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        54959                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        54959                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        25363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        25363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          645                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          645                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        80322                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        80322                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        80322                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        80322                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024819                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.025431                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025431                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.077537                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.077537                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.189147                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.189147                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.025012                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025012                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.025012                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025012                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48647.353372                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48647.353372                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39794.137984                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39794.137984                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 51838.102941                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 51838.102941                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 25012.877049                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 25012.877049                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45804.982081                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45804.982081                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45804.982081                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45804.982081                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          333                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          814                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.136364                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.615385                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          191                       # number of writebacks
system.cpu0.dcache.writebacks::total              191                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          731                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          731                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          284                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          284                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           11                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1015                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1015                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1015                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1015                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          633                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          633                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          361                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          361                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           57                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           57                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          121                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          121                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          994                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          994                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          614                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          614                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          278                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          278                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          892                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          892                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     32473270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     32473270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     13196556                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13196556                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      2916752                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2916752                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      2871429                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2871429                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     45669826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     45669826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     45669826                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     45669826                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    138140000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    138140000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     61978500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     61978500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    200118500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    200118500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.011518                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011518                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.014233                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014233                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.064994                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.064994                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.187597                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.187597                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.012375                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012375                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.012375                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012375                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 51300.584518                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 51300.584518                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 36555.556787                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36555.556787                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 51171.087719                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51171.087719                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 23730.818182                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23730.818182                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 45945.498994                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45945.498994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 45945.498994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45945.498994                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224983.713355                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224983.713355                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 222944.244604                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222944.244604                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224348.094170                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224348.094170                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             1769                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              14958                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1769                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.455625                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           120485                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          120485                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        57357                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          57357                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        57357                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           57357                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        57357                       # number of overall hits
system.cpu0.icache.overall_hits::total          57357                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2001                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2001                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2001                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2001                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2001                       # number of overall misses
system.cpu0.icache.overall_misses::total         2001                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    117811855                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    117811855                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    117811855                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    117811855                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    117811855                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    117811855                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        59358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        59358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        59358                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        59358                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        59358                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        59358                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.033711                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.033711                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.033711                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.033711                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.033711                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.033711                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 58876.489255                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58876.489255                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 58876.489255                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58876.489255                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 58876.489255                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58876.489255                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          232                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          232                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          232                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          232                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         1769                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1769                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         1769                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1769                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         1769                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1769                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    104440615                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    104440615                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    104440615                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    104440615                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    104440615                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    104440615                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.029802                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029802                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.029802                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029802                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.029802                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029802                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59039.352742                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59039.352742                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 59039.352742                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59039.352742                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 59039.352742                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59039.352742                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      66                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1868                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     458     32.01%     32.01% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     65      4.54%     36.55% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.07%     36.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    907     63.38%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1431                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      458     46.69%     46.69% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      65      6.63%     53.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.10%     53.41% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     457     46.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  981                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             62393278500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               28918500      0.05%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1417000      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              138194500      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         62561808500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.503859                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.685535                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.92%      0.98% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.13%      1.12% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1279     83.98%     85.10% # number of callpals executed
system.cpu1.kern.callpal::rdps                    130      8.54%     93.63% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.07%     93.70% # number of callpals executed
system.cpu1.kern.callpal::rti                      86      5.65%     99.34% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.59%     99.93% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.07%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1523                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 66                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.015152                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.347107                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         254812500     67.28%     67.28% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           123905500     32.72%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5059                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          492.219659                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              85528                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5059                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.906108                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   492.219659                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.961367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.961367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           564079                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          564079                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        75807                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          75807                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        38780                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         38780                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          750                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          750                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          781                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          781                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       114587                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          114587                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       114587                       # number of overall hits
system.cpu1.dcache.overall_hits::total         114587                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9478                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9478                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        13849                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        13849                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          181                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          181                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           57                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        23327                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         23327                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        23327                       # number of overall misses
system.cpu1.dcache.overall_misses::total        23327                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    586888936                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    586888936                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    997335772                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    997335772                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     11638498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     11638498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      1125521                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1125521                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1584224708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1584224708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1584224708                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1584224708                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        85285                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        85285                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        52629                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        52629                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       137914                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       137914                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       137914                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       137914                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.111133                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.111133                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.263144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.263144                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.194415                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.194415                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.068019                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.068019                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.169142                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.169142                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.169142                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.169142                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 61921.179152                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61921.179152                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 72015.002672                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72015.002672                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 64301.093923                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 64301.093923                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 19745.982456                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 19745.982456                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67913.778368                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67913.778368                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67913.778368                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67913.778368                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        92144                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          274                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1892                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.701903                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    45.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2834                       # number of writebacks
system.cpu1.dcache.writebacks::total             2834                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6214                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6214                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        11754                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        11754                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           56                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           56                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        17968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        17968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        17968                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        17968                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3264                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3264                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2095                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2095                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          125                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          125                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           57                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5359                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5359                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           67                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           67                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           67                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           67                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    224888568                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    224888568                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    163833986                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    163833986                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      7655002                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7655002                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      1041479                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1041479                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    388722554                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    388722554                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    388722554                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    388722554                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     15122500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     15122500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     15122500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     15122500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.038272                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038272                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.039807                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039807                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.134264                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.134264                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.068019                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.068019                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.038858                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038858                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.038858                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038858                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 68899.683824                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68899.683824                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 78202.379952                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78202.379952                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 61240.016000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61240.016000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 18271.561404                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 18271.561404                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72536.397462                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72536.397462                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72536.397462                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72536.397462                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225708.955224                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225708.955224                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225708.955224                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225708.955224                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4664                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999551                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              90332                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4664                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            19.367925                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999551                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           159558                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          159558                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        71945                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          71945                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        71945                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           71945                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        71945                       # number of overall hits
system.cpu1.icache.overall_hits::total          71945                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5500                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5500                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5500                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5500                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5500                       # number of overall misses
system.cpu1.icache.overall_misses::total         5500                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    389820915                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    389820915                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    389820915                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    389820915                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    389820915                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    389820915                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        77445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        77445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        77445                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        77445                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        77445                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        77445                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.071018                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.071018                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.071018                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.071018                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.071018                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.071018                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 70876.530000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70876.530000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 70876.530000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70876.530000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 70876.530000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70876.530000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          428                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.923077                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          833                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          833                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          833                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          833                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          833                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          833                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         4667                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4667                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         4667                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4667                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         4667                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4667                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    331331783                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    331331783                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    331331783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    331331783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    331331783                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    331331783                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.060262                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.060262                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.060262                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.060262                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.060262                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.060262                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 70994.596743                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70994.596743                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 70994.596743                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70994.596743                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 70994.596743                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70994.596743                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     142                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     97851                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    7209     44.90%     44.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     40      0.25%     45.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     65      0.40%     45.55% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     45.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   8741     54.44%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               16056                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     7208     49.64%     49.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      40      0.28%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      65      0.45%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    7207     49.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                14521                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             60720735000     95.27%     95.27% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               44719000      0.07%     95.34% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               50071000      0.08%     95.41% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 485000      0.00%     95.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2921994000      4.58%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         63738004000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999861                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.824505                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.904397                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       161     55.33%     55.33% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      2.06%     57.39% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.69%     58.08% # number of syscalls executed
system.cpu2.kern.syscall::17                      109     37.46%     95.53% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.34%     95.88% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.34%     96.22% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.34%     96.56% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.34%     96.91% # number of syscalls executed
system.cpu2.kern.syscall::71                        6      2.06%     98.97% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.34%     99.31% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.34%     99.66% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.34%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   291                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  170      0.32%      0.32% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      0.33% # number of callpals executed
system.cpu2.kern.callpal::swpipl                13005     24.14%     24.47% # number of callpals executed
system.cpu2.kern.callpal::rdps                    326      0.61%     25.07% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     25.07% # number of callpals executed
system.cpu2.kern.callpal::rti                    2945      5.47%     30.54% # number of callpals executed
system.cpu2.kern.callpal::callsys                 306      0.57%     31.11% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     31.11% # number of callpals executed
system.cpu2.kern.callpal::rdunique              37118     68.89%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 53883                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             3114                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2888                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2887                      
system.cpu2.kern.mode_good::user                 2888                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.927103                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.962179                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       29901766500     45.48%     45.48% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         35845008500     54.52%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     170                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           574604                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.273857                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           49207098                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           574604                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            85.636539                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     2.184679                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.089178                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.004267                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.994315                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998582                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        222987734                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       222987734                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     34790280                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       34790280                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     17393073                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      17393073                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        99086                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        99086                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       102792                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       102792                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     52183353                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        52183353                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     52183353                       # number of overall hits
system.cpu2.dcache.overall_hits::total       52183353                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       305336                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       305336                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      2907418                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2907418                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         5082                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5082                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           95                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           95                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      3212754                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3212754                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      3212754                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3212754                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20418773841                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20418773841                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 233840728336                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 233840728336                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    301702186                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    301702186                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       936514                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       936514                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 254259502177                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 254259502177                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 254259502177                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 254259502177                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     35095616                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     35095616                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     20300491                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     20300491                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       104168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       104168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       102887                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       102887                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     55396107                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     55396107                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     55396107                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     55396107                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008700                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008700                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.143219                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.143219                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.048787                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.048787                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000923                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000923                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.057996                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.057996                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.057996                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.057996                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 66873.129408                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 66873.129408                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80429.002069                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80429.002069                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 59366.821330                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 59366.821330                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  9858.042105                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9858.042105                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 79140.669400                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79140.669400                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 79140.669400                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79140.669400                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     14065453                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         5952                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           199880                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             54                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.369487                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   110.222222                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       491660                       # number of writebacks
system.cpu2.dcache.writebacks::total           491660                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       171652                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       171652                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      2468655                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      2468655                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         2201                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         2201                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      2640307                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2640307                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      2640307                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2640307                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       133684                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       133684                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       438763                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       438763                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         2881                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         2881                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           95                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           95                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       572447                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       572447                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       572447                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       572447                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          410                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          410                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          754                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          754                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         1164                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         1164                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8527132927                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8527132927                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  40504215767                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  40504215767                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    159011314                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    159011314                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       793986                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       793986                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  49031348694                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  49031348694                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  49031348694                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  49031348694                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     67285500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     67285500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    127738000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    127738000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    195023500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    195023500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003809                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003809                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.021613                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.021613                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.027657                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027657                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000923                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000923                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.010334                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010334                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.010334                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.010334                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 63785.740455                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 63785.740455                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 92314.565647                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 92314.565647                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 55193.097536                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55193.097536                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  8357.747368                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8357.747368                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85652.206569                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85652.206569                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85652.206569                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85652.206569                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 164110.975610                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 164110.975610                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 169413.793103                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 169413.793103                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 167545.962199                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 167545.962199                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           137583                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.244295                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           22517708                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           137583                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           163.666354                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.743576                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   509.500719                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.003405                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.995119                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998524                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         45983549                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        45983549                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     22772479                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       22772479                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     22772479                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        22772479                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     22772479                       # number of overall hits
system.cpu2.icache.overall_hits::total       22772479                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       150470                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       150470                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       150470                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        150470                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       150470                       # number of overall misses
system.cpu2.icache.overall_misses::total       150470                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   7479249547                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   7479249547                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   7479249547                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   7479249547                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   7479249547                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   7479249547                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     22922949                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     22922949                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     22922949                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     22922949                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     22922949                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     22922949                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.006564                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006564                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.006564                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006564                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.006564                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006564                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49705.918436                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49705.918436                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49705.918436                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49705.918436                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49705.918436                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49705.918436                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2802                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    48.310345                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        12819                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        12819                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        12819                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        12819                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        12819                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        12819                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       137651                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       137651                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       137651                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       137651                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       137651                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       137651                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   6644296616                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   6644296616                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   6644296616                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   6644296616                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   6644296616                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   6644296616                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.006005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.006005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.006005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006005                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48269.148906                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48269.148906                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48269.148906                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48269.148906                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48269.148906                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48269.148906                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      70                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1318                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     334     28.33%     28.33% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     65      5.51%     33.84% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.25%     34.10% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    777     65.90%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1179                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      334     45.44%     45.44% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      65      8.84%     54.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.41%     54.69% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     333     45.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  735                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             63038146000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               28448500      0.05%     99.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2513000      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              116177500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         63185285000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.428571                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.623410                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.24%      0.24% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1045     83.73%     83.97% # number of callpals executed
system.cpu3.kern.callpal::rdps                    133     10.66%     94.63% # number of callpals executed
system.cpu3.kern.callpal::rti                      67      5.37%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1248                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               70                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              776                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          443.009511                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               8035                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              776                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.354381                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   443.009511                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.865253                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.865253                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           212280                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          212280                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        34619                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          34619                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        14433                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         14433                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          266                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          266                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        49052                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           49052                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        49052                       # number of overall hits
system.cpu3.dcache.overall_hits::total          49052                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1544                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1544                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1598                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1598                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           44                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           58                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         3142                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3142                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         3142                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3142                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     77983883                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     77983883                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    100105014                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    100105014                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      1313499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1313499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      1098023                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1098023                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    178088897                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    178088897                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    178088897                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    178088897                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        36163                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        36163                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        16031                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        16031                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        52194                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        52194                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        52194                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        52194                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.042696                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.042696                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.099682                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.099682                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.141935                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.141935                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.217228                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.217228                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.060198                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.060198                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.060198                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.060198                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 50507.696244                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 50507.696244                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 62643.938673                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62643.938673                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 29852.250000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29852.250000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 18931.431034                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 18931.431034                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 56680.107257                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 56680.107257                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 56680.107257                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 56680.107257                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         5813                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          586                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               93                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    62.505376                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    65.111111                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          401                       # number of writebacks
system.cpu3.dcache.writebacks::total              401                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          626                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          626                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1242                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1242                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            7                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1868                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1868                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1868                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1868                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          918                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          918                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          356                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          356                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           37                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           58                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1274                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1274                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1274                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1274                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           80                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           80                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           84                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           84                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     50420556                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     50420556                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     19760457                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     19760457                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1005751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1005751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      1010977                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1010977                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     70181013                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     70181013                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     70181013                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     70181013                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     17250500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     17250500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     17869000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     17869000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.025385                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.025385                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.022207                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.022207                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.119355                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.119355                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.217228                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.217228                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.024409                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.024409                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.024409                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.024409                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54924.352941                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 54924.352941                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 55506.901685                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 55506.901685                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 27182.459459                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27182.459459                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 17430.637931                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17430.637931                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 55087.137363                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 55087.137363                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 55087.137363                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 55087.137363                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 215631.250000                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 215631.250000                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 212726.190476                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 212726.190476                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2266                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              14274                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2266                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             6.299206                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            55252                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           55252                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        23855                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          23855                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        23855                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           23855                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        23855                       # number of overall hits
system.cpu3.icache.overall_hits::total          23855                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2638                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2638                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2638                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2638                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2638                       # number of overall misses
system.cpu3.icache.overall_misses::total         2638                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    174423955                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    174423955                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    174423955                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    174423955                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    174423955                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    174423955                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        26493                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        26493                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        26493                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        26493                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        26493                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        26493                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.099573                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.099573                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.099573                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.099573                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.099573                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.099573                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 66119.770660                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66119.770660                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 66119.770660                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66119.770660                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 66119.770660                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66119.770660                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    22.625000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          372                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          372                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          372                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          372                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          372                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          372                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2266                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2266                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2266                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2266                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2266                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2266                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    148616985                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    148616985                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    148616985                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    148616985                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    148616985                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    148616985                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.085532                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.085532                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.085532                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.085532                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.085532                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.085532                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 65585.606796                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65585.606796                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 65585.606796                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65585.606796                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 65585.606796                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65585.606796                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 322                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2666496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        329                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1124                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1124                       # Transaction distribution
system.iobus.trans_dist::WriteReq               42843                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1179                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        41664                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1630                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        83520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   87934                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          815                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5295                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2667264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2667264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2672559                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               743000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1022000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           243328676                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3235000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            41859958                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                41760                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                41760                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               375840                       # Number of tag accesses
system.iocache.tags.data_accesses              375840                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           96                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               96                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        41664                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        41664                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           96                       # number of demand (read+write) misses
system.iocache.demand_misses::total                96                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           96                       # number of overall misses
system.iocache.overall_misses::total               96                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     12997170                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     12997170                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   9225139548                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   9225139548                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     12997170                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     12997170                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     12997170                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     12997170                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           96                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             96                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        41664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        41664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           96                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              96                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           96                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             96                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 135387.187500                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 135387.187500                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 221417.519873                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 221417.519873                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 135387.187500                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 135387.187500                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 135387.187500                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 135387.187500                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         90893                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                13967                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.507697                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           41664                       # number of writebacks
system.iocache.writebacks::total                41664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           96                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           96                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        41664                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        41664                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           96                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           96                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           96                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           96                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      7920750                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      7920750                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   7058275884                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   7058275884                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      7920750                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      7920750                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      7920750                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      7920750                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 82507.812500                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 82507.812500                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 169409.463422                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 169409.463422                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 82507.812500                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 82507.812500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 82507.812500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 82507.812500                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    591404                       # number of replacements
system.l2.tags.tagsinuse                  1637.005932                       # Cycle average of tags in use
system.l2.tags.total_refs                      183545                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    591404                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.310355                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      827.007655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     7.275823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     6.028284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    30.683912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    31.804748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   414.144638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   299.847692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    13.482608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     6.730572                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.050477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.025277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.018301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.099915                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          587                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.092224                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20583429                       # Number of tag accesses
system.l2.tags.data_accesses                 20583429                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          746                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          153                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1027                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          571                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        72754                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        50075                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst          703                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          161                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  126190                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           495086                       # number of Writeback hits
system.l2.Writeback_hits::total                495086                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   36                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 19                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        32988                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33201                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          746                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          158                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1027                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          772                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        72754                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        83063                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          703                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          168                       # number of demand (read+write) hits
system.l2.demand_hits::total                   159391                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          746                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          158                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1027                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          772                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        72754                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        83063                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          703                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          168                       # number of overall hits
system.l2.overall_hits::total                  159391                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1023                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          317                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         3635                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2335                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        64825                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        85091                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1563                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          490                       # number of ReadReq misses
system.l2.ReadReq_misses::total                159279                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          287                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          105                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           74                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                545                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           84                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              157                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           36                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1725                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       405508                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              407469                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1023                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          353                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3635                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4060                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        64825                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       490599                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1563                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          690                       # number of demand (read+write) misses
system.l2.demand_misses::total                 566748                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1023                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          353                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3635                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4060                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        64825                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       490599                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1563                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          690                       # number of overall misses
system.l2.overall_misses::total                566748                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     94609250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     32234000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    315660750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    221354750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   5741357766                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   8015461938                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    138826500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     47838250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     14607343204                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       469998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       316993                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       891475                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       125997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1804463                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       414489                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        97497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       101997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       644982                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      3608750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    156544998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  39670465017                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     16483498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39847102263                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     94609250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     35842750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    315660750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    377899748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   5741357766                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  47685926955                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    138826500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     64321748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54454445467                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     94609250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     35842750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    315660750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    377899748                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   5741357766                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  47685926955                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    138826500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     64321748                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54454445467                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         1769                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          470                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         4662                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2906                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       137579                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       135166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2266                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          651                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              285469                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       495086                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            495086                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          292                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          132                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              581                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            176                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       438496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            440670                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         1769                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          511                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4662                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4832                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       137579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       573662                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2266                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          858                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               726139                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         1769                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          511                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4662                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4832                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       137579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       573662                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2266                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          858                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              726139                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.578293                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.674468                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.779708                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.803510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.471184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.629530                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.689762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.752688                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.557956                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.982877                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.975309                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.795455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.973684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.938038                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.954545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.967742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.576923                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.903226                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.892045                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.878049                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.895639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.924770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.966184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.924658                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.578293                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.690802                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.779708                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.840232                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.471184                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.855206                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.689762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.804196                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.780495                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.578293                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.690802                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.779708                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.840232                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.471184                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.855206                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.689762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.804196                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.780495                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 92482.160313                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 101684.542587                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 86839.270977                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 94798.608137                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 88567.030713                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 94198.704187                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 88820.537428                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 97629.081633                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 91709.159425                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1637.623693                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  4012.569620                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  8490.238095                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1702.662162                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3310.941284                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  4934.392857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  3249.900000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  6799.800000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  1107.107143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4108.165605                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 100243.055556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 90750.723478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 97829.056435                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 82417.490000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97791.739403                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 92482.160313                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 101537.535411                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 86839.270977                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 93078.755665                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 88567.030713                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 97199.396972                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 88820.537428                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 93219.924638                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96082.289601                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 92482.160313                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 101537.535411                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 86839.270977                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 93078.755665                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 88567.030713                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 97199.396972                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 88820.537428                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 93219.924638                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96082.289601                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               432651                       # number of writebacks
system.l2.writebacks::total                    432651                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          222                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          450                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           67                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           40                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           42                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          357                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           50                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1244                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          222                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          450                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          357                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1244                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          222                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          450                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          357                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1244                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          801                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          301                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         3185                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2268                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        64785                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        85049                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1206                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          440                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           158035                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          287                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          105                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           545                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           84                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          157                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           36                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         1725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       405508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         407469                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         3185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        64785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       490557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            565504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         3185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        64785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       490557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           565504                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          614                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          410                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1028                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          278                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           67                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          754                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           80                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1179                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          892                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           67                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         1164                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           84                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2207                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     65282000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     27094000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    234423500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    187677750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   4922946984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   6944024312                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     90801500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     37868750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12510118796                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      5326695                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      1500538                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      1925591                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      1389540                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10142364                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1545071                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       544521                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       279014                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       510023                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2878629                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      3156250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    135164002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  34680888983                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     14008502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34833217737                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     65282000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     30250250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    234423500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    322841752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   4922946984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  41624913295                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     90801500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     51877252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47343336533                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     65282000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     30250250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    234423500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    322841752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   4922946984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  41624913295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     90801500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     51877252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47343336533                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    129542500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     61545500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       562500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    191650500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     58377000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     14189500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    117931500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     16087000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    206585000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    187919500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     14189500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    179477000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     16649500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    398235500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.452798                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.640426                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.683183                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.780454                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.470893                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.629219                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.532215                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.675883                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.553598                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.982877                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.975309                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.795455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.973684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.938038                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.954545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.967742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.576923                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.903226                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.892045                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.878049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.895639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.924770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.966184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.924658                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.452798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.659491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.683183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.826366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.470893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.855132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.532215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.745921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.778782                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.452798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.659491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.683183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.826366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.470893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.855132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.532215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.745921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.778782                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 81500.624220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90013.289037                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 73602.354788                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82750.330688                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 75988.994119                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 81647.336383                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 75291.459370                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 86065.340909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 79160.431525                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18559.912892                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18994.151899                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18338.961905                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18777.567568                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18609.842202                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18393.702381                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18150.700000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18600.933333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18215.107143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18335.216561                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 87673.611111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 78355.943188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 85524.549412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 70042.510000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85486.792215                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 81500.624220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 89763.353116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 73602.354788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 80851.928876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 75988.994119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 84852.348035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 75291.459370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 81058.206250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83718.835823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 81500.624220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 89763.353116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 73602.354788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 80851.928876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 75988.994119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 84852.348035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 75291.459370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 81058.206250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83718.835823                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210981.270358                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 150110.975610                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 186430.447471                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 209989.208633                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211783.582090                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 156407.824934                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 201087.500000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 175220.525869                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210672.085202                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211783.582090                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 154189.862543                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 198208.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 180442.002719                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              159159                       # Transaction distribution
system.membus.trans_dist::ReadResp             159158                       # Transaction distribution
system.membus.trans_dist::WriteReq               1179                       # Transaction distribution
system.membus.trans_dist::WriteResp              1178                       # Transaction distribution
system.membus.trans_dist::Writeback            474315                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        41664                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        41664                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              790                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            310                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             723                       # Transaction distribution
system.membus.trans_dist::ReadExReq            407458                       # Transaction distribution
system.membus.trans_dist::ReadExResp           407448                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       125097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       125097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1565442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1569857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1694954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5333568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5333568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5295                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     63880128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     63885423                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                69218991                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              480                       # Total snoops (count)
system.membus.snoop_fanout::samples           1085027                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1085027    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1085027                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3915996                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3313552453                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42354042                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2984417971                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         139957                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       116087                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1532                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        94530                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          29000                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    30.678092                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          10170                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          144                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               60113                       # DTB read hits
system.switch_cpus0.dtb.read_misses               285                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses             285                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28885                       # DTB write hits
system.switch_cpus0.dtb.write_misses              116                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses            116                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               88998                       # DTB hits
system.switch_cpus0.dtb.data_misses               401                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses             401                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              11454                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          11454                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  858072                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       121432                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                434951                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             139957                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        39170                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               609458                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           7944                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          897                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles         1575                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            59358                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         1073                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       737334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.589897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.867301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          653835     88.68%     88.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            6377      0.86%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           12854      1.74%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            7669      1.04%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           10843      1.47%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            5140      0.70%     94.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            5704      0.77%     95.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            2733      0.37%     95.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           32179      4.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       737334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.163106                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.506893                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           78090                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       592017                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            56373                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7014                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          3840                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         5815                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          132                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        336473                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          590                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          3840                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           82633                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         193227                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       379468                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            58934                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        19232                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        314056                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          6773                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          1688                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents             6                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       217491                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       367358                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       367290                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps       182197                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           35247                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        12649                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          768                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            62809                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        65483                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        32326                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23962                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        12111                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            285992                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19766                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           274984                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1045                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        58960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        27737                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        14451                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       737334                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.372944                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.073989                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       617437     83.74%     83.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        54744      7.42%     91.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        25976      3.52%     94.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        13251      1.80%     96.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        13189      1.79%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5492      0.74%     99.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3868      0.52%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1905      0.26%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1472      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       737334                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           1398     16.41%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     16.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4146     48.66%     65.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2976     34.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       172987     62.91%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          669      0.24%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        63646     23.15%     86.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        30066     10.93%     97.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         7616      2.77%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        274984                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.320467                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               8520                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.030984                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      1296867                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       365322                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       267908                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        283504                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2898                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        12728                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          607                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5967                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          615                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          174                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          3840                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         188941                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         2045                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       308854                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        65483                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        32326                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16285                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           670                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1155                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          607                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          838                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         2655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         3493                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       270877                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        60410                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4107                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 3096                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               89477                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           44632                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             29067                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.315681                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                269485                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               267908                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           139527                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           186668                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.312221                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.747461                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        60601                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         5310                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3281                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       727113                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.341052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.209821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       635389     87.39%     87.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        41676      5.73%     93.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        17342      2.39%     95.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         9881      1.36%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         5602      0.77%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         4506      0.62%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         1546      0.21%     98.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1602      0.22%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         9569      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       727113                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       247983                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        247983                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 79089                       # Number of memory references committed
system.switch_cpus0.commit.loads                52734                       # Number of loads committed
system.switch_cpus0.commit.membars               2518                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             41148                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           238258                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         9002                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         1249      0.50%      0.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       156841     63.25%     63.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          540      0.22%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        55252     22.28%     86.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        26485     10.68%     96.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         7616      3.07%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       247983                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         9569                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             1025162                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             627387                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 120738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           126615139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             246734                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               246734                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.477721                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.477721                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.287545                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.287545                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          331699                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         198378                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads         494332                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          5750                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         100683                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        78041                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         5039                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        70382                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          41044                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    58.316047                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           8061                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          293                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              104330                       # DTB read hits
system.switch_cpus1.dtb.read_misses               845                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           36085                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              57781                       # DTB write hits
system.switch_cpus1.dtb.write_misses              194                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  34                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          19337                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              162111                       # DTB hits
system.switch_cpus1.dtb.data_misses              1039                       # DTB misses
system.switch_cpus1.dtb.data_acv                   36                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           55422                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              32057                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1929                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  13                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          33986                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1050501                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       204171                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                563693                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             100683                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        49105                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               340753                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          15298                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          991                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       111847                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         1509                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            77445                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3298                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       666954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.845175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.175665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          558754     83.78%     83.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            9613      1.44%     85.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           12465      1.87%     87.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            9348      1.40%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           17746      2.66%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            7430      1.11%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7535      1.13%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            4742      0.71%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           39321      5.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       666954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.095843                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.536594                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          160403                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       404475                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            86965                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         8108                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          7003                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         6519                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          653                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        515830                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2383                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          7003                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          166497                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          84535                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       249587                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            88605                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        70727                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        494050                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          484                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1918                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          4948                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         50016                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       338828                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       617203                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       616864                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          247                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       261338                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           77492                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        13474                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1238                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            65571                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       101438                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        62909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14058                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        10057                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            451739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        17439                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           436706                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          608                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       101481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        50844                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        13118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       666954                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.654777                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.390190                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       495287     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        62833      9.42%     83.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        36483      5.47%     89.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        27878      4.18%     93.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        22247      3.34%     96.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        11059      1.66%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         6663      1.00%     99.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3020      0.45%     99.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1484      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       666954                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            914      7.78%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      7.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7273     61.90%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         3563     30.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       259649     59.46%     59.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          645      0.15%     59.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           56      0.01%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       108266     24.79%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        59289     13.58%     97.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         8792      2.01%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        436706                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.415712                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              11750                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.026906                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1551832                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       570727                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       414165                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          893                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          507                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          393                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        447972                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            478                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         6920                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        21666                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          587                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9288                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        12632                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          7003                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          24208                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49430                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       477669                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1889                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       101438                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        62909                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15284                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           179                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        49187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          587                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         1979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         4770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         6749                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       430986                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       105349                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         5721                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 8491                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              163473                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           60157                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             58124                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.410267                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                416709                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               414558                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           207167                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           271962                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.394629                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.761750                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       103345                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         4321                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         6261                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       649273                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.574630                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.591484                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       520105     80.11%     80.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        60299      9.29%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        19282      2.97%     92.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        11901      1.83%     94.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         8892      1.37%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         5274      0.81%     96.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         4261      0.66%     97.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         3050      0.47%     97.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        16209      2.50%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       649273                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       373092                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        373092                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                133393                       # Number of memory references committed
system.switch_cpus1.commit.loads                79772                       # Number of loads committed
system.switch_cpus1.commit.membars               1440                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             52439                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               355                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           359875                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         5630                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         5397      1.45%      1.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       223176     59.82%     61.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          564      0.15%     61.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.01%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        81212     21.77%     83.20% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        53902     14.45%     97.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         8792      2.36%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       373092                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        16209                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             1104950                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             970566                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 383547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           124069446                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             367701                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               367701                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.856944                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.856944                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.350024                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.350024                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          558900                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         298068                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              218                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             155                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads         493170                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          6281                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       31937139                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     24291994                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       182528                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     15213435                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       12845458                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    84.434962                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        2662162                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         3581                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            36420068                       # DTB read hits
system.switch_cpus2.dtb.read_misses             39223                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   34                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        35081415                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           21215358                       # DTB write hits
system.switch_cpus2.dtb.write_misses           227252                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  20                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       18281527                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            57635426                       # DTB hits
system.switch_cpus2.dtb.data_misses            266475                       # DTB misses
system.switch_cpus2.dtb.data_acv                   54                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        53362942                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           21458546                       # ITB hits
system.switch_cpus2.itb.fetch_misses             3753                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 300                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       21462299                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               105998720                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     27194148                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             183285553                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31937139                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15507620                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             70498431                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         706534                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                59                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         4885                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        87719                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        19428                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         22922950                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       135616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     98158045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.867249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.965266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        64050451     65.25%     65.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4347309      4.43%     69.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1728427      1.76%     71.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2564573      2.61%     74.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4181892      4.26%     78.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         4431209      4.51%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1782478      1.82%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2364458      2.41%     87.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12707248     12.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     98158045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.301297                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.729130                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        23345424                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     42584150                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30570388                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      1309546                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        348537                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4349109                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4770                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     176969408                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        15810                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        348537                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        23985795                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       15657663                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     12547456                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31215021                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     14403573                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     174699228                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        15548                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        159495                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3744872                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       9338576                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    113756553                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    224812257                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    223517273                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups      1291974                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    106711235                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         7045314                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       933068                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       112097                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7601520                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     36848334                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     21819856                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       664995                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       999553                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         159247242                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      1213893                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        157842399                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        40491                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      9369773                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3798611                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       933906                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     98158045                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.608043                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.129574                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     48649201     49.56%     49.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     12632101     12.87%     62.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10591914     10.79%     73.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6716020      6.84%     80.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6878663      7.01%     87.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4918964      5.01%     92.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      4574079      4.66%     96.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1252360      1.28%     98.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      1944743      1.98%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     98158045                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1447390     26.72%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            1      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult           13      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv       365592      6.75%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     33.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1598647     29.51%     62.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      2005976     37.03%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           72      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     98495407     62.40%     62.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       163786      0.10%     62.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     62.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       220841      0.14%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp           50      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt          139      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult          152      0.00%     62.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv       109664      0.07%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     36813267     23.32%     86.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21473285     13.60%     99.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       565736      0.36%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     157842399                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.489097                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            5417625                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.034323                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    415097866                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    167323916                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    155220891                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads      4203093                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes      2537771                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      1642462                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     160929328                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses        2330624                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1201013                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2120705                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         3017                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        31131                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1412779                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          474                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       165160                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        348537                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3369451                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     12082245                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173014123                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        95133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     36848334                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     21819856                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      1088081                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         19183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     12030658                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        31131                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        91245                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       195380                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       286625                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    157404462                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     36505521                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       437937                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             12552988                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            57948827                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        27106375                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          21443306                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.484966                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             157225840                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            156863353                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81594412                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        112755503                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.479861                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.723640                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      9752508                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       279987                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       275649                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     96748682                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.685814                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.572124                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     53743229     55.55%     55.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     11953773     12.36%     67.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      6112257      6.32%     74.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5583049      5.77%     79.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5173028      5.35%     85.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2403885      2.48%     87.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1621793      1.68%     89.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1530828      1.58%     91.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      8626840      8.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     96748682                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    163100245                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     163100245                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              55134705                       # Number of memory references committed
system.switch_cpus2.commit.loads             34727628                       # Number of loads committed
system.switch_cpus2.commit.membars             113867                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          26199459                       # Number of branches committed
system.switch_cpus2.commit.fp_insts           1372809                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        148570790                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2561993                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     12008960      7.36%      7.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     94781910     58.11%     65.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       161408      0.10%     65.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     65.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd       220560      0.14%     65.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp           36      0.00%     65.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt          128      0.00%     65.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult          139      0.00%     65.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv       109597      0.07%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     34841495     21.36%     87.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     20410277     12.51%     99.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       565735      0.35%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    163100245                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      8626840                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           260402882                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          347117872                       # The number of ROB writes
system.switch_cpus2.timesIdled                  94294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                7840675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            21478329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          151091356                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            151091356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.701554                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.701554                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.425407                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.425407                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       218391955                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      109822485                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads          1200697                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         1206066                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads        3445568                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        481907                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          40795                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        31087                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1994                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        26186                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          19143                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    73.103949                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           3609                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          213                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               38007                       # DTB read hits
system.switch_cpus3.dtb.read_misses               287                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             306                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              17925                       # DTB write hits
system.switch_cpus3.dtb.write_misses               65                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             65                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               55932                       # DTB hits
system.switch_cpus3.dtb.data_misses               352                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             371                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               2440                       # ITB hits
system.switch_cpus3.itb.fetch_misses             1385                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           3825                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  460802                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        90206                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                204686                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              40795                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        22752                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                93593                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           7118                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          888                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        91151                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         1627                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            26493                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1292                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       281036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.728327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.002423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          238918     85.01%     85.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            3093      1.10%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            9380      3.34%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            2917      1.04%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            6217      2.21%     92.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            2529      0.90%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            2419      0.86%     94.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            2449      0.87%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           13114      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       281036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.088530                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.444195                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           73059                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       165990                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            36877                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1854                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          3256                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         2445                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        192444                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1344                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          3256                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           75624                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          19670                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       135662                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            36158                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        10666                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        184744                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           318                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           438                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          2393                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       124820                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       219458                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       219323                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        99471                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           25349                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         7573                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          391                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            27182                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        40794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        20115                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         6397                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         3731                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            166682                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        10922                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           159496                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          378                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        38181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        16833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8643                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       281036                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.567529                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.247510                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       211447     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        28490     10.14%     85.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        18412      6.55%     91.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         8580      3.05%     94.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         7177      2.55%     97.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         3636      1.29%     98.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1976      0.70%     99.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          846      0.30%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          472      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       281036                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            198      5.31%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          2137     57.32%     62.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1393     37.37%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        95590     59.93%     59.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          514      0.32%     60.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           15      0.01%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        39451     24.73%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        18547     11.63%     96.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         5379      3.37%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        159496                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.346127                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3728                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.023374                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       603821                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       215938                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       155080                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          313                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          153                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          145                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        163056                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            168                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1402                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         8126                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          314                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         3668                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          185                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          3256                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          14308                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4906                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       179921                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          803                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        40794                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        20115                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        10130                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            58                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         4831                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          314                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          779                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         2425                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         3204                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       157277                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        38315                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2219                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 2317                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               56382                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           25460                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             18067                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.341311                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                155966                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               155225                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            74332                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            97299                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.336858                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.763954                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        39447                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2279                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         3009                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       274312                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.511257                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.366524                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       217831     79.41%     79.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        25337      9.24%     88.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        13358      4.87%     93.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         6126      2.23%     95.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         3287      1.20%     96.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         2320      0.85%     97.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1222      0.45%     98.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          915      0.33%     98.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         3916      1.43%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       274312                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       140244                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        140244                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 49115                       # Number of memory references committed
system.switch_cpus3.commit.loads                32668                       # Number of loads committed
system.switch_cpus3.commit.membars                550                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             22911                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           134988                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         2671                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          821      0.59%      0.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        83918     59.84%     60.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          445      0.32%     60.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.01%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        33218     23.69%     84.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        16452     11.73%     96.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         5379      3.84%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       140244                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         3916                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              449110                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             366062                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1733                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 179766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           125909768                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             139423                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               139423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.305064                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.305064                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.302566                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.302566                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          196709                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         111755                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads         490875                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3493                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             289062                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            288966                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1179                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1178                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           495086                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        41758                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             805                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           329                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1134                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           440786                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          440786                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         3538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         4037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       275230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1643231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1956256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       113216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        46324                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       298432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       491096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8805056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68183415                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       145024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        81132                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               78163695                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44818                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1269007                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.032982                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.178589                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                1227153     96.70%     96.70% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  41854      3.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1269007                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1109254994                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2867385                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2141993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7768717                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8784488                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         218532632                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         912177338                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3737515                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           2037259                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.331315                       # Number of seconds simulated
sim_ticks                                331314856000                       # Number of ticks simulated
final_tick                               2658040398000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 437668                       # Simulator instruction rate (inst/s)
host_op_rate                                   437668                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44896229                       # Simulator tick rate (ticks/s)
host_mem_usage                                 755220                       # Number of bytes of host memory used
host_seconds                                  7379.57                       # Real time elapsed on the host
sim_insts                                  3229803389                       # Number of instructions simulated
sim_ops                                    3229803389                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      3141568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     38289024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      2248960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     32852608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      3402112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     34683200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      2451648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     35438208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          152507328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      3141568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      2248960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      3402112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      2451648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11244288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     66800000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66800000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        49087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       598266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        35140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       513322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        53158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       541925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        38307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       553722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2382927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1043750                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1043750                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      9482122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    115566879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      6787984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     99158270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     10268516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    104683504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      7399753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    106962327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             460309356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      9482122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      6787984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     10268516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      7399753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33938376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       201620902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            201620902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       201620902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      9482122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    115566879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      6787984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     99158270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     10268516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    104683504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      7399753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    106962327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            661930258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2382927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1043750                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2382927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1043750                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              152108224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  399104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66793856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               152507328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66800000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    92                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        15106                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            118155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            128279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            180510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            150391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            130275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            140008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            141458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            182942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            125753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           158149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           165391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           170834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           160434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           160215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           145714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             58608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             62417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             63659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             77090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             72820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             63254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             66256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            57957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68742                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  331314699000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2382927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1043750                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1114604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  502147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  305113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  194719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  109494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   66116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   37951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   21545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   11682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  51990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  68650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  69693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  71512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  73014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  74027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  74461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  68378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  66614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1659747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.889210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.646258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   151.863013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1058631     63.78%     63.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       405346     24.42%     88.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91653      5.52%     93.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39538      2.38%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21550      1.30%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11066      0.67%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9571      0.58%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5538      0.33%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16854      1.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1659747                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        63276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.559802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.693413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1713      2.71%      2.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         23167     36.61%     39.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         26439     41.78%     81.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          8896     14.06%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          1564      2.47%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           498      0.79%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          349      0.55%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          262      0.41%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          170      0.27%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          101      0.16%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           55      0.09%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           27      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           16      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         63276                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        63276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.493678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.466130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            49088     77.58%     77.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              915      1.45%     79.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10518     16.62%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2124      3.36%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              462      0.73%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              113      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         63276                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  63933869000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            108496825250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                11883455000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26900.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45650.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       459.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    460.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    201.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1451698                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  308908                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                29.60                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      96686.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    51.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7107375240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3878032125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             10913190600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4986256320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          25916217600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         213840711225                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          50492967000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           317134750110                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            799.255771                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  65680645500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   11063520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  254576348500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               7582929480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4137511125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             12396251400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5058184320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          25916217600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         215471171430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          49062736500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           319625001855                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            805.531811                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  63361431250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   11063520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  256895558750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     248                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1109496                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    5706     34.93%     34.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    339      2.08%     37.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    256      1.57%     38.57% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  10035     61.43%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               16336                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     5706     48.27%     48.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     339      2.87%     51.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     256      2.17%     53.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    5519     46.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                11820                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            325591586500     98.36%     98.36% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              236540500      0.07%     98.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              193155500      0.06%     98.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             4988733000      1.51%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        331010015500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.549975                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.723555                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         9    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     9                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  218      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  932      0.09%      0.11% # number of callpals executed
system.cpu0.kern.callpal::swpipl                13556      1.26%      1.37% # number of callpals executed
system.cpu0.kern.callpal::rdps                    718      0.07%      1.44% # number of callpals executed
system.cpu0.kern.callpal::rti                    2192      0.20%      1.64% # number of callpals executed
system.cpu0.kern.callpal::callsys                1472      0.14%      1.78% # number of callpals executed
system.cpu0.kern.callpal::rdunique            1054030     98.22%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               1073118                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             3123                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1935                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1935                      
system.cpu0.kern.mode_good::user                 1935                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.619597                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.765125                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      127263144000     32.23%     32.23% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        267596884500     67.77%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     932                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements           783024                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.600741                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          255021912                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           783024                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           325.688500                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.001881                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   504.598860                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000004                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.985545                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985548                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1031935711                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1031935711                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    193959114                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      193959114                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     56946200                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      56946200                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data      2047496                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2047496                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data      2100001                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2100001                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    250905314                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       250905314                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    250905314                       # number of overall hits
system.cpu0.dcache.overall_hits::total      250905314                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      2037542                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2037542                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       609920                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       609920                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        71804                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        71804                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         7844                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7844                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2647462                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2647462                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2647462                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2647462                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 143110168176                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 143110168176                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  52874944152                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  52874944152                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data   4687188452                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4687188452                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     47420398                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     47420398                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       311501                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       311501                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 195985112328                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 195985112328                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 195985112328                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 195985112328                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    195996656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    195996656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     57556120                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     57556120                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      2119300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2119300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      2107845                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2107845                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    253552776                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253552776                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    253552776                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253552776                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010396                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010396                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.010597                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.010597                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.033881                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.033881                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.003721                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003721                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010441                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010441                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010441                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010441                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 70236.671527                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70236.671527                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86691.605706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86691.605706                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 65277.539580                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 65277.539580                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6045.435747                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6045.435747                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 74027.544995                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74027.544995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 74027.544995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74027.544995                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5370396                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        40428                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            82590                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            479                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.024773                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.400835                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       341956                       # number of writebacks
system.cpu0.dcache.writebacks::total           341956                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      1349538                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1349538                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       481915                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       481915                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data        53233                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        53233                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data      1831453                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1831453                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data      1831453                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1831453                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       688004                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       688004                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       128005                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       128005                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data        18571                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        18571                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         7819                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         7819                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       816009                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       816009                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       816009                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       816009                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data           76                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           76                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          833                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          833                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          909                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          909                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  49547079488                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  49547079488                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  10555999957                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10555999957                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    907385286                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    907385286                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     35718602                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     35718602                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       282999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       282999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  60103079445                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60103079445                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  60103079445                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60103079445                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     17092000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     17092000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    187084500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    187084500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    204176500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    204176500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003510                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003510                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.002224                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002224                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.008763                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008763                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.003709                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003709                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003218                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003218                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003218                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003218                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 72015.685211                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72015.685211                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 82465.528354                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82465.528354                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 48860.335254                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48860.335254                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  4568.180330                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4568.180330                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 73654.922244                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73654.922244                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 73654.922244                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73654.922244                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224894.736842                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224894.736842                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224591.236495                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224591.236495                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224616.611661                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224616.611661                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           156531                       # number of replacements
system.cpu0.icache.tags.tagsinuse          505.191189                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          152632574                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           156531                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           975.094863                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   505.191189                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.986702                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.986702                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        313038765                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       313038765                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    156271182                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      156271182                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    156271182                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       156271182                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    156271182                       # number of overall hits
system.cpu0.icache.overall_hits::total      156271182                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       169601                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       169601                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       169601                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        169601                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       169601                       # number of overall misses
system.cpu0.icache.overall_misses::total       169601                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   7048634743                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7048634743                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   7048634743                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7048634743                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   7048634743                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7048634743                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    156440783                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    156440783                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    156440783                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    156440783                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    156440783                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    156440783                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001084                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001084                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001084                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001084                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001084                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001084                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 41560.101314                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 41560.101314                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 41560.101314                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 41560.101314                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 41560.101314                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 41560.101314                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1931                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.433962                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        12402                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12402                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        12402                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12402                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        12402                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12402                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       157199                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       157199                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       157199                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       157199                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       157199                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       157199                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   6215863399                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6215863399                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   6215863399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6215863399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   6215863399                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6215863399                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.001005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.001005                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001005                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.001005                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001005                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39541.367305                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 39541.367305                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 39541.367305                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 39541.367305                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 39541.367305                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 39541.367305                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     250                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1183288                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    4827     35.82%     35.82% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    339      2.52%     38.34% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    198      1.47%     39.81% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   8111     60.19%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               13475                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     4827     48.21%     48.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     339      3.39%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     198      1.98%     53.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    4649     46.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                10013                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            327440131500     98.77%     98.77% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              238161500      0.07%     98.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              135835500      0.04%     98.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             3692656000      1.11%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        331506784500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.573172                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.743080                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         4    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     4                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  160      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  738      0.06%      0.08% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.08% # number of callpals executed
system.cpu1.kern.callpal::swpipl                11093      0.96%      1.04% # number of callpals executed
system.cpu1.kern.callpal::rdps                    738      0.06%      1.11% # number of callpals executed
system.cpu1.kern.callpal::rti                    1849      0.16%      1.27% # number of callpals executed
system.cpu1.kern.callpal::callsys                1182      0.10%      1.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%      1.37% # number of callpals executed
system.cpu1.kern.callpal::rdunique            1135424     98.63%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               1151186                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2153                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1593                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                434                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1750                      
system.cpu1.kern.mode_good::user                 1593                      
system.cpu1.kern.mode_good::idle                  157                      
system.cpu1.kern.mode_switch_good::kernel     0.812819                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.361751                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.837321                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        5772654000      1.47%      1.47% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        257316591500     65.36%     66.83% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        130600480500     33.17%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     738                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements           690226                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          502.663027                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          243203720                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           690226                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           352.353751                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   502.663027                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.981764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        982803129                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       982803129                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    185688940                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      185688940                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     53029286                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      53029286                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data      2205563                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2205563                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data      2261619                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2261619                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    238718226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       238718226                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    238718226                       # number of overall hits
system.cpu1.dcache.overall_hits::total      238718226                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1763551                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1763551                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       489775                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       489775                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        74307                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        74307                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         7958                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         7958                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      2253326                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2253326                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      2253326                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2253326                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 120652432307                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 120652432307                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  42535098379                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  42535098379                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data   4809967708                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4809967708                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     45242367                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     45242367                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data       173503                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       173503                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 163187530686                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 163187530686                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 163187530686                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 163187530686                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    187452491                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    187452491                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     53519061                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     53519061                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data      2279870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2279870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data      2269577                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2269577                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    240971552                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    240971552                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    240971552                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    240971552                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009408                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009408                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.009151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.009151                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.032593                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.032593                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.003506                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.003506                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009351                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009351                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009351                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009351                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 68414.484360                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68414.484360                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86846.201580                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86846.201580                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 64731.017374                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 64731.017374                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5685.142875                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5685.142875                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 72420.737473                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72420.737473                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 72420.737473                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72420.737473                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4268878                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        21996                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            66390                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            301                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.300015                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.076412                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       307759                       # number of writebacks
system.cpu1.dcache.writebacks::total           307759                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data      1153920                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1153920                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       382768                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       382768                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data        56649                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        56649                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data      1536688                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1536688                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data      1536688                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1536688                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       609631                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       609631                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       107007                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       107007                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data        17658                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        17658                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         7936                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         7936                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       716638                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       716638                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       716638                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       716638                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          693                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          693                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          693                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          693                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  42689434431                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42689434431                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   8916809291                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8916809291                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data    859577528                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    859577528                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     33355633                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     33355633                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       155497                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       155497                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  51606243722                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  51606243722                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  51606243722                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  51606243722                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    155477000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    155477000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    155477000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    155477000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003252                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003252                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001999                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001999                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.007745                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007745                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.003497                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.003497                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002974                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002974                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002974                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002974                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 70025.038804                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70025.038804                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 83329.214827                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83329.214827                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 48679.212142                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48679.212142                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4203.078755                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4203.078755                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72011.592634                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72011.592634                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72011.592634                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72011.592634                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224353.535354                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224353.535354                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224353.535354                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224353.535354                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           123451                       # number of replacements
system.cpu1.icache.tags.tagsinuse          502.564764                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          140962610                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           123451                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1141.850694                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   502.564764                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.981572                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.981572                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        289844600                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       289844600                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    144726814                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      144726814                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    144726814                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       144726814                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    144726814                       # number of overall hits
system.cpu1.icache.overall_hits::total      144726814                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       133454                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       133454                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       133454                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        133454                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       133454                       # number of overall misses
system.cpu1.icache.overall_misses::total       133454                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   5351810122                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   5351810122                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   5351810122                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   5351810122                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   5351810122                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   5351810122                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    144860268                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    144860268                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    144860268                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    144860268                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    144860268                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    144860268                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000921                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000921                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000921                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000921                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000921                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000921                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 40102.283349                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40102.283349                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 40102.283349                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40102.283349                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 40102.283349                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40102.283349                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1144                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    33.647059                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         9390                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9390                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         9390                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9390                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         9390                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9390                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       124064                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       124064                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       124064                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       124064                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       124064                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       124064                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   4713033634                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   4713033634                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   4713033634                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   4713033634                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   4713033634                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   4713033634                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000856                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000856                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000856                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000856                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000856                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000856                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37988.728672                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37988.728672                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 37988.728672                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37988.728672                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 37988.728672                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37988.728672                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     251                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   1058294                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    5906     37.40%     37.40% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    339      2.15%     39.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    183      1.16%     40.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   9365     59.30%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               15793                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     5906     48.49%     48.49% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     339      2.78%     51.27% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     183      1.50%     52.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    5752     47.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                12180                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            326628488000     98.59%     98.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              221492000      0.07%     98.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              135864500      0.04%     98.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             4328635500      1.31%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        331314480000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.614202                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.771228                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                        10      9.90%      9.90% # number of syscalls executed
system.cpu2.kern.syscall::71                       32     31.68%     41.58% # number of syscalls executed
system.cpu2.kern.syscall::73                       27     26.73%     68.32% # number of syscalls executed
system.cpu2.kern.syscall::74                       32     31.68%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   101                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  294      0.03%      0.03% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  835      0.08%      0.11% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.11% # number of callpals executed
system.cpu2.kern.callpal::swpipl                13160      1.28%      1.39% # number of callpals executed
system.cpu2.kern.callpal::rdps                    769      0.08%      1.47% # number of callpals executed
system.cpu2.kern.callpal::rti                    2112      0.21%      1.68% # number of callpals executed
system.cpu2.kern.callpal::callsys                1394      0.14%      1.81% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%      1.81% # number of callpals executed
system.cpu2.kern.callpal::rdunique            1005848     98.19%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               1024414                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2947                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1848                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1848                      
system.cpu2.kern.mode_good::user                 1848                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.627078                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.770803                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      101634047000     30.68%     30.68% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        229680433000     69.32%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     835                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           689617                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          496.077390                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          218614558                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           689617                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           317.008656                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   496.077390                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.968901                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968901                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        871952582                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       871952582                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    162323191                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      162323191                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     49123717                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      49123717                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      1959391                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1959391                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      2007715                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      2007715                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    211446908                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       211446908                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    211446908                       # number of overall hits
system.cpu2.dcache.overall_hits::total      211446908                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1670882                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1670882                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       646612                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       646612                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        67263                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        67263                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         8095                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         8095                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2317494                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2317494                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2317494                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2317494                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 119391203747                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 119391203747                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  55565858956                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  55565858956                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   4455729443                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   4455729443                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     46655391                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     46655391                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data       149502                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       149502                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 174957062703                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 174957062703                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 174957062703                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 174957062703                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    163994073                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    163994073                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     49770329                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     49770329                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      2026654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      2026654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      2015810                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      2015810                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    213764402                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    213764402                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    213764402                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    213764402                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010189                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010189                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.012992                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.012992                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.033189                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.033189                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.004016                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.004016                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010841                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010841                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010841                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010841                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 71454.000789                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 71454.000789                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85933.850526                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85933.850526                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 66243.394481                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 66243.394481                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5763.482520                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5763.482520                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 75494.073643                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 75494.073643                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 75494.073643                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 75494.073643                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5211816                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        22542                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            80995                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            320                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    64.347379                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    70.443750                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       313278                       # number of writebacks
system.cpu2.dcache.writebacks::total           313278                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      1080121                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1080121                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       512482                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       512482                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        50147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        50147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      1592603                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1592603                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      1592603                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1592603                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       590761                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       590761                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       134130                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       134130                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        17116                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        17116                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         8074                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         8074                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       724891                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       724891                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       724891                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       724891                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          815                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          815                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          815                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          815                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  43105321529                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43105321529                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  11260416098                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  11260416098                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    833800789                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    833800789                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     34556109                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     34556109                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data       135998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       135998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  54365737627                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54365737627                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  54365737627                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54365737627                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    182833500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    182833500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    182833500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    182833500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.002695                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002695                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.008445                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.008445                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.004005                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.004005                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003391                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003391                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003391                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003391                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 72965.753543                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 72965.753543                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 83951.510460                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 83951.510460                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 48714.699054                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48714.699054                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  4279.924325                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4279.924325                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 74998.499950                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 74998.499950                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 74998.499950                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 74998.499950                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 224335.582822                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224335.582822                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 224335.582822                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 224335.582822                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           149659                       # number of replacements
system.cpu2.icache.tags.tagsinuse          502.873436                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          128692239                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           149659                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           859.903106                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   502.873436                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.982175                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.982175                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        262486376                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       262486376                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    131006330                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      131006330                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    131006330                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       131006330                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    131006330                       # number of overall hits
system.cpu2.icache.overall_hits::total      131006330                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       161734                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       161734                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       161734                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        161734                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       161734                       # number of overall misses
system.cpu2.icache.overall_misses::total       161734                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   7118484810                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   7118484810                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   7118484810                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   7118484810                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   7118484810                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   7118484810                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    131168064                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    131168064                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    131168064                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    131168064                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    131168064                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    131168064                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001233                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001233                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001233                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001233                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001233                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001233                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 44013.533394                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44013.533394                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 44013.533394                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44013.533394                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 44013.533394                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44013.533394                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3896                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    52.648649                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        11486                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        11486                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        11486                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        11486                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        11486                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        11486                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       150248                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       150248                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       150248                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       150248                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       150248                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       150248                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   6333027360                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   6333027360                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   6333027360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   6333027360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   6333027360                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   6333027360                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.001145                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001145                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.001145                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001145                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.001145                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001145                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42150.493584                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 42150.493584                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 42150.493584                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 42150.493584                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 42150.493584                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 42150.493584                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     270                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1128942                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    5116     36.00%     36.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    339      2.39%     38.38% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    240      1.69%     40.07% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   8518     59.93%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               14213                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     5116     48.12%     48.12% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     339      3.19%     51.31% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     240      2.26%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    4937     46.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                10632                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            327242692000     98.70%     98.70% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              231880500      0.07%     98.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              161185500      0.05%     98.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             3931620500      1.19%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        331567378500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.579596                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.748048                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         9    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     9                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  173      0.02%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  803      0.07%      0.09% # number of callpals executed
system.cpu3.kern.callpal::swpipl                11708      1.07%      1.16% # number of callpals executed
system.cpu3.kern.callpal::rdps                    749      0.07%      1.23% # number of callpals executed
system.cpu3.kern.callpal::rti                    1946      0.18%      1.40% # number of callpals executed
system.cpu3.kern.callpal::callsys                1248      0.11%      1.52% # number of callpals executed
system.cpu3.kern.callpal::rdunique            1078175     98.48%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               1094802                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             2749                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               1665                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               1665                      
system.cpu3.kern.mode_good::user                 1665                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.605675                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.754418                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      141402093000     35.80%     35.80% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        253560828500     64.20%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     803                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements           719833                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          500.837648                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          238895320                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           719833                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           331.876032                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   500.837648                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.978199                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978199                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          361                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        965999457                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       965999457                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    181867432                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      181867432                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     52719505                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      52719505                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      2093012                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      2093012                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      2147259                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      2147259                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    234586937                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       234586937                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    234586937                       # number of overall hits
system.cpu3.dcache.overall_hits::total      234586937                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1837656                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1837656                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       568401                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       568401                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        72156                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        72156                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         6893                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         6893                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      2406057                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2406057                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      2406057                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2406057                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 128831438987                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 128831438987                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  49737081295                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  49737081295                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data   4747191704                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   4747191704                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     40901365                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     40901365                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       204002                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       204002                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 178568520282                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 178568520282                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 178568520282                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 178568520282                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    183705088                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    183705088                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     53287906                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     53287906                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      2165168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      2165168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      2154152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      2154152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    236992994                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    236992994                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    236992994                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    236992994                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010003                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010003                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.010667                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.010667                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.033326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.033326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.003200                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.003200                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.010152                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.010152                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.010152                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.010152                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 70106.395858                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 70106.395858                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87503.507726                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87503.507726                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 65790.671656                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 65790.671656                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5933.753808                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5933.753808                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 74216.246864                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74216.246864                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 74216.246864                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74216.246864                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4922077                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        26042                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            74538                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            339                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    66.034466                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    76.820059                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       317685                       # number of writebacks
system.cpu3.dcache.writebacks::total           317685                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      1207206                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1207206                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       451075                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       451075                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data        54855                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        54855                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      1658281                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1658281                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      1658281                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1658281                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       630450                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       630450                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       117326                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       117326                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data        17301                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        17301                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         6877                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         6877                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       747776                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       747776                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       747776                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       747776                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          732                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          732                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          732                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          732                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  45425018377                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  45425018377                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  10016112995                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  10016112995                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    868846033                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    868846033                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     30603635                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     30603635                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       184498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       184498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  55441131372                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55441131372                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  55441131372                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55441131372                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    164218000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    164218000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    164218000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    164218000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003432                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003432                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.002202                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002202                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.007991                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.007991                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.003192                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.003192                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003155                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003155                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003155                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003155                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 72051.738246                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 72051.738246                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 85369.935010                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85369.935010                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 50219.411190                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50219.411190                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4450.143231                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4450.143231                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 74141.362349                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 74141.362349                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 74141.362349                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 74141.362349                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 224341.530055                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224341.530055                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 224341.530055                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 224341.530055                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           129758                       # number of replacements
system.cpu3.icache.tags.tagsinuse          503.195278                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          139627712                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           129758                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1076.062455                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   503.195278                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.982803                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.982803                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        286663734                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       286663734                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    143126283                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      143126283                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    143126283                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       143126283                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    143126283                       # number of overall hits
system.cpu3.icache.overall_hits::total      143126283                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       140415                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       140415                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       140415                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        140415                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       140415                       # number of overall misses
system.cpu3.icache.overall_misses::total       140415                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   5700765965                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   5700765965                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   5700765965                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   5700765965                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   5700765965                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   5700765965                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    143266698                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    143266698                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    143266698                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    143266698                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    143266698                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    143266698                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000980                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000980                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000980                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000980                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000980                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000980                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 40599.408646                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 40599.408646                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 40599.408646                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 40599.408646                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 40599.408646                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 40599.408646                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          743                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    24.766667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst        10077                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        10077                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst        10077                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        10077                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst        10077                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        10077                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       130338                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       130338                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       130338                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       130338                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       130338                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       130338                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   5017131952                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   5017131952                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   5017131952                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   5017131952                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   5017131952                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   5017131952                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000910                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000910                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000910                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000910                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000910                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000910                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38493.240283                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 38493.240283                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 38493.240283                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 38493.240283                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 38493.240283                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 38493.240283                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                   76                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  76                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3073                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3073                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6092                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6298                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6298                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        24368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        24471                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    24471                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6092000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              128000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3225000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2772482                       # number of replacements
system.l2.tags.tagsinuse                  6028.535081                       # Cycle average of tags in use
system.l2.tags.total_refs                     1523304                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2772482                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.549437                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1721.629158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    66.323326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1096.076923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    44.839446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1029.071697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    53.741340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   878.467177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    45.846427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1092.539586                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.105080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.066899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.062810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.003280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.053617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.066683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.367953                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4868                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1046                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1524                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.297119                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  79112032                       # Number of tag accesses
system.l2.tags.data_accesses                 79112032                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst       103617                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       172053                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        84371                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       164760                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        93578                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       139807                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst        87625                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       157452                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1003263                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1280673                       # number of Writeback hits
system.l2.Writeback_hits::total               1280673                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data         1478                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         1006                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          968                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         1057                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4509                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          373                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          195                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          196                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          190                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                954                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         8481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         6303                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         7743                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         6877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29404                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst       103617                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       180534                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        84371                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       171063                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        93578                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       147550                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        87625                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       164329                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1032667                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       103617                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       180534                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        84371                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       171063                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        93578                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       147550                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        87625                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       164329                       # number of overall hits
system.l2.overall_hits::total                 1032667                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst        52776                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       507253                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        39065                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       437118                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        56037                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       440895                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        42093                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       466649                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2041886                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              5                       # number of Writeback misses
system.l2.Writeback_misses::total                   5                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data         3905                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         2835                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         3347                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3070                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              13157                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          427                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          392                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          419                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          390                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1628                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        95218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        80253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       103602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        90949                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              370022                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst        52776                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       602471                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        39065                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       517371                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        56037                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       544497                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        42093                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       557598                       # number of demand (read+write) misses
system.l2.demand_misses::total                2411908                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        52776                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       602471                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        39065                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       517371                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        56037                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       544497                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        42093                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       557598                       # number of overall misses
system.l2.overall_misses::total               2411908                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst   4964094749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  47766371500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst   3697436250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  41040527250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   5194557000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  41704494250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst   3961197500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  43840264250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    192168942749                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     26900239                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data     19670952                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data     24156321                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     18947943                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     89675455                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      3582893                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      3725388                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      3772885                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      3099908                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     14181074                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data  10155821952                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   8606812660                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  10880422178                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   9675060435                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39318117225                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   4964094749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  57922193452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   3697436250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  49647339910                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   5194557000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  52584916428                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   3961197500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  53515324685                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     231487059974                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   4964094749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  57922193452                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   3697436250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  49647339910                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   5194557000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  52584916428                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   3961197500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  53515324685                       # number of overall miss cycles
system.l2.overall_miss_latency::total    231487059974                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst       156393                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       679306                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       123436                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       601878                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       149615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       580702                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       129718                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       624101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3045149                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1280678                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1280678                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         5383                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3841                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         4315                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         4127                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            17666                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          800                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          587                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          615                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          580                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2582                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       103699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        86556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       111345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        97826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            399426                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       156393                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       783005                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       123436                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       688434                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       149615                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       692047                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       129718                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       721927                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3444575                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       156393                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       783005                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       123436                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       688434                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       149615                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       692047                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       129718                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       721927                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3444575                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.337458                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.746722                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.316480                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.726257                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.374541                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.759245                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.324496                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.747714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.670537                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000004                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000004                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.725432                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.738089                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.775666                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.743882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.744764                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.533750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.667802                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.681301                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.672414                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.630519                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.918215                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.927180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.930459                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.929702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.926384                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.337458                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.769434                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.316480                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.751519                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.374541                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.786792                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.324496                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.772374                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.700205                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.337458                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.769434                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.316480                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.751519                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.374541                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.786792                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.324496                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.772374                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.700205                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 94059.700413                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 94166.759980                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 94648.310508                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 93888.897849                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 92698.699074                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 94590.535728                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 94105.848954                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 93946.979957                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 94113.453322                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  6888.665557                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  6938.607407                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  7217.305348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  6171.968404                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6815.798054                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  8390.850117                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  9503.540816                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  9004.498807                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  7948.482051                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  8710.733415                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 106658.635468                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 107245.992798                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 105021.352657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 106378.964420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106258.863595                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 94059.700413                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 96141.048203                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 94648.310508                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 95960.809381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 92698.699074                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 96575.217913                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 94105.848954                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 95974.742888                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95976.737079                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 94059.700413                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 96141.048203                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 94648.310508                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 95960.809381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 92698.699074                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 96575.217913                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 94105.848954                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 95974.742888                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95976.737079                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1043745                       # number of writebacks
system.l2.writebacks::total                   1043745                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         3689                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         4146                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         3925                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data         3947                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         2879                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         2493                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         3786                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data         3792                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              28657                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         3689                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         4147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         3925                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         3947                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         2879                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         2493                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         3786                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         3792                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               28658                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         3689                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         4147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         3925                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         3947                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         2879                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         2493                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         3786                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         3792                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              28658                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        49087                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       503107                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        35140                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       433171                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        53158                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       438402                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst        38307                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       462857                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2013229                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            5                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              5                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         3903                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         2835                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         3346                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         3070                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         13154                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          427                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          392                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          419                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          390                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1628                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        95217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        80253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       103602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        90949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         370021                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        49087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       598324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        35140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       513424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        53158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       542004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        38307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       553806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2383250                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        49087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       598324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        35140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       513424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        53158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       542004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        38307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       553806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2383250                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data           76                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           76                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          833                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          693                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          815                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          732                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3073                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          909                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          693                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          815                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          732                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3149                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst   4041150499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  41143290500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst   2930568750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  35283242750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   4297596500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  36024576000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst   3166784250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  37738784000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 164625993249                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     70904519                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     51395534                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     60767508                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     55540778                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    238608339                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      7703399                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      7064363                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      7567891                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      7030861                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     29366514                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   8980822046                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   7616904332                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   9601409320                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   8552614561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34751750259                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   4041150499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  50124112546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   2930568750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  42900147082                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   4297596500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  45625985320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   3166784250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  46291398561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 199377743508                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   4041150499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  50124112546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   2930568750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  42900147082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   4297596500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  45625985320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   3166784250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  46291398561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 199377743508                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     16024000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     16024000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    176101000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    146329000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    172122500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    154563500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    649116000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    192125000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    146329000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    172122500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    154563500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    665140000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.313870                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.740619                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.284682                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.719699                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.355299                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.754952                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.295310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.741638                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.661127                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000004                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000004                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.725060                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.738089                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.775435                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.743882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.744594                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.533750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.667802                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.681301                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.672414                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.630519                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.918206                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.927180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.930459                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.929702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.926382                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.313870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.764138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.284682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.745785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.355299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.783190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.295310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.767122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.691885                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.313870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.764138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.284682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.745785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.355299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.783190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.295310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.767122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.691885                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 82326.287999                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81778.409961                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 83396.947923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81453.381574                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 80845.714662                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82172.471841                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 82668.552745                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 81534.435041                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 81772.114970                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18166.671535                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18128.936155                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18161.239689                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18091.458632                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18139.603087                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18040.747073                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18021.334184                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18061.792363                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18027.848718                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18038.399263                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 94319.523257                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 94911.147646                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 92675.907029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 94037.477718                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93918.318849                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 82326.287999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 83774.196833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 83396.947923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 83556.956983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 80845.714662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 84180.163467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 82668.552745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 83587.751958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83657.922378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 82326.287999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 83774.196833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 83396.947923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 83556.956983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 80845.714662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 84180.163467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 82668.552745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 83587.751958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83657.922378                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210842.105263                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210842.105263                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211405.762305                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211152.958153                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 211193.251534                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211152.322404                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211232.020827                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211358.635864                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211152.958153                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 211193.251534                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211152.322404                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211222.610352                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             2013305                       # Transaction distribution
system.membus.trans_dist::ReadResp            2013303                       # Transaction distribution
system.membus.trans_dist::WriteReq               3073                       # Transaction distribution
system.membus.trans_dist::WriteResp              3074                       # Transaction distribution
system.membus.trans_dist::Writeback           1043750                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            61683                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          29699                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           15106                       # Transaction distribution
system.membus.trans_dist::ReadExReq            369859                       # Transaction distribution
system.membus.trans_dist::ReadExResp           369700                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5916251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5922554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5922554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        24471                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    219307328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    219331799                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               219331799                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            76435                       # Total snoops (count)
system.membus.snoop_fanout::samples           3521369                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3521369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3521369                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6895983                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8279621700                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        12703428416                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      210303818                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    191834139                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      4708942                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     86449800                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       70623508                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    81.693084                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        4838604                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         5890                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           250651112                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1420779                       # DTB read misses
system.switch_cpus0.dtb.read_acv                  128                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       250839292                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           62094658                       # DTB write hits
system.switch_cpus0.dtb.write_misses            26280                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  70                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       61426754                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           312745770                       # DTB hits
system.switch_cpus0.dtb.data_misses           1447059                       # DTB misses
system.switch_cpus0.dtb.data_acv                  198                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       312266046                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          155708568                       # ITB hits
system.switch_cpus0.itb.fetch_misses             4804                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 282                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      155713372                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               551469379                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    163768217                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            1206837812                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          210303818                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     75462112                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            375179604                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11756074                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles               437                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        23191                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       200414                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         7110                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        156440783                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2682113                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    545057077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.214149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.185163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       335365636     61.53%     61.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         9197717      1.69%     63.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        27633231      5.07%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2686848      0.49%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        40019071      7.34%     76.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         9702177      1.78%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        17270381      3.17%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         3352494      0.62%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        99829522     18.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    545057077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.381352                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.188404                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       129895681                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    224156697                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        173898851                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     11233118                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       5872730                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      8862094                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5696                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    1132511626                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         7793                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       5872730                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       137734322                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       39508130                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles    155155089                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        176474264                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     30312542                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    1098600863                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       626624                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       3188931                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      15927908                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3957185                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    774726434                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   1348755997                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1043702252                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    305050650                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    622685975                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       152040506                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      7183145                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts      2174769                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         60091504                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    259692245                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     65018073                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     67454485                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     24613657                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         944687408                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded     18948850                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        908539397                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       639658                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    161441291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     87265616                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved     13644269                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    545057077                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.666870                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.940543                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    226797016     41.61%     41.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     78975874     14.49%     56.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     84363906     15.48%     71.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     69185625     12.69%     84.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     30119673      5.53%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     22461943      4.12%     93.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     16795286      3.08%     97.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     11143319      2.04%     99.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      5214435      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    545057077                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         652297      2.54%      2.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult          3716      0.01%      2.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      2.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd       237368      0.92%      3.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp          134      0.00%      3.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      3.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      5251140     20.44%     23.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv      6720254     26.16%     50.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt       100268      0.39%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     50.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       9223989     35.90%     86.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      3502050     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    459887380     50.62%     50.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       594097      0.07%     50.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     50.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     74516648      8.20%     58.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     10265823      1.13%     60.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     37544600      4.13%     64.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      2275264      0.25%     64.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt       687278      0.08%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    258675240     28.47%     92.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     62582813      6.89%     99.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess      1510254      0.17%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     908539397                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.647488                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           25691216                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028277                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   1924054978                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    816349676                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    675088164                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    464411767                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    308754926                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    211213438                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     693319412                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses      240911201                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     53235415                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     40404089                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6873                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        28099                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      5351021                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          204                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked       388905                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       5872730                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       28289674                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      6139061                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts   1068597505                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       303055                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    259692245                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     65018073                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     16821641                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         85322                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      6014395                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        28099                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      2364717                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      3845470                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      6210187                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    897444625                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    253138236                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     11094772                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop            104961247                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           315262879                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       128009683                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          62124643                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.627370                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             891215017                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            886301602                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        603476694                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        738139384                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.607164                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.817565                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    171445950                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls      5304586                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5813131                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    520551073                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.722444                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.547657                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    264784997     50.87%     50.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     85416346     16.41%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     53372796     10.25%     77.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     12562040      2.41%     79.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     19687995      3.78%     83.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     16474235      3.16%     86.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     10816066      2.08%     88.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     18740469      3.60%     92.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     38696129      7.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    520551073                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    896619924                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     896619924                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             278955233                       # Number of memory references committed
system.switch_cpus0.commit.loads            219288177                       # Number of loads committed
system.switch_cpus0.commit.membars            2116505                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         120723085                       # Number of branches committed
system.switch_cpus0.commit.fp_insts         187083966                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        680305743                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4285214                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     94424893     10.53%     10.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    405103758     45.18%     55.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       555564      0.06%     55.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     55.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     67078218      7.48%     63.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp      9798894      1.09%     64.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     34278242      3.82%     68.17% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      2264080      0.25%     68.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt       531871      0.06%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    221404682     24.69%     93.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     59669476      6.65%     99.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess      1510246      0.17%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    896619924                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     38696129                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1549447090                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         2160697689                       # The number of ROB writes
system.switch_cpus0.timesIdled                  99544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                6412302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           110549441                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          802195031                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            802195031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.687451                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.687451                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.454650                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.454650                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       978568557                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      503303292                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        244843375                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       197793453                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads      309577978                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       5490437                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      191791392                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    172971898                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      4636404                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     92570961                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       65981434                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    71.276600                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        4988897                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         4712                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           232915549                       # DTB read hits
system.switch_cpus1.dtb.read_misses           1348105                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   79                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       233283760                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           58375762                       # DTB write hits
system.switch_cpus1.dtb.write_misses            22091                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  41                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       57809612                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           291291311                       # DTB hits
system.switch_cpus1.dtb.data_misses           1370196                       # DTB misses
system.switch_cpus1.dtb.data_acv                  120                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       291093372                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          144264835                       # ITB hits
system.switch_cpus1.itb.fetch_misses           284561                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  95                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      144549396                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               527423981                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    151382065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1130729043                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          191791392                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     70970331                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            345071414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11744162                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles              2100                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        18891                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles     20302566                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         7649                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        144860268                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2492052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              7                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    522656777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.163426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.167173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       326161379     62.40%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         9093361      1.74%     64.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        25334521      4.85%     68.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2819345      0.54%     69.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        37005296      7.08%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         9898665      1.89%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        15009200      2.87%     81.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         3741184      0.72%     82.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        93593826     17.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    522656777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363638                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.143871                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       120172794                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    223433364                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        162913788                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     10269068                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       5867763                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      9230937                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4602                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1065441108                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         7448                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       5867763                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       127657252                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       34479991                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles    163169143                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        165002386                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     26480242                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1033162065                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       536254                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2418222                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      13938330                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       2804509                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    734213441                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   1273657532                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    985844216                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    287810757                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    585459997                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       148753444                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      7390857                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts      2336486                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         54315347                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    242016636                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     61352170                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     59796212                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     20706634                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         889812294                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded     18459687                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        854965154                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       647308                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    157277203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     85034735                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved     12757728                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    522656777                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.635806                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.953766                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    224641238     42.98%     42.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     76901627     14.71%     57.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     75699243     14.48%     72.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     62154460     11.89%     84.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     29244382      5.60%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     21685215      4.15%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     16529168      3.16%     96.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     10788502      2.06%     99.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      5012942      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    522656777                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         652631      2.61%      2.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          3390      0.01%      2.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      2.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd       157976      0.63%      3.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp          110      0.00%      3.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      3.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      4882813     19.56%     22.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv      6290926     25.20%     48.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt        79216      0.32%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       9136523     36.60%     84.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      3761794     15.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            4      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    435332474     50.92%     50.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       545156      0.06%     50.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     50.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     69861959      8.17%     59.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp      9553261      1.12%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     35425671      4.14%     64.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv      2151709      0.25%     64.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt       657145      0.08%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    241035485     28.19%     92.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     58870042      6.89%     99.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      1532248      0.18%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     854965154                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.621021                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           24965379                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.029200                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   1821098062                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    773497325                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    634624066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    437101710                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    292075531                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    198681941                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     653291876                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      226638653                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     44031766                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     39531160                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         7138                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        24503                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      5560936                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       316177                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       5867763                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       25178806                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      5352065                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1003473623                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       288952                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    242016636                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     61352170                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     16175515                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         60623                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      5263618                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        24503                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      2378000                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      3831128                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      6209128                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    844066877                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    235409207                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     10898277                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             95201642                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           293810031                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       117902450                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          58400824                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.600357                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             838113539                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            833306007                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        566223488                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        697362522                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.579955                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.811950                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    167419978                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      5701959                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      5815374                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    498656525                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.675596                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.520737                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    259085559     51.96%     51.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     80969689     16.24%     68.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     48174590      9.66%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     12738022      2.55%     80.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     19603766      3.93%     84.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     15846622      3.18%     87.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     10140214      2.03%     89.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     15260036      3.06%     92.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     36838027      7.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    498656525                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    835546861                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     835546861                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             258276710                       # Number of memory references committed
system.switch_cpus1.commit.loads            202485476                       # Number of loads committed
system.switch_cpus1.commit.membars            2275803                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         110826174                       # Number of branches committed
system.switch_cpus1.commit.fp_insts         175571441                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        635726123                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      4464768                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     84552083     10.12%     10.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    381545133     45.66%     55.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       507869      0.06%     55.84% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     55.84% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     62788625      7.51%     63.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp      9133323      1.09%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     32285496      3.86%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      2141970      0.26%     68.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt       506217      0.06%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    204761279     24.51%     93.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     55792625      6.68%     99.82% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      1532241      0.18%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    835546861                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     36838027                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          1464367341                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         2029997450                       # The number of ROB writes
system.switch_cpus1.timesIdled                  75001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4767204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           135589760                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          750994778                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            750994778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.702300                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.702300                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.423892                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.423892                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       920711688                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      475803618                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        229852814                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       186315858                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      292542197                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       5865158                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      185421241                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    168927643                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3976471                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     78406134                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       60257211                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    76.852675                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        4125423                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         4786                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           209610416                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1133156                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   94                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       209543160                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           54315613                       # DTB write hits
system.switch_cpus2.dtb.write_misses            25117                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  53                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       53555096                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           263926029                       # DTB hits
system.switch_cpus2.dtb.data_misses           1158273                       # DTB misses
system.switch_cpus2.dtb.data_acv                  147                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       263098256                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          130398492                       # ITB hits
system.switch_cpus2.itb.fetch_misses             4975                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 279                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      130403467                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               476452119                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    137964738                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1012874228                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          185421241                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     64382634                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            326528811                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10174380                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                67                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        23164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       189351                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         7213                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          145                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        131168064                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2323723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    469800679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.155966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.165929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       294188850     62.62%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         7133494      1.52%     64.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        24101171      5.13%     69.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2754313      0.59%     69.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        31007475      6.60%     76.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         9068282      1.93%     78.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        14753229      3.14%     81.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2966151      0.63%     82.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        83827714     17.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    469800679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.389171                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.125868                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108053541                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    202972758                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        143980659                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      9712164                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5081557                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      7787047                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5983                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     945520074                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10457                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5081557                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       114899641                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       33572479                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    145642690                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        146198713                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     24405599                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     915423434                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       435541                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2623605                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      11833762                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3353778                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    640254006                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1114047917                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    880472533                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    233572465                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    512425751                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       127828254                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      6876021                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      2070772                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         52348618                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    217349230                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     56883145                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     57065225                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     19694082                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         783784150                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     17992692                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        754542418                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       474606                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    137183974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     71958342                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved     12918190                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    469800679                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.606091                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.934013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    203635910     43.35%     43.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     69265237     14.74%     58.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     69082222     14.70%     72.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     57528498     12.25%     85.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     24109864      5.13%     90.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     17526626      3.73%     93.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     14772875      3.14%     97.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9218169      1.96%     99.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      4661278      0.99%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    469800679                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         616244      3.15%      3.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult          3418      0.02%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd       168257      0.86%      4.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp           77      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      3386252     17.32%     21.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv      4441936     22.73%     44.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt        48851      0.25%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     44.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       7329831     37.50%     81.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      3551231     18.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            5      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    385725754     51.12%     51.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       558003      0.07%     51.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     51.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     56846213      7.53%     58.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp      7843800      1.04%     59.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     59.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     28681661      3.80%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      1519237      0.20%     63.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt       445469      0.06%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    216685429     28.72%     92.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     54805471      7.26%     99.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess      1431376      0.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     754542418                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.583669                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           19546097                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.025905                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   1643287082                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    699336721                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    573872643                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    355619136                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    239646080                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    162372989                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     590464805                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses      183623705                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     44260380                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     34046502                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6830                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        22769                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      5094004                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       372705                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5081557                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       23799919                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      5672991                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    889154192                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       296897                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    217349230                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     56883145                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     15954744                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         67605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      5572696                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        22769                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      2133403                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      3276782                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      5410185                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    745315660                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    211760788                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      9226758                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             87377350                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           266104943                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       107055224                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          54344155                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.564303                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             740319283                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            736245632                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        497948545                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        608316182                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.545267                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.818569                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    145608974                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      5074502                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      5029132                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    448892571                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655337                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.491060                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    232974763     51.90%     51.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     72620639     16.18%     68.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     45519896     10.14%     78.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     12149477      2.71%     80.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     16419706      3.66%     84.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     14523297      3.24%     87.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      9059697      2.02%     89.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     14694821      3.27%     93.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     30930275      6.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    448892571                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    743068300                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     743068300                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             235091870                       # Number of memory references committed
system.switch_cpus2.commit.loads            183302729                       # Number of loads committed
system.switch_cpus2.commit.membars            2027834                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         101136340                       # Number of branches committed
system.switch_cpus2.commit.fp_insts         142903340                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        570980715                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3763311                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     78475432     10.56%     10.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    339275371     45.66%     56.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       521726      0.07%     56.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     56.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     50894606      6.85%     63.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp      7500776      1.01%     64.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     64.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     25997050      3.50%     67.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      1508134      0.20%     67.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt       342241      0.05%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    185330563     24.94%     92.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     51791033      6.97%     99.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess      1431368      0.19%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    743068300                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     30930275                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1306198498                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1798323697                       # The number of ROB writes
system.switch_cpus2.timesIdled                  97524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                6651440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           186177601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          664592868                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            664592868                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.716908                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.716908                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.394879                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.394879                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       823354128                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      426722508                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads        186100897                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       152272998                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      240689561                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       5240735                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      182959223                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    165230676                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      4511276                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     83958919                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       65661171                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    78.206308                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        4750277                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         5017                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           230927073                       # DTB read hits
system.switch_cpus3.dtb.read_misses           1316982                       # DTB read misses
system.switch_cpus3.dtb.read_acv                  105                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       231222515                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           57962865                       # DTB write hits
system.switch_cpus3.dtb.write_misses            25267                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  59                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       57364766                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           288889938                       # DTB hits
system.switch_cpus3.dtb.data_misses           1342249                       # DTB misses
system.switch_cpus3.dtb.data_acv                  164                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       288587281                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          142634058                       # ITB hits
system.switch_cpus3.itb.fetch_misses           367846                       # ITB misses
system.switch_cpus3.itb.fetch_acv                 157                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      143001904                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               520721273                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    149975961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1107704618                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          182959223                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     70411448                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            333141136                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11388332                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles              2142                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        19619                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles     26770233                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         8511                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        143266698                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2323191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes             18                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    515611814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.148331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.156962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       322723584     62.59%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         8760600      1.70%     64.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        25194544      4.89%     69.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2707756      0.53%     69.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        36533502      7.09%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         9593185      1.86%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        15393421      2.99%     81.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         3670573      0.71%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        91034649     17.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    515611814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.351357                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.127251                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       120952040                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    217744214                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        161785623                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      9440329                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       5689608                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      8785760                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         4816                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1048466182                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         7746                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       5689608                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       128021607                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       35503480                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles    156562987                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        163564064                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     26270068                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1018096198                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       536657                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2033652                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      13809516                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       3472353                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    721574485                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1253677885                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    972621878                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    281053285                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    576612395                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       144962090                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      6978909                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      2216901                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         49650732                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    239716695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     60864041                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     60062033                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     20734403                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         877015803                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded     16709219                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        842888196                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       611325                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    152193380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     82983881                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved     11293190                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    515611814                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.634734                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.946296                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    220906343     42.84%     42.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     75345048     14.61%     57.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     75983031     14.74%     72.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     62395487     12.10%     84.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     28404410      5.51%     89.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     21047248      4.08%     93.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     16112060      3.12%     97.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10481111      2.03%     99.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      4937076      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    515611814                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         637648      2.64%      2.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult          3496      0.01%      2.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd       190383      0.79%      3.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp          146      0.00%      3.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      3.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult      4711182     19.52%     22.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv      6102864     25.29%     48.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt        76767      0.32%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     48.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       8801729     36.47%     85.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      3608935     14.95%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            3      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    428689889     50.86%     50.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       562587      0.07%     50.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     50.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     68330239      8.11%     59.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp      9375320      1.11%     60.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     34520354      4.10%     64.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv      2081635      0.25%     64.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt       626878      0.07%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    238750829     28.33%     92.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     58450799      6.93%     99.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess      1499663      0.18%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     842888196                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.618694                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           24133150                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.028631                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   1798950575                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    760490109                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    627513248                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    427182106                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    285451579                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    194246025                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     645561731                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      221459612                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     45815563                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     38557899                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         7547                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        24190                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      5419264                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       351872                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       5689608                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       25781018                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      5739927                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    989265013                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       293467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    239716695                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     60864041                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     14539811                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         72575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      5635931                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        24190                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      2336637                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      3691092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      6027729                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    832300801                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    233333157                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     10587395                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             95539991                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           291324528                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       117301651                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          57991371                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.598361                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             826464786                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            821759273                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        558299792                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        685616866                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.578117                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.814303                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    162135173                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      5416029                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      5635660                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    492352473                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.678923                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.517201                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    254722722     51.74%     51.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     79832128     16.21%     67.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     49003159      9.95%     77.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     12441406      2.53%     80.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     18902292      3.84%     84.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     16137710      3.28%     87.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      9970987      2.03%     89.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7     15401142      3.13%     92.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     35940927      7.30%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    492352473                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    826621714                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     826621714                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             256603573                       # Number of memory references committed
system.switch_cpus3.commit.loads            201158796                       # Number of loads committed
system.switch_cpus3.commit.membars            2161362                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         110427679                       # Number of branches committed
system.switch_cpus3.commit.fp_insts         171624759                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        629184591                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      4248824                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     85090072     10.29%     10.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    376399382     45.53%     55.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       524999      0.06%     55.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     55.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     61383631      7.43%     63.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp      8954832      1.08%     64.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     31449307      3.80%     68.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv      2070346      0.25%     68.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt       483046      0.06%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    203320158     24.60%     93.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     55446287      6.71%     99.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess      1499654      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    826621714                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     35940927                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          1444723923                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2000836240                       # The number of ROB writes
system.switch_cpus3.timesIdled                  79828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                5109459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           142413777                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          741531642                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            741531642                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.702224                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.702224                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.424047                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.424047                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       909162939                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      469357766                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        224621382                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       181992048                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      285826575                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       5589918                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            3150864                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3150861                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3073                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3074                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1280678                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           65871                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         30653                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          96524                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           53                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           53                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           421489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          421489                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       313592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1975458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       247500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1744320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       299863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1762058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       260056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1817807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8420654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     10009152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     72004055                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      7899904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63761896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9575360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     64347256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      8301952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     66540960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              302440535                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          204031                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4952694                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                4952694    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4952694                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3759033514                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         245788100                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1316535441                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         193569366                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1159898049                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         236074137                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1172738647                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         203525048                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1209812546                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038266                       # Number of seconds simulated
sim_ticks                                 38266161000                       # Number of ticks simulated
final_tick                               2696306559000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               14926946                       # Simulator instruction rate (inst/s)
host_op_rate                                 14926946                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              171453102                       # Simulator tick rate (ticks/s)
host_mem_usage                                 756244                       # Number of bytes of host memory used
host_seconds                                   223.19                       # Real time elapsed on the host
sim_insts                                  3331505096                       # Number of instructions simulated
sim_ops                                    3331505096                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       268224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       694016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        15680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1978880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     21524096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        85952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       120896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24694336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       268224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        15680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1978880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        85952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2348736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18364224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18364224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         4191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        10844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        30920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       336314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              385849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        286941                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             286941                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      7009431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     18136546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       409762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       172267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     51713575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    562483809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2246162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      3159345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             645330897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      7009431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       409762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     51713575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2246162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         61378930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       479907666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            479907666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       479907666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      7009431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     18136546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       409762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       172267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     51713575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    562483809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2246162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      3159345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1125238563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      385849                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     288349                       # Number of write requests accepted
system.mem_ctrls.readBursts                    385849                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   288349                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               24626560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   67776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18389888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24694336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18454336                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1059                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1001                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          520                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            18127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18120                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   38266255500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                385849                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               288349                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  202079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   86930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   73857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       132880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.711017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.377756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.030092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        64538     48.57%     48.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22872     17.21%     65.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7533      5.67%     71.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3513      2.64%     74.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2986      2.25%     76.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2568      1.93%     78.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2845      2.14%     80.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3514      2.64%     83.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22511     16.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       132880                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.831055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.138999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.152613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             109      0.62%      0.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4452     25.26%     25.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         10481     59.46%     85.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           807      4.58%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           358      2.03%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           306      1.74%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           276      1.57%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           201      1.14%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           175      0.99%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           115      0.65%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            89      0.50%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            68      0.39%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           49      0.28%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           32      0.18%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           23      0.13%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           27      0.15%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           17      0.10%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           14      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            4      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            8      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            5      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17627                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.301242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.281449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.842748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15334     86.99%     86.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              240      1.36%     88.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1362      7.73%     96.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              510      2.89%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              115      0.65%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               53      0.30%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17627                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   7237011000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             14451823500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1923950000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18807.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37557.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       643.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       480.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    645.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    482.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   321774                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  217466                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.68                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56758.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7584297840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4138257750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             12368093400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5913997920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          28415281440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         233687767230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          56040252750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           348147948330                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            800.249593                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   9066377000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1277640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   27917623000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               8110345320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4425287625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             13942125600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5992211520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          28415281440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         235548047160                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          54408421500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           350841720165                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            806.441493                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   8728288750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1277640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   28255802500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      41                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2410                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     616     38.10%     38.10% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.19%     38.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     40      2.47%     40.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.06%     40.82% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    957     59.18%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1617                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      614     48.31%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.24%     48.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      40      3.15%     51.69% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.08%     51.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     613     48.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1271                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             38298293500     99.30%     99.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3406500      0.01%     99.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               20086000      0.05%     99.36% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1104500      0.00%     99.36% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              246923500      0.64%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         38569814000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996753                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.640543                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.786024                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.17%      0.17% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      3.06%      3.23% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.06%      3.29% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1430     82.56%     85.85% # number of callpals executed
system.cpu0.kern.callpal::rdps                     83      4.79%     90.65% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.06%     90.70% # number of callpals executed
system.cpu0.kern.callpal::rti                     143      8.26%     98.96% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.87%     99.83% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.17%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1732                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              195                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.492308                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.660959                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       38374318000     99.47%     99.47% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           203630000      0.53%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12444                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          454.329398                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             332788                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12956                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.686014                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   454.329398                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.887362                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.887362                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           984107                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          984107                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       117754                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         117754                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        51785                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         51785                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1829                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1829                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1625                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1625                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       169539                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          169539                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       169539                       # number of overall hits
system.cpu0.dcache.overall_hits::total         169539                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17565                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17565                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        51836                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        51836                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          316                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          316                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          130                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          130                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        69401                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         69401                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        69401                       # number of overall misses
system.cpu0.dcache.overall_misses::total        69401                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1120847954                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1120847954                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   4038618129                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4038618129                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     18431995                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     18431995                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      2134538                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2134538                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5159466083                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5159466083                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5159466083                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5159466083                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       135319                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       135319                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       103621                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       103621                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1755                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1755                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       238940                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       238940                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       238940                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       238940                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.129804                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.129804                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.500246                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.500246                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.147319                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.147319                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.074074                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074074                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.290454                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.290454                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.290454                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.290454                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 63811.440592                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 63811.440592                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 77911.453990                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77911.453990                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 58329.098101                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 58329.098101                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 16419.523077                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 16419.523077                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 74342.820464                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74342.820464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 74342.820464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74342.820464                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       303731                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3525                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5166                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             33                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.794232                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   106.818182                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7824                       # number of writebacks
system.cpu0.dcache.writebacks::total             7824                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11836                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11836                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        44754                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        44754                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          121                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        56590                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        56590                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        56590                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        56590                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5729                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5729                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         7082                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7082                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          195                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          195                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          130                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          130                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        12811                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12811                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        12811                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12811                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          477                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          477                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          212                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          212                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          689                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          689                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    409259519                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    409259519                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    629593033                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    629593033                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      8829004                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      8829004                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      1939462                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1939462                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1038852552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1038852552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1038852552                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1038852552                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    107286500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    107286500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     47428500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     47428500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    154715000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    154715000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.042337                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042337                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.068345                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068345                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.074074                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.053616                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053616                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.053616                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.053616                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 71436.466923                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71436.466923                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 88900.456509                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88900.456509                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 45276.943590                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45276.943590                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 14918.938462                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14918.938462                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81090.668332                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81090.668332                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81090.668332                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81090.668332                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224919.287212                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224919.287212                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223719.339623                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223719.339623                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224550.072569                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224550.072569                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6868                       # number of replacements
system.cpu0.icache.tags.tagsinuse          506.074208                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3815439                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             7377                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           517.207401                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   506.074208                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.988426                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.988426                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          268                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           280351                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          280351                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       128601                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         128601                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       128601                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          128601                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       128601                       # number of overall hits
system.cpu0.icache.overall_hits::total         128601                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         8133                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8133                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         8133                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8133                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         8133                       # number of overall misses
system.cpu0.icache.overall_misses::total         8133                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    480274518                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    480274518                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    480274518                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    480274518                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    480274518                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    480274518                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       136734                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       136734                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       136734                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       136734                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       136734                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       136734                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.059480                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.059480                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.059480                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.059480                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.059480                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.059480                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 59052.565843                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59052.565843                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 59052.565843                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59052.565843                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 59052.565843                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59052.565843                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          870                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         1250                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1250                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         1250                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1250                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         1250                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1250                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         6883                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6883                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         6883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         6883                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6883                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    401181215                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    401181215                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    401181215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    401181215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    401181215                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    401181215                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.050339                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.050339                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.050339                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.050339                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.050339                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.050339                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 58285.807787                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58285.807787                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 58285.807787                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58285.807787                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 58285.807787                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58285.807787                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      41                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       738                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     173     26.29%     26.29% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     40      6.08%     32.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.15%     32.52% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    444     67.48%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 658                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      173     44.82%     44.82% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      40     10.36%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.26%     55.44% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     172     44.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  386                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             38539484000     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               18903500      0.05%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1705000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               50914500      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         38611007000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.387387                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.586626                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  576     82.64%     82.64% # number of callpals executed
system.cpu1.kern.callpal::rdps                     80     11.48%     94.12% # number of callpals executed
system.cpu1.kern.callpal::rti                      41      5.88%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   697                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 41                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements              109                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          420.274397                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              69356                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              502                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           138.159363                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   420.274397                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.820848                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.820848                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           111698                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          111698                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        19079                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          19079                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         7656                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          7656                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          137                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          137                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          115                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          115                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        26735                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           26735                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        26735                       # number of overall hits
system.cpu1.dcache.overall_hits::total          26735                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          681                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          681                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           98                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           98                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           40                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           37                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          779                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           779                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          779                       # number of overall misses
system.cpu1.dcache.overall_misses::total          779                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data     30027596                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     30027596                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5282267                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5282267                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1269990                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1269990                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       448005                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       448005                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data     35309863                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     35309863                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data     35309863                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     35309863                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        19760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        19760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         7754                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         7754                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        27514                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        27514                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        27514                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        27514                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.034464                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.034464                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.012639                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012639                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.225989                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.225989                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.243421                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.243421                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.028313                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028313                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.028313                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028313                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44093.386197                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44093.386197                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 53900.683673                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53900.683673                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 31749.750000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31749.750000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 12108.243243                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12108.243243                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45327.166881                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45327.166881                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45327.166881                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45327.166881                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          774                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.800000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.363636                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           27                       # number of writebacks
system.cpu1.dcache.writebacks::total               27                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          418                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           29                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data            6                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          447                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          447                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          447                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          447                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          263                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          263                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           69                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           34                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           35                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           35                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          332                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          332                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          332                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          332                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           41                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           41                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           41                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           41                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     11459771                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     11459771                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3089235                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3089235                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       894256                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       894256                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       396995                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       396995                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     14549006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     14549006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     14549006                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     14549006                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      9247000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      9247000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      9247000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      9247000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.013310                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013310                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.008899                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008899                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.192090                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.192090                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.230263                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.230263                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.012067                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012067                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.012067                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012067                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 43573.273764                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43573.273764                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 44771.521739                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44771.521739                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 26301.647059                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26301.647059                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 11342.714286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11342.714286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 43822.307229                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43822.307229                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 43822.307229                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43822.307229                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225536.585366                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225536.585366                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225536.585366                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225536.585366                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              783                       # number of replacements
system.cpu1.icache.tags.tagsinuse          508.970135                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3800301                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1292                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2941.409443                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   508.970135                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.994082                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.994082                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            28552                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           28552                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        13009                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          13009                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        13009                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           13009                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        13009                       # number of overall hits
system.cpu1.icache.overall_hits::total          13009                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          875                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          875                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           875                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          875                       # number of overall misses
system.cpu1.icache.overall_misses::total          875                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     55123908                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     55123908                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     55123908                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     55123908                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     55123908                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     55123908                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        13884                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        13884                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        13884                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        13884                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        13884                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        13884                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.063022                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.063022                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.063022                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.063022                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.063022                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.063022                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 62998.752000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62998.752000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 62998.752000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62998.752000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 62998.752000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62998.752000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           91                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           91                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           91                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst          784                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          784                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst          784                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          784                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst          784                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          784                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     49497325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     49497325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     49497325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     49497325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     49497325                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     49497325                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.056468                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.056468                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.056468                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.056468                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.056468                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.056468                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 63134.343112                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63134.343112                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 63134.343112                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63134.343112                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 63134.343112                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63134.343112                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     17374                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    5384     47.67%     47.67% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      5      0.04%     47.71% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     40      0.35%     48.07% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     48.07% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   5865     51.93%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               11295                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     5384     49.79%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       5      0.05%     49.84% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      40      0.37%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    5383     49.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                10813                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             36944966500     96.57%     96.57% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                5801500      0.02%     96.58% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               32237000      0.08%     96.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1500000      0.00%     96.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1273015000      3.33%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         38257520000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.917818                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.957326                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.56%      0.56% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.56%      1.12% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      3.37%      4.49% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.56%      5.06% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.56%      5.62% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.56%      6.18% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.56%      6.74% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.56%      7.30% # number of syscalls executed
system.cpu2.kern.syscall::73                        5      2.81%     10.11% # number of syscalls executed
system.cpu2.kern.syscall::121                     160     89.89%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   178                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   36      0.29%      0.29% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.02%      0.31% # number of callpals executed
system.cpu2.kern.callpal::swpipl                10994     87.25%     87.56% # number of callpals executed
system.cpu2.kern.callpal::rdps                    748      5.94%     93.49% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     93.50% # number of callpals executed
system.cpu2.kern.callpal::rti                     255      2.02%     95.52% # number of callpals executed
system.cpu2.kern.callpal::callsys                 187      1.48%     97.01% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.04%     97.05% # number of callpals executed
system.cpu2.kern.callpal::rdunique                372      2.95%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 12601                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              292                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                242                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                243                      
system.cpu2.kern.mode_good::user                  242                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.832192                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.908240                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        4783858500     12.79%     12.79% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         32625327000     87.21%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      36                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           375872                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.206971                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           34605098                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           376298                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            91.961950                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.206971                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.996498                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996498                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        143463167                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       143463167                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     20320238                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20320238                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     14072879                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      14072879                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        91244                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        91244                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        91596                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        91596                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     34393117                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        34393117                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     34393117                       # number of overall hits
system.cpu2.dcache.overall_hits::total       34393117                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       982264                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       982264                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       211332                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       211332                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2099                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2099                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          102                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1193596                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1193596                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1193596                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1193596                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  75744765058                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  75744765058                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  13414443354                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  13414443354                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     95765000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     95765000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      1143520                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1143520                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  89159208412                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  89159208412                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  89159208412                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  89159208412                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     21302502                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     21302502                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     14284211                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14284211                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        93343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        93343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        91698                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        91698                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     35586713                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     35586713                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     35586713                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     35586713                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.046110                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.046110                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.014795                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014795                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.022487                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.022487                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001112                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001112                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.033540                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.033540                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.033540                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.033540                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 77112.431137                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 77112.431137                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 63475.684487                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 63475.684487                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 45624.106717                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 45624.106717                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 11210.980392                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11210.980392                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 74697.978556                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74697.978556                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 74697.978556                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74697.978556                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7532645                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        10481                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           141110                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             81                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.381369                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   129.395062                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       300731                       # number of writebacks
system.cpu2.dcache.writebacks::total           300731                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       639181                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       639181                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       179497                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       179497                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          656                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          656                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       818678                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       818678                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       818678                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       818678                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       343083                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       343083                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        31835                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        31835                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1443                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1443                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          102                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          102                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       374918                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       374918                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       374918                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       374918                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           54                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           54                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          134                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          188                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          188                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  28214543542                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  28214543542                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   2159764585                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2159764585                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     57966503                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     57966503                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       990480                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       990480                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  30374308127                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  30374308127                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  30374308127                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  30374308127                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      8994500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      8994500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     24749000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     24749000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     33743500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     33743500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.016105                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016105                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.002229                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002229                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.015459                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.015459                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.001112                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001112                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.010535                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010535                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.010535                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.010535                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82238.244221                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82238.244221                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 67842.455945                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67842.455945                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 40170.826750                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40170.826750                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  9710.588235                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9710.588235                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 81015.870476                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81015.870476                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 81015.870476                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 81015.870476                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 166564.814815                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 166564.814815                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 184694.029851                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 184694.029851                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 179486.702128                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 179486.702128                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            61984                       # number of replacements
system.cpu2.icache.tags.tagsinuse          509.732288                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20833806                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            62496                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           333.362231                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   509.732288                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.995571                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.995571                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         36665526                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        36665526                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18234043                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18234043                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18234043                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18234043                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18234043                       # number of overall hits
system.cpu2.icache.overall_hits::total       18234043                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        67668                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        67668                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        67668                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         67668                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        67668                       # number of overall misses
system.cpu2.icache.overall_misses::total        67668                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   3427794346                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3427794346                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   3427794346                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3427794346                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   3427794346                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3427794346                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18301711                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18301711                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18301711                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18301711                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18301711                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18301711                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.003697                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003697                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.003697                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003697                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.003697                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003697                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50656.061152                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50656.061152                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50656.061152                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50656.061152                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50656.061152                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50656.061152                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2560                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.230769                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         5564                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5564                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         5564                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5564                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         5564                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5564                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        62104                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        62104                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        62104                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        62104                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        62104                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        62104                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   3035562390                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3035562390                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   3035562390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3035562390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   3035562390                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3035562390                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.003393                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003393                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.003393                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003393                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.003393                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003393                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48878.693643                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48878.693643                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48878.693643                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48878.693643                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48878.693643                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48878.693643                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      42                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1576                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     294     32.31%     32.31% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     40      4.40%     36.70% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.33%     37.03% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    573     62.97%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 910                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      294     46.67%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      40      6.35%     53.02% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.48%     53.49% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     293     46.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  630                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             38445792000     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               18987000      0.05%     99.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                3097000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               88746000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         38556622000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.511344                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.692308                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.10%      0.10% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      5.66%      5.76% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.49%      6.25% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  759     74.12%     80.37% # number of callpals executed
system.cpu3.kern.callpal::rdps                     81      7.91%     88.28% # number of callpals executed
system.cpu3.kern.callpal::rti                     109     10.64%     98.93% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.88%     99.80% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.20%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1024                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              167                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.401198                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.572650                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       37755998500     99.87%     99.87% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            48769000      0.13%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2606                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          452.491958                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              70270                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3074                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            22.859466                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   452.491958                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.883773                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.883773                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           306415                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          306415                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        43508                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          43508                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        16967                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         16967                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          620                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          620                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          589                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          589                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        60475                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           60475                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        60475                       # number of overall hits
system.cpu3.dcache.overall_hits::total          60475                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7448                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7448                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6511                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6511                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          139                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          139                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           76                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           76                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13959                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13959                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13959                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13959                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    439680612                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    439680612                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    441594749                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    441594749                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      6836746                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6836746                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       825013                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       825013                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    881275361                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    881275361                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    881275361                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    881275361                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        50956                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        50956                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        23478                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        23478                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          665                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          665                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        74434                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        74434                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        74434                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        74434                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.146165                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.146165                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.277323                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.277323                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.183136                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.183136                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.114286                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.114286                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.187535                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.187535                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.187535                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.187535                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 59033.379699                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 59033.379699                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 67822.876517                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67822.876517                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 49185.223022                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 49185.223022                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 10855.434211                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10855.434211                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 63133.129952                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 63133.129952                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 63133.129952                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 63133.129952                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        54623                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1101                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1320                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    41.381061                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.750000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1176                       # number of writebacks
system.cpu3.dcache.writebacks::total             1176                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5353                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5353                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5522                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5522                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           42                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           42                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10875                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10875                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10875                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10875                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         2095                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2095                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          989                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          989                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           97                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           97                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           75                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           75                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3084                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3084                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3084                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3084                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           43                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           43                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           43                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           43                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    135468323                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    135468323                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     72877719                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     72877719                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      3230503                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3230503                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       715487                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       715487                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    208346042                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    208346042                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    208346042                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    208346042                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      9773000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      9773000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      9773000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      9773000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.041114                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.041114                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.042125                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042125                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.127800                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.127800                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.112782                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.112782                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.041433                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.041433                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.041433                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.041433                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 64662.684010                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 64662.684010                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 73688.290192                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 73688.290192                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 33304.154639                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33304.154639                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  9539.826667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9539.826667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 67557.082361                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 67557.082361                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 67557.082361                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 67557.082361                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 227279.069767                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227279.069767                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 227279.069767                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 227279.069767                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2781                       # number of replacements
system.cpu3.icache.tags.tagsinuse          509.324430                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3559887                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3293                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1081.046766                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   509.324430                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.994774                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.994774                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            94476                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           94476                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        42704                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          42704                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        42704                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           42704                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        42704                       # number of overall hits
system.cpu3.icache.overall_hits::total          42704                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         3141                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3141                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         3141                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3141                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         3141                       # number of overall misses
system.cpu3.icache.overall_misses::total         3141                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    187325613                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    187325613                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    187325613                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    187325613                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    187325613                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    187325613                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        45845                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        45845                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        45845                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        45845                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        45845                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        45845                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.068513                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.068513                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.068513                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.068513                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.068513                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.068513                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59638.845272                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59638.845272                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59638.845272                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59638.845272                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59638.845272                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59638.845272                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          322                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    53.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          355                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          355                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          355                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          355                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          355                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          355                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2786                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2786                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2786                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2786                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2786                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2786                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    162791111                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    162791111                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    162791111                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    162791111                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    162791111                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    162791111                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.060770                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.060770                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.060770                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.060770                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.060770                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.060770                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58431.841709                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58431.841709                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 58431.841709                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58431.841709                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 58431.841709                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58431.841709                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    90112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         13                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  538                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 538                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1838                       # Transaction distribution
system.iobus.trans_dist::WriteResp                430                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1408                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1922                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          633                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2369                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    92537                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               368000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              795000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              195000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             8089060                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1492000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1422012                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1415                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1431                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                12735                       # Number of tag accesses
system.iocache.tags.data_accesses               12735                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1408                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1408                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       873990                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       873990                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    303069058                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    303069058                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       873990                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       873990                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       873990                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       873990                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 124855.714286                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124855.714286                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215247.910511                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215247.910511                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124855.714286                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124855.714286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124855.714286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124855.714286                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2492                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  371                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.716981                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1408                       # number of writebacks
system.iocache.writebacks::total                 1408                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            7                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1408                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1408                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            7                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            7                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       500000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       500000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    229839072                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    229839072                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       500000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       500000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       500000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       500000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 71428.571429                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71428.571429                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163237.977273                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163237.977273                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 71428.571429                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 71428.571429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 71428.571429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 71428.571429                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    405467                       # number of replacements
system.l2.tags.tagsinuse                  4273.500968                       # Cycle average of tags in use
system.l2.tags.total_refs                      329978                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    408497                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.807786                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      941.146727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    21.964098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    45.727758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     5.141512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     8.964806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   298.665951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2914.614873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     9.925037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    27.350204                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.057443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.002791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.018229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.177894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.001669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.260834                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3030                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1305                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          488                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.184937                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12818096                       # Number of tag accesses
system.l2.tags.data_accesses                 12818096                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2560                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1278                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst          270                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data           44                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        31024                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33084                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1183                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          649                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   70092                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           309757                       # number of Writeback hits
system.l2.Writeback_hits::total                309757                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           66                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  136                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 23                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          369                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         5762                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           91                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6222                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2560                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1647                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           44                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        31024                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        38846                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1183                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          740                       # number of demand (read+write) hits
system.l2.demand_hits::total                    76314                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2560                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1647                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          270                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           44                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        31024                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        38846                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1183                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          740                       # number of overall hits
system.l2.overall_hits::total                   76314                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         4318                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4434                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          514                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          104                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        30968                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       310539                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1603                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1297                       # number of ReadReq misses
system.l2.ReadReq_misses::total                353777                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data          185                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           97                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                400                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           52                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               99                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        25819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          671                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32935                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         4318                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10862                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          514                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          121                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        30968                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       336358                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1603                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1968                       # number of demand (read+write) misses
system.l2.demand_misses::total                 386712                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         4318                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10862                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          514                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          121                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        30968                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       336358                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1603                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1968                       # number of overall misses
system.l2.overall_misses::total                386712                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    367260250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    396858000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     45767500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     10905000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   2646627500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  27536546500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    147439500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    128753250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     31280157500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       343490                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      1565952                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       128496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2037938                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        94497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       250492                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       344989                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    612068999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      2023250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   2061117246                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     66959735                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2742169230                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    367260250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1008926999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     45767500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     12928250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   2646627500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  29597663746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    147439500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    195712985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34022326730                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    367260250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1008926999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     45767500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     12928250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   2646627500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  29597663746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    147439500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    195712985                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34022326730                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         6878                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5712                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst          784                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          148                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        61992                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       343623                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2786                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1946                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              423869                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       309758                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            309758                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          154                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              536                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        31581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39157                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6878                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12509                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          784                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          165                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        61992                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       375204                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2786                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2708                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               463026                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6878                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12509                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          784                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          165                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        61992                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       375204                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2786                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2708                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              463026                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.627799                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.776261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.655612                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.702703                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.499548                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.903720                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.575377                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.666495                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.834638                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000003                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000003                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.948718                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.906250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.629870                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.574194                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.746269                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.912281                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.656250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.811475                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.945711                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.817549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.880577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.841101                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.627799                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.868335                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.655612                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.733333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.499548                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.896467                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.575377                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.726736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.835184                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.627799                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.868335                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.655612                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.733333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.499548                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.896467                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.575377                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.726736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.835184                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 85053.323298                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 89503.382950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 89041.828794                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 104855.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 85463.300827                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 88673.392070                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 91977.230193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 99270.046261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88417.725008                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1856.702703                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 16143.835052                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1443.775281                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5094.845000                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1817.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 11928.190476                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3484.737374                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 95219.197106                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 119014.705882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 79829.476200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 99790.961252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83260.034310                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85053.323298                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 92885.932517                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 89041.828794                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 106845.041322                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 85463.300827                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 87994.528883                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 91977.230193                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 99447.654980                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87978.461310                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85053.323298                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 92885.932517                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 89041.828794                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 106845.041322                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 85463.300827                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 87994.528883                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 91977.230193                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 99447.654980                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87978.461310                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               285532                       # number of writebacks
system.l2.writebacks::total                    285532                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          127                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          269                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           48                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           32                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          260                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           64                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                835                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          260                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 835                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          127                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          260                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                835                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         4191                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4417                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          245                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           86                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        30920                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       310507                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1343                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1233                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           352942                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          185                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           400                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           52                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           99                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         6428                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           17                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        25819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32935                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         4191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        30920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       336326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            385877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         4191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        30920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       336326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           385877                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          477                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           54                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          531                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          212                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           41                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          134                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           43                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          430                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          689                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           41                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          188                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           43                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          961                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    304092000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    340081000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     19670750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      8288750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   2253789250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  23677130750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    108546250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    107071750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  26818670500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      3446127                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       543515                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      1743591                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      1665567                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7398800                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       964038                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       190005                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       384020                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       291013                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1829076                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    532652001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      1807750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   1739971754                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     58639265                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2333070770                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    304092000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    872733001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     19670750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     10096500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   2253789250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  25417102504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    108546250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    165711015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29151741270                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    304092000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    872733001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     19670750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     10096500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   2253789250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  25417102504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    108546250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    165711015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29151741270                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    100607500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      8238500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    108846000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     44672000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      8676500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     23007000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      9138500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     85494000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    145279500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      8676500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     31245500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      9138500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    194340000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.609334                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.773284                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.312500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.581081                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.498774                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.903627                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.482053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.633607                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.832668                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000003                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000003                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.948718                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.906250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.629870                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.574194                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.746269                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.912281                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.656250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.811475                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.945711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.817549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.880577                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.841101                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.609334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.866976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.312500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.624242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.498774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.896382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.482053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.703102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.833381                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.609334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.866976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.312500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.624242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.498774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.896382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.482053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.703102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.833381                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72558.339298                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 76993.660856                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 80288.775510                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96380.813953                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 72890.984799                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76253.130364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 80823.715562                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 86838.402271                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75986.055783                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18627.713514                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18741.896552                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17975.164948                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18714.235955                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18497                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18539.192308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19000.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18286.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18188.312500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18475.515152                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 82864.343653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 106338.235294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 67391.136527                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 87390.856930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70838.644907                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 72558.339298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 80473.305763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 80288.775510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 98024.271845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 72890.984799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 75572.814781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 80823.715562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 87033.096113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75546.718954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 72558.339298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 80473.305763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 80288.775510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 98024.271845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 72890.984799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 75572.814781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 80823.715562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 87033.096113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75546.718954                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210917.190776                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 152564.814815                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 204983.050847                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210716.981132                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211621.951220                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 171694.029851                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 212523.255814                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 198823.255814                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210855.587808                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211621.951220                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 166199.468085                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 212523.255814                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 202226.847034                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              353480                       # Transaction distribution
system.membus.trans_dist::ReadResp             353477                       # Transaction distribution
system.membus.trans_dist::WriteReq                430                       # Transaction distribution
system.membus.trans_dist::WriteResp               430                       # Transaction distribution
system.membus.trans_dist::Writeback            286941                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1408                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1408                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              596                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            316                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             520                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32916                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32914                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         4231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         4231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1058669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1060597                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1064828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       180224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       180224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2369                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     42968448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     42970817                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43151041                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              405                       # Total snoops (count)
system.membus.snoop_fanout::samples            676089                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  676089    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              676089                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1585997                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1931715855                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1454988                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2033529353                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         223025                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       183508                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         7593                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       141029                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          77762                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    55.139014                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          14955                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          286                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              160600                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1698                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   26                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           46262                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             112061                       # DTB write hits
system.switch_cpus0.dtb.write_misses              993                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          18767                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              272661                       # DTB hits
system.switch_cpus0.dtb.data_misses              2691                       # DTB misses
system.switch_cpus0.dtb.data_acv                   34                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           65029                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              46288                       # ITB hits
system.switch_cpus0.itb.fetch_misses              565                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   6                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          46853                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 2057171                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       327539                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1033243                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             223025                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        92717                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              1258191                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          22852                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles         1363                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        22883                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles          955                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           136735                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         4841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      1622407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.636858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.910233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1420363     87.55%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           14226      0.88%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           30840      1.90%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           16970      1.05%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36935      2.28%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           10090      0.62%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           14069      0.87%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            7489      0.46%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           71425      4.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      1622407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.108413                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.502264                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          228164                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1228961                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           125024                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29553                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         10705                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        10913                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          738                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        871161                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         10705                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          243071                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         495302                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       516723                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           138898                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       217708                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        827246                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          641                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         25958                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          8068                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        157888                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       551871                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      1059273                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      1056261                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2641                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       413642                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          138221                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        23603                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2464                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           197671                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       160505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       120875                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        39713                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        23311                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            761546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        25639                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           724917                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1769                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       180098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       103782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        17360                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      1622407                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.446816                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.166150                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1320708     81.40%     81.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       125319      7.72%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        61961      3.82%     92.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        44204      2.72%     95.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        34430      2.12%     97.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        18392      1.13%     98.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        10897      0.67%     99.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3966      0.24%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         2530      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      1622407                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           1915      7.81%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      7.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12788     52.14%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9821     40.05%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.06%      0.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       423632     58.44%     58.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          905      0.12%     58.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1181      0.16%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.03%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       169942     23.44%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       114715     15.82%     98.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        13860      1.91%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        724917                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.352385                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              24524                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.033830                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      3090550                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       964129                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       684227                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         7983                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4076                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3817                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        744825                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4161                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6616                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        41063                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          951                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        15137                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          485                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        19398                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         10705                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         279756                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       185896                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       800643                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         3466                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       160505                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       120875                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20154                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1590                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       183689                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          951                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         3673                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6474                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        10147                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       715007                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       162837                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         9909                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                13458                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              276122                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          102593                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            113285                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.347568                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                693779                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               688044                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           344109                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           468311                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.334461                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.734787                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       176795                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         8279                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         9282                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      1592397                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.387638                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.287800                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1367907     85.90%     85.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       101278      6.36%     92.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        41408      2.60%     94.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        20061      1.26%     96.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19308      1.21%     97.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         8340      0.52%     97.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6806      0.43%     98.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         5083      0.32%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        22206      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      1592397                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       617274                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        617274                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                225180                       # Number of memory references committed
system.switch_cpus0.commit.loads               119442                       # Number of loads committed
system.switch_cpus0.commit.membars               4310                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             87640                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           593037                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        10679                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        10645      1.72%      1.72% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       360922     58.47%     60.19% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          811      0.13%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.19%     60.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.04%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead       123752     20.05%     80.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       105885     17.15%     97.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        13860      2.25%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       617274                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        22206                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             2355389                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            1618358                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4742                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 434764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            75086052                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             607083                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               607083                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.388616                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.388616                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.295106                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.295106                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          941924                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         474549                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2556                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          56434                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         11356                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          27738                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        23194                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect          746                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        19630                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          11687                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    59.536424                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           1683                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect           78                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               20789                       # DTB read hits
system.switch_cpus1.dtb.read_misses                90                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses              90                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               8713                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses             38                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               29502                       # DTB hits
system.switch_cpus1.dtb.data_misses               128                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses             128                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               1852                       # ITB hits
system.switch_cpus1.itb.fetch_misses              765                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           2617                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  191220                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        43453                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                112784                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              27738                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        13370                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles                40681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           3236                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          542                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        45631                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          938                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines            13884                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes          396                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       132863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.848874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.127856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          109101     82.12%     82.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            1467      1.10%     83.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            6539      4.92%     88.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            1548      1.17%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            3109      2.34%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1277      0.96%     92.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            1253      0.94%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1296      0.98%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8            7273      5.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       132863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.145058                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.589813                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           28998                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        81125                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            19904                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1271                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          1565                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         1089                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred           53                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        102606                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts          289                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          1565                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           30331                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           2816                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        73214                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            19868                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         5069                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts         96322                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           157                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           763                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents            47                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands        64543                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       113418                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       113377                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps        53260                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           11283                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4579                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          230                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            16151                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        21735                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores         9788                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         2906                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         1484                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded             86408                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued            83704                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          331                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        18435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined         7551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       132863                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.630002                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.285917                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0        95662     72.00%     72.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        15383     11.58%     83.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        10347      7.79%     91.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3         4334      3.26%     94.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4         3723      2.80%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         1731      1.30%     98.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6          945      0.71%     99.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          496      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          242      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       132863                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            136      6.92%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      6.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1077     54.81%     61.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          752     38.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu        49924     59.64%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          293      0.35%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        21434     25.61%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite         9052     10.81%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         3001      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total         83704                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.437737                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               1965                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.023476                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       302567                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       111409                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses        81406                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses         85669                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          696                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads         3467                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1793                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          158                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          1565                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           2692                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles           40                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts        93986                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          544                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        21735                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts         9788                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         6003                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents            23                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          169                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          463                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         1062                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         1525                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts        82330                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        20879                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1374                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 1181                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               29671                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           13844                       # Number of branches executed
system.switch_cpus1.iew.exec_stores              8792                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.430551                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                 81748                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count                81406                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            40031                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            52020                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.425719                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.769531                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        19094                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         1431                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       129435                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.577564                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.428336                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0        98922     76.43%     76.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        13529     10.45%     86.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2         7828      6.05%     92.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         3217      2.49%     95.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         1539      1.19%     96.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1250      0.97%     97.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          624      0.48%     98.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          437      0.34%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         2089      1.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       129435                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts        74757                       # Number of instructions committed
system.switch_cpus1.commit.committedOps         74757                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 26263                       # Number of memory references committed
system.switch_cpus1.commit.loads                18268                       # Number of loads committed
system.switch_cpus1.commit.membars                305                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             12732                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts            71910                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1374                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass          387      0.52%      0.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        44549     59.59%     60.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          252      0.34%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        18573     24.84%     85.29% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite         7995     10.69%     95.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         3001      4.01%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total        74757                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         2089                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              220610                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             191096                       # The number of ROB writes
system.switch_cpus1.timesIdled                    559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  58357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            77030652                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts              74370                       # Number of Instructions Simulated
system.switch_cpus1.committedOps                74370                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.571198                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.571198                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.388924                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.388924                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          102182                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes          58782                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads          45920                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1983                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       20753015                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     11857461                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        62831                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     13600545                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10540659                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    77.501740                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        3894004                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         2767                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            23988974                       # DTB read hits
system.switch_cpus2.dtb.read_misses             15525                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   43                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        23149068                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           14447673                       # DTB write hits
system.switch_cpus2.dtb.write_misses             5584                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  33                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13845348                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            38436647                       # DTB hits
system.switch_cpus2.dtb.data_misses             21109                       # DTB misses
system.switch_cpus2.dtb.data_acv                   76                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        36994416                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           17389869                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1008                       # ITB misses
system.switch_cpus2.itb.fetch_acv                1030                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       17390877                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                74830358                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     20037300                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115885308                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20753015                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14434663                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             51001028                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         185634                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                13                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         3518                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        41038                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         2125                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         18301712                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        33984                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     71177949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.628107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.625398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45228582     63.54%     63.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3425953      4.81%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4583318      6.44%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2482744      3.49%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3485159      4.90%     83.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3088605      4.34%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1384940      1.95%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1837998      2.58%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         5660650      7.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     71177949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.277334                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.548640                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17961725                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     28421417                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24102310                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       604510                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         87987                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4285258                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4874                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     114664880                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        16296                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         87987                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18235254                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        8955711                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     14445448                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24370824                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      5082725                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     114319490                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       413599                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1105408                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3751700                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        630097                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     71996057                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    135030843                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    135029825                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups          743                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     70597908                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1398154                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       231014                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        97856                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3165912                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     23566694                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     14562133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       901413                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       732673                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         102219576                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       357009                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        102424253                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         8565                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1773783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       937569                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       145827                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     71177949                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.438989                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.926098                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     34863621     48.98%     48.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     12000142     16.86%     65.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7403051     10.40%     76.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5378992      7.56%     83.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3971765      5.58%     89.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3719573      5.23%     94.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2514812      3.53%     98.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       700708      0.98%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       625285      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     71177949                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          79730      5.60%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             3      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1229659     86.32%     91.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       115200      8.09%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     63703709     62.20%     62.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        13803      0.01%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          515      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            2      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            3      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv           15      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     24140136     23.57%     85.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     14471652     14.13%     99.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        94385      0.09%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     102424253                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.368753                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1424592                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.013909                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    277456432                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    104357350                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    101649022                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         3180                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         1809                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         1466                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     103847148                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           1665                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      2040460                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       355894                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         9008                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       185835                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1042                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       652169                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         87987                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2998436                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      5389838                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    113926127                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        58429                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     23566694                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     14562133                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       244345                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         22075                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      5353271                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         9008                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        32232                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        47640                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        79872                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    102286054                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24007045                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       138199                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             11349542                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            38460508                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19758792                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          14453463                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.366906                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             101688351                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            101650488                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         45133383                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         61758143                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.358412                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.730809                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      1803879                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       211182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        75375                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70890484                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.580910                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.608730                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     41568150     58.64%     58.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      9773750     13.79%     72.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      3437819      4.85%     77.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3691661      5.21%     82.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2241221      3.16%     85.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       685796      0.97%     86.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1060898      1.50%     88.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1861633      2.63%     90.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      6569556      9.27%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70890484                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    112071502                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112071502                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              37587098                       # Number of memory references committed
system.switch_cpus2.commit.loads             23210800                       # Number of loads committed
system.switch_cpus2.commit.membars             105684                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19611379                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              1275                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         99585974                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3848430                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     11268726     10.05%     10.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     63001289     56.22%     66.27% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        13148      0.01%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          497      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            1      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            2      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv           15      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     23316484     20.81%     87.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     14376954     12.83%     99.92% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        94385      0.08%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    112071502                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      6569556                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           178134213                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          228038831                       # The number of ROB writes
system.switch_cpus2.timesIdled                  53121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3652409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             1682896                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          100802808                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            100802808                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.742344                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.742344                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.347084                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.347084                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       134173407                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       71259715                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads              682                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             466                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         284257                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        228977                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          76201                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        64666                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         2622                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        54341                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          30744                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    56.576066                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           4200                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          203                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               62384                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1131                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            3493                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              25823                       # DTB write hits
system.switch_cpus3.dtb.write_misses              237                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           1275                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               88207                       # DTB hits
system.switch_cpus3.dtb.data_misses              1368                       # DTB misses
system.switch_cpus3.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            4768                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               9918                       # ITB hits
system.switch_cpus3.itb.fetch_misses             1320                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   7                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          11238                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  634465                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       127040                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                359052                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              76201                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        34944                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               254590                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          10024                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                12                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          689                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        66458                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          940                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            45845                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1577                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       454776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.789514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.091493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          383423     84.31%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            3802      0.84%     85.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           15957      3.51%     88.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            3878      0.85%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           11363      2.50%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            2834      0.62%     92.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6746      1.48%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            2580      0.57%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           24193      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       454776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.120103                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.565913                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           93301                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       296763                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            53886                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         6047                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          4779                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         2901                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        304941                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          881                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          4779                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           97762                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          50915                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       204828                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            55493                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        40999                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        284431                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1027                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          1403                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         25014                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       192393                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       336588                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       336319                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          154                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       155609                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           36784                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        14894                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          999                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            53784                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        57967                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        28270                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9393                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         5646                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            256172                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        13246                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           255293                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          649                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        51972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        24420                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         9873                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       454776                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.561360                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.229267                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       346780     76.25%     76.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        40185      8.84%     85.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        26061      5.73%     90.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        18242      4.01%     94.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        15383      3.38%     98.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         4189      0.92%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         2366      0.52%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          973      0.21%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          597      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       454776                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            235      2.75%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      2.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          5725     67.07%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         2576     30.18%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       152109     59.58%     59.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          385      0.15%     59.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     59.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           25      0.01%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        66448     26.03%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        26739     10.47%     96.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9578      3.75%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        255293                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.402375                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               8536                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.033436                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       973836                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       321408                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       237820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          711                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          365                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          314                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        263442                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            381                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1323                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        11707                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         3971                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        10812                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          4779                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12202                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        31240                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       274811                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1813                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        57967                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        28270                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        11578                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           161                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        31048                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         1469                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         2827                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         4296                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       251623                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        64089                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         3670                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 5393                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               90389                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           38067                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             26300                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.396591                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                240340                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               238134                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           111238                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           139911                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.375330                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.795063                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        52511                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3373                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         3965                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       444783                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.496109                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.439295                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       360889     81.14%     81.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        38825      8.73%     89.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        20263      4.56%     94.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         5882      1.32%     95.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         3470      0.78%     96.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         2892      0.65%     97.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1923      0.43%     97.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         1326      0.30%     97.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         9313      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       444783                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       220661                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        220661                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 70559                       # Number of memory references committed
system.switch_cpus3.commit.loads                46260                       # Number of loads committed
system.switch_cpus3.commit.membars               1408                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             34236                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               295                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           211945                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         2786                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         3221      1.46%      1.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       135511     61.41%     62.87% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          345      0.16%     63.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           24      0.01%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        47668     21.60%     84.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        24311     11.02%     95.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9578      4.34%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       220661                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         9313                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              701411                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             556400                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1806                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 179689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            76478515                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             217446                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               217446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.917805                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.917805                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.342723                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.342723                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          312735                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         171687                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             173                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          51841                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          6477                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             426028                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            426018                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               430                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              430                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           309758                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1409                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             711                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           339                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1050                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39274                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39274                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        13761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        35099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       124096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1052962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1241181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       440192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1302351                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        50176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        12616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3967488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     43260306                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       178304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       248920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49460353                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3549                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           777952                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.001820                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042625                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 776536     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1416      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             777952                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          698241998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11163785                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          21491893                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1320675                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            571243                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          99274858                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         623344819                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4511389                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4939268                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
