Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr 10 16:28:29 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_reactionTimer_methodology_drc_routed.rpt -pb TOP_reactionTimer_methodology_drc_routed.pb -rpx TOP_reactionTimer_methodology_drc_routed.rpx
| Design       : TOP_reactionTimer
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 51
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-11  | Warning  | DSP output not registered     | 2          |
| TIMING-18 | Warning  | Missing input or output delay | 49         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-11#1 Warning
DSP output not registered  
DSP instance reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/ is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on in_audioDisable relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on in_clearBestButton relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on in_enable relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on in_ledDisable relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on in_mcData relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on in_reset relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on in_skipWaitButton relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on in_startButton relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on in_testButton relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on in_triLedDisable relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on out_audioPwm relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on out_audioSd relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on out_mcClock relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[4] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[5] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[6] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[7] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[4] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[5] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[6] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[7] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on out_triColorLedLeft[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on out_triColorLedLeft[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on out_triColorLedLeft[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on out_triColorLedRight[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on out_triColorLedRight[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on out_triColorLedRight[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on out_vgaB[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on out_vgaB[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on out_vgaB[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on out_vgaB[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on out_vgaG[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on out_vgaG[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on out_vgaG[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on out_vgaG[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on out_vgaHs relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on out_vgaR[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on out_vgaR[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on out_vgaR[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on out_vgaR[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on out_vgaVs relative to clock(s) CLK100MHZ
Related violations: <none>


