{
    "eid": "2-s2.0-84956995943",
    "title": "Flexible input transform architecture for HEVC encoder on FPGA",
    "cover-date": "2015-08-17",
    "subject-areas": [],
    "keywords": [
        "architecture",
        "Field Programmable Gate Array (FPGA)",
        "High Efficiency Video Coding (HEVC)",
        "integer transform",
        "video coding"
    ],
    "authors": [
        "Pancheewa Arayacheeppreecha"
    ],
    "citedby-count": 4,
    "ref-count": 11,
    "ref-list": [
        "Overview of the high efficiency video coding (HEVC) standard",
        "High-performance multiplierless transform architecture for HEVC",
        "Flexible integer DCT architectures for HEVC",
        "Efficient integer DCT architectures for HEVC",
        "A reconfigurable inverse transform architecture design for HEVC decoder",
        "IEEE Internatioal Electrical Engineering Congress (IEECON)",
        "Recommendation ITU-T H.265",
        "(JCT-VC) of ITU-T SG16 WP3 and ISO/IEC JTC1/SC29/WG11. HM Software Version 13.0",
        "JCTVC-G495",
        "Low cost and high throughput multiplierless design of a 16 point 1-D DCT of the new HEVC video coding standard",
        "Spartan-3A DSP FPGA Family Data Sheet, DS610"
    ],
    "affiliation": {
        "affiliation-city": "Bangkok",
        "affilname": "Chulalongkorn University",
        "affiliation-country": "Thailand"
    },
    "funding": []
}