
UART_ASSIG.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000898  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00000898  0000092c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000006  00800060  00800060  0000092c  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  0000092c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00000ff8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000e0  00000000  00000000  00001080  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000ab2  00000000  00000000  00001160  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000002bf  00000000  00000000  00001c12  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000062e  00000000  00000000  00001ed1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002e8  00000000  00000000  00002500  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000045b  00000000  00000000  000027e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000ba1  00000000  00000000  00002c43  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 cf 03 	jmp	0x79e	; 0x79e <__vector_13>
  38:	0c 94 f8 03 	jmp	0x7f0	; 0x7f0 <__vector_14>
  3c:	0c 94 21 04 	jmp	0x842	; 0x842 <__vector_15>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e8 e9       	ldi	r30, 0x98	; 152
  68:	f8 e0       	ldi	r31, 0x08	; 8
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a0 36       	cpi	r26, 0x60	; 96
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a0 e6       	ldi	r26, 0x60	; 96
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a6 36       	cpi	r26, 0x66	; 102
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 48 03 	call	0x690	; 0x690 <main>
  8a:	0c 94 4a 04 	jmp	0x894	; 0x894 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <DIO_SetPinDirection>:
  92:	84 30       	cpi	r24, 0x04	; 4
  94:	08 f0       	brcs	.+2      	; 0x98 <DIO_SetPinDirection+0x6>
  96:	8b c0       	rjmp	.+278    	; 0x1ae <DIO_SetPinDirection+0x11c>
  98:	68 30       	cpi	r22, 0x08	; 8
  9a:	08 f0       	brcs	.+2      	; 0x9e <DIO_SetPinDirection+0xc>
  9c:	8a c0       	rjmp	.+276    	; 0x1b2 <DIO_SetPinDirection+0x120>
  9e:	42 30       	cpi	r20, 0x02	; 2
  a0:	08 f0       	brcs	.+2      	; 0xa4 <DIO_SetPinDirection+0x12>
  a2:	89 c0       	rjmp	.+274    	; 0x1b6 <DIO_SetPinDirection+0x124>
  a4:	81 30       	cpi	r24, 0x01	; 1
  a6:	41 f1       	breq	.+80     	; 0xf8 <DIO_SetPinDirection+0x66>
  a8:	81 30       	cpi	r24, 0x01	; 1
  aa:	38 f0       	brcs	.+14     	; 0xba <DIO_SetPinDirection+0x28>
  ac:	82 30       	cpi	r24, 0x02	; 2
  ae:	09 f4       	brne	.+2      	; 0xb2 <DIO_SetPinDirection+0x20>
  b0:	41 c0       	rjmp	.+130    	; 0x134 <DIO_SetPinDirection+0xa2>
  b2:	83 30       	cpi	r24, 0x03	; 3
  b4:	09 f0       	breq	.+2      	; 0xb8 <DIO_SetPinDirection+0x26>
  b6:	81 c0       	rjmp	.+258    	; 0x1ba <DIO_SetPinDirection+0x128>
  b8:	5b c0       	rjmp	.+182    	; 0x170 <DIO_SetPinDirection+0xde>
  ba:	41 30       	cpi	r20, 0x01	; 1
  bc:	71 f4       	brne	.+28     	; 0xda <DIO_SetPinDirection+0x48>
  be:	2a b3       	in	r18, 0x1a	; 26
  c0:	81 e0       	ldi	r24, 0x01	; 1
  c2:	90 e0       	ldi	r25, 0x00	; 0
  c4:	ac 01       	movw	r20, r24
  c6:	02 c0       	rjmp	.+4      	; 0xcc <DIO_SetPinDirection+0x3a>
  c8:	44 0f       	add	r20, r20
  ca:	55 1f       	adc	r21, r21
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <DIO_SetPinDirection+0x36>
  d0:	ba 01       	movw	r22, r20
  d2:	62 2b       	or	r22, r18
  d4:	6a bb       	out	0x1a, r22	; 26
  d6:	80 e0       	ldi	r24, 0x00	; 0
  d8:	08 95       	ret
  da:	2a b3       	in	r18, 0x1a	; 26
  dc:	81 e0       	ldi	r24, 0x01	; 1
  de:	90 e0       	ldi	r25, 0x00	; 0
  e0:	ac 01       	movw	r20, r24
  e2:	02 c0       	rjmp	.+4      	; 0xe8 <DIO_SetPinDirection+0x56>
  e4:	44 0f       	add	r20, r20
  e6:	55 1f       	adc	r21, r21
  e8:	6a 95       	dec	r22
  ea:	e2 f7       	brpl	.-8      	; 0xe4 <DIO_SetPinDirection+0x52>
  ec:	ba 01       	movw	r22, r20
  ee:	60 95       	com	r22
  f0:	62 23       	and	r22, r18
  f2:	6a bb       	out	0x1a, r22	; 26
  f4:	80 e0       	ldi	r24, 0x00	; 0
  f6:	08 95       	ret
  f8:	41 30       	cpi	r20, 0x01	; 1
  fa:	69 f4       	brne	.+26     	; 0x116 <DIO_SetPinDirection+0x84>
  fc:	47 b3       	in	r20, 0x17	; 23
  fe:	21 e0       	ldi	r18, 0x01	; 1
 100:	30 e0       	ldi	r19, 0x00	; 0
 102:	c9 01       	movw	r24, r18
 104:	02 c0       	rjmp	.+4      	; 0x10a <DIO_SetPinDirection+0x78>
 106:	88 0f       	add	r24, r24
 108:	99 1f       	adc	r25, r25
 10a:	6a 95       	dec	r22
 10c:	e2 f7       	brpl	.-8      	; 0x106 <DIO_SetPinDirection+0x74>
 10e:	84 2b       	or	r24, r20
 110:	87 bb       	out	0x17, r24	; 23
 112:	80 e0       	ldi	r24, 0x00	; 0
 114:	08 95       	ret
 116:	27 b3       	in	r18, 0x17	; 23
 118:	81 e0       	ldi	r24, 0x01	; 1
 11a:	90 e0       	ldi	r25, 0x00	; 0
 11c:	ac 01       	movw	r20, r24
 11e:	02 c0       	rjmp	.+4      	; 0x124 <DIO_SetPinDirection+0x92>
 120:	44 0f       	add	r20, r20
 122:	55 1f       	adc	r21, r21
 124:	6a 95       	dec	r22
 126:	e2 f7       	brpl	.-8      	; 0x120 <DIO_SetPinDirection+0x8e>
 128:	ba 01       	movw	r22, r20
 12a:	60 95       	com	r22
 12c:	62 23       	and	r22, r18
 12e:	67 bb       	out	0x17, r22	; 23
 130:	80 e0       	ldi	r24, 0x00	; 0
 132:	08 95       	ret
 134:	41 30       	cpi	r20, 0x01	; 1
 136:	69 f4       	brne	.+26     	; 0x152 <DIO_SetPinDirection+0xc0>
 138:	44 b3       	in	r20, 0x14	; 20
 13a:	21 e0       	ldi	r18, 0x01	; 1
 13c:	30 e0       	ldi	r19, 0x00	; 0
 13e:	c9 01       	movw	r24, r18
 140:	02 c0       	rjmp	.+4      	; 0x146 <DIO_SetPinDirection+0xb4>
 142:	88 0f       	add	r24, r24
 144:	99 1f       	adc	r25, r25
 146:	6a 95       	dec	r22
 148:	e2 f7       	brpl	.-8      	; 0x142 <DIO_SetPinDirection+0xb0>
 14a:	84 2b       	or	r24, r20
 14c:	84 bb       	out	0x14, r24	; 20
 14e:	80 e0       	ldi	r24, 0x00	; 0
 150:	08 95       	ret
 152:	24 b3       	in	r18, 0x14	; 20
 154:	81 e0       	ldi	r24, 0x01	; 1
 156:	90 e0       	ldi	r25, 0x00	; 0
 158:	ac 01       	movw	r20, r24
 15a:	02 c0       	rjmp	.+4      	; 0x160 <DIO_SetPinDirection+0xce>
 15c:	44 0f       	add	r20, r20
 15e:	55 1f       	adc	r21, r21
 160:	6a 95       	dec	r22
 162:	e2 f7       	brpl	.-8      	; 0x15c <DIO_SetPinDirection+0xca>
 164:	ba 01       	movw	r22, r20
 166:	60 95       	com	r22
 168:	62 23       	and	r22, r18
 16a:	64 bb       	out	0x14, r22	; 20
 16c:	80 e0       	ldi	r24, 0x00	; 0
 16e:	08 95       	ret
 170:	41 30       	cpi	r20, 0x01	; 1
 172:	71 f4       	brne	.+28     	; 0x190 <DIO_SetPinDirection+0xfe>
 174:	21 b3       	in	r18, 0x11	; 17
 176:	81 e0       	ldi	r24, 0x01	; 1
 178:	90 e0       	ldi	r25, 0x00	; 0
 17a:	ac 01       	movw	r20, r24
 17c:	02 c0       	rjmp	.+4      	; 0x182 <DIO_SetPinDirection+0xf0>
 17e:	44 0f       	add	r20, r20
 180:	55 1f       	adc	r21, r21
 182:	6a 95       	dec	r22
 184:	e2 f7       	brpl	.-8      	; 0x17e <DIO_SetPinDirection+0xec>
 186:	ba 01       	movw	r22, r20
 188:	62 2b       	or	r22, r18
 18a:	61 bb       	out	0x11, r22	; 17
 18c:	80 e0       	ldi	r24, 0x00	; 0
 18e:	08 95       	ret
 190:	21 b3       	in	r18, 0x11	; 17
 192:	81 e0       	ldi	r24, 0x01	; 1
 194:	90 e0       	ldi	r25, 0x00	; 0
 196:	ac 01       	movw	r20, r24
 198:	02 c0       	rjmp	.+4      	; 0x19e <DIO_SetPinDirection+0x10c>
 19a:	44 0f       	add	r20, r20
 19c:	55 1f       	adc	r21, r21
 19e:	6a 95       	dec	r22
 1a0:	e2 f7       	brpl	.-8      	; 0x19a <DIO_SetPinDirection+0x108>
 1a2:	ba 01       	movw	r22, r20
 1a4:	60 95       	com	r22
 1a6:	62 23       	and	r22, r18
 1a8:	61 bb       	out	0x11, r22	; 17
 1aa:	80 e0       	ldi	r24, 0x00	; 0
 1ac:	08 95       	ret
 1ae:	81 e0       	ldi	r24, 0x01	; 1
 1b0:	08 95       	ret
 1b2:	81 e0       	ldi	r24, 0x01	; 1
 1b4:	08 95       	ret
 1b6:	81 e0       	ldi	r24, 0x01	; 1
 1b8:	08 95       	ret
 1ba:	80 e0       	ldi	r24, 0x00	; 0
 1bc:	08 95       	ret

000001be <DIO_SetPinValue>:
 1be:	84 30       	cpi	r24, 0x04	; 4
 1c0:	08 f0       	brcs	.+2      	; 0x1c4 <DIO_SetPinValue+0x6>
 1c2:	8b c0       	rjmp	.+278    	; 0x2da <DIO_SetPinValue+0x11c>
 1c4:	68 30       	cpi	r22, 0x08	; 8
 1c6:	08 f0       	brcs	.+2      	; 0x1ca <DIO_SetPinValue+0xc>
 1c8:	8a c0       	rjmp	.+276    	; 0x2de <DIO_SetPinValue+0x120>
 1ca:	42 30       	cpi	r20, 0x02	; 2
 1cc:	08 f0       	brcs	.+2      	; 0x1d0 <DIO_SetPinValue+0x12>
 1ce:	89 c0       	rjmp	.+274    	; 0x2e2 <DIO_SetPinValue+0x124>
 1d0:	81 30       	cpi	r24, 0x01	; 1
 1d2:	41 f1       	breq	.+80     	; 0x224 <DIO_SetPinValue+0x66>
 1d4:	81 30       	cpi	r24, 0x01	; 1
 1d6:	38 f0       	brcs	.+14     	; 0x1e6 <DIO_SetPinValue+0x28>
 1d8:	82 30       	cpi	r24, 0x02	; 2
 1da:	09 f4       	brne	.+2      	; 0x1de <DIO_SetPinValue+0x20>
 1dc:	41 c0       	rjmp	.+130    	; 0x260 <DIO_SetPinValue+0xa2>
 1de:	83 30       	cpi	r24, 0x03	; 3
 1e0:	09 f0       	breq	.+2      	; 0x1e4 <DIO_SetPinValue+0x26>
 1e2:	81 c0       	rjmp	.+258    	; 0x2e6 <DIO_SetPinValue+0x128>
 1e4:	5b c0       	rjmp	.+182    	; 0x29c <DIO_SetPinValue+0xde>
 1e6:	41 30       	cpi	r20, 0x01	; 1
 1e8:	71 f4       	brne	.+28     	; 0x206 <DIO_SetPinValue+0x48>
 1ea:	2b b3       	in	r18, 0x1b	; 27
 1ec:	81 e0       	ldi	r24, 0x01	; 1
 1ee:	90 e0       	ldi	r25, 0x00	; 0
 1f0:	ac 01       	movw	r20, r24
 1f2:	02 c0       	rjmp	.+4      	; 0x1f8 <DIO_SetPinValue+0x3a>
 1f4:	44 0f       	add	r20, r20
 1f6:	55 1f       	adc	r21, r21
 1f8:	6a 95       	dec	r22
 1fa:	e2 f7       	brpl	.-8      	; 0x1f4 <DIO_SetPinValue+0x36>
 1fc:	ba 01       	movw	r22, r20
 1fe:	62 2b       	or	r22, r18
 200:	6b bb       	out	0x1b, r22	; 27
 202:	80 e0       	ldi	r24, 0x00	; 0
 204:	08 95       	ret
 206:	2b b3       	in	r18, 0x1b	; 27
 208:	81 e0       	ldi	r24, 0x01	; 1
 20a:	90 e0       	ldi	r25, 0x00	; 0
 20c:	ac 01       	movw	r20, r24
 20e:	02 c0       	rjmp	.+4      	; 0x214 <DIO_SetPinValue+0x56>
 210:	44 0f       	add	r20, r20
 212:	55 1f       	adc	r21, r21
 214:	6a 95       	dec	r22
 216:	e2 f7       	brpl	.-8      	; 0x210 <DIO_SetPinValue+0x52>
 218:	ba 01       	movw	r22, r20
 21a:	60 95       	com	r22
 21c:	62 23       	and	r22, r18
 21e:	6b bb       	out	0x1b, r22	; 27
 220:	80 e0       	ldi	r24, 0x00	; 0
 222:	08 95       	ret
 224:	41 30       	cpi	r20, 0x01	; 1
 226:	69 f4       	brne	.+26     	; 0x242 <DIO_SetPinValue+0x84>
 228:	48 b3       	in	r20, 0x18	; 24
 22a:	21 e0       	ldi	r18, 0x01	; 1
 22c:	30 e0       	ldi	r19, 0x00	; 0
 22e:	c9 01       	movw	r24, r18
 230:	02 c0       	rjmp	.+4      	; 0x236 <DIO_SetPinValue+0x78>
 232:	88 0f       	add	r24, r24
 234:	99 1f       	adc	r25, r25
 236:	6a 95       	dec	r22
 238:	e2 f7       	brpl	.-8      	; 0x232 <DIO_SetPinValue+0x74>
 23a:	84 2b       	or	r24, r20
 23c:	88 bb       	out	0x18, r24	; 24
 23e:	80 e0       	ldi	r24, 0x00	; 0
 240:	08 95       	ret
 242:	28 b3       	in	r18, 0x18	; 24
 244:	81 e0       	ldi	r24, 0x01	; 1
 246:	90 e0       	ldi	r25, 0x00	; 0
 248:	ac 01       	movw	r20, r24
 24a:	02 c0       	rjmp	.+4      	; 0x250 <DIO_SetPinValue+0x92>
 24c:	44 0f       	add	r20, r20
 24e:	55 1f       	adc	r21, r21
 250:	6a 95       	dec	r22
 252:	e2 f7       	brpl	.-8      	; 0x24c <DIO_SetPinValue+0x8e>
 254:	ba 01       	movw	r22, r20
 256:	60 95       	com	r22
 258:	62 23       	and	r22, r18
 25a:	68 bb       	out	0x18, r22	; 24
 25c:	80 e0       	ldi	r24, 0x00	; 0
 25e:	08 95       	ret
 260:	41 30       	cpi	r20, 0x01	; 1
 262:	69 f4       	brne	.+26     	; 0x27e <DIO_SetPinValue+0xc0>
 264:	45 b3       	in	r20, 0x15	; 21
 266:	21 e0       	ldi	r18, 0x01	; 1
 268:	30 e0       	ldi	r19, 0x00	; 0
 26a:	c9 01       	movw	r24, r18
 26c:	02 c0       	rjmp	.+4      	; 0x272 <DIO_SetPinValue+0xb4>
 26e:	88 0f       	add	r24, r24
 270:	99 1f       	adc	r25, r25
 272:	6a 95       	dec	r22
 274:	e2 f7       	brpl	.-8      	; 0x26e <DIO_SetPinValue+0xb0>
 276:	84 2b       	or	r24, r20
 278:	85 bb       	out	0x15, r24	; 21
 27a:	80 e0       	ldi	r24, 0x00	; 0
 27c:	08 95       	ret
 27e:	25 b3       	in	r18, 0x15	; 21
 280:	81 e0       	ldi	r24, 0x01	; 1
 282:	90 e0       	ldi	r25, 0x00	; 0
 284:	ac 01       	movw	r20, r24
 286:	02 c0       	rjmp	.+4      	; 0x28c <DIO_SetPinValue+0xce>
 288:	44 0f       	add	r20, r20
 28a:	55 1f       	adc	r21, r21
 28c:	6a 95       	dec	r22
 28e:	e2 f7       	brpl	.-8      	; 0x288 <DIO_SetPinValue+0xca>
 290:	ba 01       	movw	r22, r20
 292:	60 95       	com	r22
 294:	62 23       	and	r22, r18
 296:	65 bb       	out	0x15, r22	; 21
 298:	80 e0       	ldi	r24, 0x00	; 0
 29a:	08 95       	ret
 29c:	41 30       	cpi	r20, 0x01	; 1
 29e:	71 f4       	brne	.+28     	; 0x2bc <DIO_SetPinValue+0xfe>
 2a0:	22 b3       	in	r18, 0x12	; 18
 2a2:	81 e0       	ldi	r24, 0x01	; 1
 2a4:	90 e0       	ldi	r25, 0x00	; 0
 2a6:	ac 01       	movw	r20, r24
 2a8:	02 c0       	rjmp	.+4      	; 0x2ae <DIO_SetPinValue+0xf0>
 2aa:	44 0f       	add	r20, r20
 2ac:	55 1f       	adc	r21, r21
 2ae:	6a 95       	dec	r22
 2b0:	e2 f7       	brpl	.-8      	; 0x2aa <DIO_SetPinValue+0xec>
 2b2:	ba 01       	movw	r22, r20
 2b4:	62 2b       	or	r22, r18
 2b6:	62 bb       	out	0x12, r22	; 18
 2b8:	80 e0       	ldi	r24, 0x00	; 0
 2ba:	08 95       	ret
 2bc:	22 b3       	in	r18, 0x12	; 18
 2be:	81 e0       	ldi	r24, 0x01	; 1
 2c0:	90 e0       	ldi	r25, 0x00	; 0
 2c2:	ac 01       	movw	r20, r24
 2c4:	02 c0       	rjmp	.+4      	; 0x2ca <DIO_SetPinValue+0x10c>
 2c6:	44 0f       	add	r20, r20
 2c8:	55 1f       	adc	r21, r21
 2ca:	6a 95       	dec	r22
 2cc:	e2 f7       	brpl	.-8      	; 0x2c6 <DIO_SetPinValue+0x108>
 2ce:	ba 01       	movw	r22, r20
 2d0:	60 95       	com	r22
 2d2:	62 23       	and	r22, r18
 2d4:	62 bb       	out	0x12, r22	; 18
 2d6:	80 e0       	ldi	r24, 0x00	; 0
 2d8:	08 95       	ret
 2da:	81 e0       	ldi	r24, 0x01	; 1
 2dc:	08 95       	ret
 2de:	81 e0       	ldi	r24, 0x01	; 1
 2e0:	08 95       	ret
 2e2:	81 e0       	ldi	r24, 0x01	; 1
 2e4:	08 95       	ret
 2e6:	80 e0       	ldi	r24, 0x00	; 0
 2e8:	08 95       	ret

000002ea <DIO_TogglePinValue>:
 2ea:	84 30       	cpi	r24, 0x04	; 4
 2ec:	08 f0       	brcs	.+2      	; 0x2f0 <DIO_TogglePinValue+0x6>
 2ee:	45 c0       	rjmp	.+138    	; 0x37a <DIO_TogglePinValue+0x90>
 2f0:	68 30       	cpi	r22, 0x08	; 8
 2f2:	08 f0       	brcs	.+2      	; 0x2f6 <DIO_TogglePinValue+0xc>
 2f4:	44 c0       	rjmp	.+136    	; 0x37e <DIO_TogglePinValue+0x94>
 2f6:	81 30       	cpi	r24, 0x01	; 1
 2f8:	b1 f0       	breq	.+44     	; 0x326 <DIO_TogglePinValue+0x3c>
 2fa:	81 30       	cpi	r24, 0x01	; 1
 2fc:	30 f0       	brcs	.+12     	; 0x30a <DIO_TogglePinValue+0x20>
 2fe:	82 30       	cpi	r24, 0x02	; 2
 300:	01 f1       	breq	.+64     	; 0x342 <DIO_TogglePinValue+0x58>
 302:	83 30       	cpi	r24, 0x03	; 3
 304:	09 f0       	breq	.+2      	; 0x308 <DIO_TogglePinValue+0x1e>
 306:	3d c0       	rjmp	.+122    	; 0x382 <DIO_TogglePinValue+0x98>
 308:	2a c0       	rjmp	.+84     	; 0x35e <DIO_TogglePinValue+0x74>
 30a:	2b b3       	in	r18, 0x1b	; 27
 30c:	81 e0       	ldi	r24, 0x01	; 1
 30e:	90 e0       	ldi	r25, 0x00	; 0
 310:	ac 01       	movw	r20, r24
 312:	02 c0       	rjmp	.+4      	; 0x318 <DIO_TogglePinValue+0x2e>
 314:	44 0f       	add	r20, r20
 316:	55 1f       	adc	r21, r21
 318:	6a 95       	dec	r22
 31a:	e2 f7       	brpl	.-8      	; 0x314 <DIO_TogglePinValue+0x2a>
 31c:	ba 01       	movw	r22, r20
 31e:	62 27       	eor	r22, r18
 320:	6b bb       	out	0x1b, r22	; 27
 322:	80 e0       	ldi	r24, 0x00	; 0
 324:	08 95       	ret
 326:	28 b3       	in	r18, 0x18	; 24
 328:	81 e0       	ldi	r24, 0x01	; 1
 32a:	90 e0       	ldi	r25, 0x00	; 0
 32c:	ac 01       	movw	r20, r24
 32e:	02 c0       	rjmp	.+4      	; 0x334 <DIO_TogglePinValue+0x4a>
 330:	44 0f       	add	r20, r20
 332:	55 1f       	adc	r21, r21
 334:	6a 95       	dec	r22
 336:	e2 f7       	brpl	.-8      	; 0x330 <DIO_TogglePinValue+0x46>
 338:	ba 01       	movw	r22, r20
 33a:	62 27       	eor	r22, r18
 33c:	68 bb       	out	0x18, r22	; 24
 33e:	80 e0       	ldi	r24, 0x00	; 0
 340:	08 95       	ret
 342:	25 b3       	in	r18, 0x15	; 21
 344:	81 e0       	ldi	r24, 0x01	; 1
 346:	90 e0       	ldi	r25, 0x00	; 0
 348:	ac 01       	movw	r20, r24
 34a:	02 c0       	rjmp	.+4      	; 0x350 <DIO_TogglePinValue+0x66>
 34c:	44 0f       	add	r20, r20
 34e:	55 1f       	adc	r21, r21
 350:	6a 95       	dec	r22
 352:	e2 f7       	brpl	.-8      	; 0x34c <DIO_TogglePinValue+0x62>
 354:	ba 01       	movw	r22, r20
 356:	62 27       	eor	r22, r18
 358:	65 bb       	out	0x15, r22	; 21
 35a:	80 e0       	ldi	r24, 0x00	; 0
 35c:	08 95       	ret
 35e:	22 b3       	in	r18, 0x12	; 18
 360:	81 e0       	ldi	r24, 0x01	; 1
 362:	90 e0       	ldi	r25, 0x00	; 0
 364:	ac 01       	movw	r20, r24
 366:	02 c0       	rjmp	.+4      	; 0x36c <DIO_TogglePinValue+0x82>
 368:	44 0f       	add	r20, r20
 36a:	55 1f       	adc	r21, r21
 36c:	6a 95       	dec	r22
 36e:	e2 f7       	brpl	.-8      	; 0x368 <DIO_TogglePinValue+0x7e>
 370:	ba 01       	movw	r22, r20
 372:	62 27       	eor	r22, r18
 374:	62 bb       	out	0x12, r22	; 18
 376:	80 e0       	ldi	r24, 0x00	; 0
 378:	08 95       	ret
 37a:	81 e0       	ldi	r24, 0x01	; 1
 37c:	08 95       	ret
 37e:	81 e0       	ldi	r24, 0x01	; 1
 380:	08 95       	ret
 382:	80 e0       	ldi	r24, 0x00	; 0
 384:	08 95       	ret

00000386 <DIO_ReadValue>:
 386:	84 30       	cpi	r24, 0x04	; 4
 388:	08 f0       	brcs	.+2      	; 0x38c <DIO_ReadValue+0x6>
 38a:	49 c0       	rjmp	.+146    	; 0x41e <DIO_ReadValue+0x98>
 38c:	68 30       	cpi	r22, 0x08	; 8
 38e:	08 f0       	brcs	.+2      	; 0x392 <DIO_ReadValue+0xc>
 390:	48 c0       	rjmp	.+144    	; 0x422 <DIO_ReadValue+0x9c>
 392:	41 15       	cp	r20, r1
 394:	51 05       	cpc	r21, r1
 396:	09 f4       	brne	.+2      	; 0x39a <DIO_ReadValue+0x14>
 398:	46 c0       	rjmp	.+140    	; 0x426 <DIO_ReadValue+0xa0>
 39a:	81 30       	cpi	r24, 0x01	; 1
 39c:	b1 f0       	breq	.+44     	; 0x3ca <DIO_ReadValue+0x44>
 39e:	81 30       	cpi	r24, 0x01	; 1
 3a0:	30 f0       	brcs	.+12     	; 0x3ae <DIO_ReadValue+0x28>
 3a2:	82 30       	cpi	r24, 0x02	; 2
 3a4:	01 f1       	breq	.+64     	; 0x3e6 <DIO_ReadValue+0x60>
 3a6:	83 30       	cpi	r24, 0x03	; 3
 3a8:	09 f0       	breq	.+2      	; 0x3ac <DIO_ReadValue+0x26>
 3aa:	3f c0       	rjmp	.+126    	; 0x42a <DIO_ReadValue+0xa4>
 3ac:	2a c0       	rjmp	.+84     	; 0x402 <DIO_ReadValue+0x7c>
 3ae:	89 b3       	in	r24, 0x19	; 25
 3b0:	90 e0       	ldi	r25, 0x00	; 0
 3b2:	9c 01       	movw	r18, r24
 3b4:	02 c0       	rjmp	.+4      	; 0x3ba <DIO_ReadValue+0x34>
 3b6:	35 95       	asr	r19
 3b8:	27 95       	ror	r18
 3ba:	6a 95       	dec	r22
 3bc:	e2 f7       	brpl	.-8      	; 0x3b6 <DIO_ReadValue+0x30>
 3be:	b9 01       	movw	r22, r18
 3c0:	61 70       	andi	r22, 0x01	; 1
 3c2:	fa 01       	movw	r30, r20
 3c4:	60 83       	st	Z, r22
 3c6:	80 e0       	ldi	r24, 0x00	; 0
 3c8:	08 95       	ret
 3ca:	86 b3       	in	r24, 0x16	; 22
 3cc:	90 e0       	ldi	r25, 0x00	; 0
 3ce:	9c 01       	movw	r18, r24
 3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <DIO_ReadValue+0x50>
 3d2:	35 95       	asr	r19
 3d4:	27 95       	ror	r18
 3d6:	6a 95       	dec	r22
 3d8:	e2 f7       	brpl	.-8      	; 0x3d2 <DIO_ReadValue+0x4c>
 3da:	b9 01       	movw	r22, r18
 3dc:	61 70       	andi	r22, 0x01	; 1
 3de:	fa 01       	movw	r30, r20
 3e0:	60 83       	st	Z, r22
 3e2:	80 e0       	ldi	r24, 0x00	; 0
 3e4:	08 95       	ret
 3e6:	83 b3       	in	r24, 0x13	; 19
 3e8:	90 e0       	ldi	r25, 0x00	; 0
 3ea:	9c 01       	movw	r18, r24
 3ec:	02 c0       	rjmp	.+4      	; 0x3f2 <DIO_ReadValue+0x6c>
 3ee:	35 95       	asr	r19
 3f0:	27 95       	ror	r18
 3f2:	6a 95       	dec	r22
 3f4:	e2 f7       	brpl	.-8      	; 0x3ee <DIO_ReadValue+0x68>
 3f6:	b9 01       	movw	r22, r18
 3f8:	61 70       	andi	r22, 0x01	; 1
 3fa:	fa 01       	movw	r30, r20
 3fc:	60 83       	st	Z, r22
 3fe:	80 e0       	ldi	r24, 0x00	; 0
 400:	08 95       	ret
 402:	80 b3       	in	r24, 0x10	; 16
 404:	90 e0       	ldi	r25, 0x00	; 0
 406:	9c 01       	movw	r18, r24
 408:	02 c0       	rjmp	.+4      	; 0x40e <DIO_ReadValue+0x88>
 40a:	35 95       	asr	r19
 40c:	27 95       	ror	r18
 40e:	6a 95       	dec	r22
 410:	e2 f7       	brpl	.-8      	; 0x40a <DIO_ReadValue+0x84>
 412:	b9 01       	movw	r22, r18
 414:	61 70       	andi	r22, 0x01	; 1
 416:	fa 01       	movw	r30, r20
 418:	60 83       	st	Z, r22
 41a:	80 e0       	ldi	r24, 0x00	; 0
 41c:	08 95       	ret
 41e:	81 e0       	ldi	r24, 0x01	; 1
 420:	08 95       	ret
 422:	81 e0       	ldi	r24, 0x01	; 1
 424:	08 95       	ret
 426:	81 e0       	ldi	r24, 0x01	; 1
 428:	08 95       	ret
 42a:	80 e0       	ldi	r24, 0x00	; 0
 42c:	08 95       	ret

0000042e <DIO_activePinInPullUpResistance>:
 42e:	84 30       	cpi	r24, 0x04	; 4
 430:	08 f0       	brcs	.+2      	; 0x434 <DIO_activePinInPullUpResistance+0x6>
 432:	45 c0       	rjmp	.+138    	; 0x4be <DIO_activePinInPullUpResistance+0x90>
 434:	68 30       	cpi	r22, 0x08	; 8
 436:	08 f0       	brcs	.+2      	; 0x43a <DIO_activePinInPullUpResistance+0xc>
 438:	44 c0       	rjmp	.+136    	; 0x4c2 <DIO_activePinInPullUpResistance+0x94>
 43a:	81 30       	cpi	r24, 0x01	; 1
 43c:	b1 f0       	breq	.+44     	; 0x46a <DIO_activePinInPullUpResistance+0x3c>
 43e:	81 30       	cpi	r24, 0x01	; 1
 440:	30 f0       	brcs	.+12     	; 0x44e <DIO_activePinInPullUpResistance+0x20>
 442:	82 30       	cpi	r24, 0x02	; 2
 444:	01 f1       	breq	.+64     	; 0x486 <DIO_activePinInPullUpResistance+0x58>
 446:	83 30       	cpi	r24, 0x03	; 3
 448:	09 f0       	breq	.+2      	; 0x44c <DIO_activePinInPullUpResistance+0x1e>
 44a:	3d c0       	rjmp	.+122    	; 0x4c6 <DIO_activePinInPullUpResistance+0x98>
 44c:	2a c0       	rjmp	.+84     	; 0x4a2 <DIO_activePinInPullUpResistance+0x74>
 44e:	2b b3       	in	r18, 0x1b	; 27
 450:	81 e0       	ldi	r24, 0x01	; 1
 452:	90 e0       	ldi	r25, 0x00	; 0
 454:	ac 01       	movw	r20, r24
 456:	02 c0       	rjmp	.+4      	; 0x45c <DIO_activePinInPullUpResistance+0x2e>
 458:	44 0f       	add	r20, r20
 45a:	55 1f       	adc	r21, r21
 45c:	6a 95       	dec	r22
 45e:	e2 f7       	brpl	.-8      	; 0x458 <DIO_activePinInPullUpResistance+0x2a>
 460:	ba 01       	movw	r22, r20
 462:	62 2b       	or	r22, r18
 464:	6b bb       	out	0x1b, r22	; 27
 466:	80 e0       	ldi	r24, 0x00	; 0
 468:	08 95       	ret
 46a:	28 b3       	in	r18, 0x18	; 24
 46c:	81 e0       	ldi	r24, 0x01	; 1
 46e:	90 e0       	ldi	r25, 0x00	; 0
 470:	ac 01       	movw	r20, r24
 472:	02 c0       	rjmp	.+4      	; 0x478 <DIO_activePinInPullUpResistance+0x4a>
 474:	44 0f       	add	r20, r20
 476:	55 1f       	adc	r21, r21
 478:	6a 95       	dec	r22
 47a:	e2 f7       	brpl	.-8      	; 0x474 <DIO_activePinInPullUpResistance+0x46>
 47c:	ba 01       	movw	r22, r20
 47e:	62 2b       	or	r22, r18
 480:	68 bb       	out	0x18, r22	; 24
 482:	80 e0       	ldi	r24, 0x00	; 0
 484:	08 95       	ret
 486:	25 b3       	in	r18, 0x15	; 21
 488:	81 e0       	ldi	r24, 0x01	; 1
 48a:	90 e0       	ldi	r25, 0x00	; 0
 48c:	ac 01       	movw	r20, r24
 48e:	02 c0       	rjmp	.+4      	; 0x494 <DIO_activePinInPullUpResistance+0x66>
 490:	44 0f       	add	r20, r20
 492:	55 1f       	adc	r21, r21
 494:	6a 95       	dec	r22
 496:	e2 f7       	brpl	.-8      	; 0x490 <DIO_activePinInPullUpResistance+0x62>
 498:	ba 01       	movw	r22, r20
 49a:	62 2b       	or	r22, r18
 49c:	65 bb       	out	0x15, r22	; 21
 49e:	80 e0       	ldi	r24, 0x00	; 0
 4a0:	08 95       	ret
 4a2:	22 b3       	in	r18, 0x12	; 18
 4a4:	81 e0       	ldi	r24, 0x01	; 1
 4a6:	90 e0       	ldi	r25, 0x00	; 0
 4a8:	ac 01       	movw	r20, r24
 4aa:	02 c0       	rjmp	.+4      	; 0x4b0 <DIO_activePinInPullUpResistance+0x82>
 4ac:	44 0f       	add	r20, r20
 4ae:	55 1f       	adc	r21, r21
 4b0:	6a 95       	dec	r22
 4b2:	e2 f7       	brpl	.-8      	; 0x4ac <DIO_activePinInPullUpResistance+0x7e>
 4b4:	ba 01       	movw	r22, r20
 4b6:	62 2b       	or	r22, r18
 4b8:	62 bb       	out	0x12, r22	; 18
 4ba:	80 e0       	ldi	r24, 0x00	; 0
 4bc:	08 95       	ret
 4be:	81 e0       	ldi	r24, 0x01	; 1
 4c0:	08 95       	ret
 4c2:	81 e0       	ldi	r24, 0x01	; 1
 4c4:	08 95       	ret
 4c6:	80 e0       	ldi	r24, 0x00	; 0
 4c8:	08 95       	ret

000004ca <DIO_setPortDirection>:
 4ca:	84 30       	cpi	r24, 0x04	; 4
 4cc:	a8 f5       	brcc	.+106    	; 0x538 <DIO_setPortDirection+0x6e>
 4ce:	81 30       	cpi	r24, 0x01	; 1
 4d0:	91 f0       	breq	.+36     	; 0x4f6 <DIO_setPortDirection+0x2c>
 4d2:	81 30       	cpi	r24, 0x01	; 1
 4d4:	28 f0       	brcs	.+10     	; 0x4e0 <DIO_setPortDirection+0x16>
 4d6:	82 30       	cpi	r24, 0x02	; 2
 4d8:	c9 f0       	breq	.+50     	; 0x50c <DIO_setPortDirection+0x42>
 4da:	83 30       	cpi	r24, 0x03	; 3
 4dc:	79 f5       	brne	.+94     	; 0x53c <DIO_setPortDirection+0x72>
 4de:	21 c0       	rjmp	.+66     	; 0x522 <DIO_setPortDirection+0x58>
 4e0:	6f 3f       	cpi	r22, 0xFF	; 255
 4e2:	29 f4       	brne	.+10     	; 0x4ee <DIO_setPortDirection+0x24>
 4e4:	8a b3       	in	r24, 0x1a	; 26
 4e6:	8f ef       	ldi	r24, 0xFF	; 255
 4e8:	8a bb       	out	0x1a, r24	; 26
 4ea:	80 e0       	ldi	r24, 0x00	; 0
 4ec:	08 95       	ret
 4ee:	8a b3       	in	r24, 0x1a	; 26
 4f0:	1a ba       	out	0x1a, r1	; 26
 4f2:	80 e0       	ldi	r24, 0x00	; 0
 4f4:	08 95       	ret
 4f6:	6f 3f       	cpi	r22, 0xFF	; 255
 4f8:	29 f4       	brne	.+10     	; 0x504 <DIO_setPortDirection+0x3a>
 4fa:	87 b3       	in	r24, 0x17	; 23
 4fc:	8f ef       	ldi	r24, 0xFF	; 255
 4fe:	87 bb       	out	0x17, r24	; 23
 500:	80 e0       	ldi	r24, 0x00	; 0
 502:	08 95       	ret
 504:	87 b3       	in	r24, 0x17	; 23
 506:	17 ba       	out	0x17, r1	; 23
 508:	80 e0       	ldi	r24, 0x00	; 0
 50a:	08 95       	ret
 50c:	6f 3f       	cpi	r22, 0xFF	; 255
 50e:	29 f4       	brne	.+10     	; 0x51a <DIO_setPortDirection+0x50>
 510:	84 b3       	in	r24, 0x14	; 20
 512:	8f ef       	ldi	r24, 0xFF	; 255
 514:	84 bb       	out	0x14, r24	; 20
 516:	80 e0       	ldi	r24, 0x00	; 0
 518:	08 95       	ret
 51a:	84 b3       	in	r24, 0x14	; 20
 51c:	14 ba       	out	0x14, r1	; 20
 51e:	80 e0       	ldi	r24, 0x00	; 0
 520:	08 95       	ret
 522:	6f 3f       	cpi	r22, 0xFF	; 255
 524:	29 f4       	brne	.+10     	; 0x530 <DIO_setPortDirection+0x66>
 526:	81 b3       	in	r24, 0x11	; 17
 528:	8f ef       	ldi	r24, 0xFF	; 255
 52a:	81 bb       	out	0x11, r24	; 17
 52c:	80 e0       	ldi	r24, 0x00	; 0
 52e:	08 95       	ret
 530:	81 b3       	in	r24, 0x11	; 17
 532:	11 ba       	out	0x11, r1	; 17
 534:	80 e0       	ldi	r24, 0x00	; 0
 536:	08 95       	ret
 538:	81 e0       	ldi	r24, 0x01	; 1
 53a:	08 95       	ret
 53c:	80 e0       	ldi	r24, 0x00	; 0
 53e:	08 95       	ret

00000540 <DIO_setPortValue>:
 540:	84 30       	cpi	r24, 0x04	; 4
 542:	a8 f4       	brcc	.+42     	; 0x56e <DIO_setPortValue+0x2e>
 544:	81 30       	cpi	r24, 0x01	; 1
 546:	51 f0       	breq	.+20     	; 0x55c <DIO_setPortValue+0x1c>
 548:	81 30       	cpi	r24, 0x01	; 1
 54a:	28 f0       	brcs	.+10     	; 0x556 <DIO_setPortValue+0x16>
 54c:	82 30       	cpi	r24, 0x02	; 2
 54e:	49 f0       	breq	.+18     	; 0x562 <DIO_setPortValue+0x22>
 550:	83 30       	cpi	r24, 0x03	; 3
 552:	79 f4       	brne	.+30     	; 0x572 <DIO_setPortValue+0x32>
 554:	09 c0       	rjmp	.+18     	; 0x568 <DIO_setPortValue+0x28>
 556:	6b bb       	out	0x1b, r22	; 27
 558:	80 e0       	ldi	r24, 0x00	; 0
 55a:	08 95       	ret
 55c:	68 bb       	out	0x18, r22	; 24
 55e:	80 e0       	ldi	r24, 0x00	; 0
 560:	08 95       	ret
 562:	65 bb       	out	0x15, r22	; 21
 564:	80 e0       	ldi	r24, 0x00	; 0
 566:	08 95       	ret
 568:	62 bb       	out	0x12, r22	; 18
 56a:	80 e0       	ldi	r24, 0x00	; 0
 56c:	08 95       	ret
 56e:	81 e0       	ldi	r24, 0x01	; 1
 570:	08 95       	ret
 572:	80 e0       	ldi	r24, 0x00	; 0
 574:	08 95       	ret

00000576 <DIO_getPortValue>:
 576:	84 30       	cpi	r24, 0x04	; 4
 578:	00 f5       	brcc	.+64     	; 0x5ba <DIO_getPortValue+0x44>
 57a:	61 15       	cp	r22, r1
 57c:	71 05       	cpc	r23, r1
 57e:	f9 f0       	breq	.+62     	; 0x5be <DIO_getPortValue+0x48>
 580:	81 30       	cpi	r24, 0x01	; 1
 582:	61 f0       	breq	.+24     	; 0x59c <DIO_getPortValue+0x26>
 584:	81 30       	cpi	r24, 0x01	; 1
 586:	28 f0       	brcs	.+10     	; 0x592 <DIO_getPortValue+0x1c>
 588:	82 30       	cpi	r24, 0x02	; 2
 58a:	69 f0       	breq	.+26     	; 0x5a6 <DIO_getPortValue+0x30>
 58c:	83 30       	cpi	r24, 0x03	; 3
 58e:	c9 f4       	brne	.+50     	; 0x5c2 <DIO_getPortValue+0x4c>
 590:	0f c0       	rjmp	.+30     	; 0x5b0 <DIO_getPortValue+0x3a>
 592:	8b b3       	in	r24, 0x1b	; 27
 594:	fb 01       	movw	r30, r22
 596:	80 83       	st	Z, r24
 598:	80 e0       	ldi	r24, 0x00	; 0
 59a:	08 95       	ret
 59c:	88 b3       	in	r24, 0x18	; 24
 59e:	fb 01       	movw	r30, r22
 5a0:	80 83       	st	Z, r24
 5a2:	80 e0       	ldi	r24, 0x00	; 0
 5a4:	08 95       	ret
 5a6:	85 b3       	in	r24, 0x15	; 21
 5a8:	fb 01       	movw	r30, r22
 5aa:	80 83       	st	Z, r24
 5ac:	80 e0       	ldi	r24, 0x00	; 0
 5ae:	08 95       	ret
 5b0:	82 b3       	in	r24, 0x12	; 18
 5b2:	fb 01       	movw	r30, r22
 5b4:	80 83       	st	Z, r24
 5b6:	80 e0       	ldi	r24, 0x00	; 0
 5b8:	08 95       	ret
 5ba:	81 e0       	ldi	r24, 0x01	; 1
 5bc:	08 95       	ret
 5be:	81 e0       	ldi	r24, 0x01	; 1
 5c0:	08 95       	ret
 5c2:	80 e0       	ldi	r24, 0x00	; 0
 5c4:	08 95       	ret

000005c6 <DIO_togglePortValue>:
 5c6:	84 30       	cpi	r24, 0x04	; 4
 5c8:	e8 f4       	brcc	.+58     	; 0x604 <DIO_togglePortValue+0x3e>
 5ca:	81 30       	cpi	r24, 0x01	; 1
 5cc:	61 f0       	breq	.+24     	; 0x5e6 <DIO_togglePortValue+0x20>
 5ce:	81 30       	cpi	r24, 0x01	; 1
 5d0:	28 f0       	brcs	.+10     	; 0x5dc <DIO_togglePortValue+0x16>
 5d2:	82 30       	cpi	r24, 0x02	; 2
 5d4:	69 f0       	breq	.+26     	; 0x5f0 <DIO_togglePortValue+0x2a>
 5d6:	83 30       	cpi	r24, 0x03	; 3
 5d8:	b9 f4       	brne	.+46     	; 0x608 <DIO_togglePortValue+0x42>
 5da:	0f c0       	rjmp	.+30     	; 0x5fa <DIO_togglePortValue+0x34>
 5dc:	8b b3       	in	r24, 0x1b	; 27
 5de:	80 95       	com	r24
 5e0:	8b bb       	out	0x1b, r24	; 27
 5e2:	80 e0       	ldi	r24, 0x00	; 0
 5e4:	08 95       	ret
 5e6:	88 b3       	in	r24, 0x18	; 24
 5e8:	80 95       	com	r24
 5ea:	88 bb       	out	0x18, r24	; 24
 5ec:	80 e0       	ldi	r24, 0x00	; 0
 5ee:	08 95       	ret
 5f0:	85 b3       	in	r24, 0x15	; 21
 5f2:	80 95       	com	r24
 5f4:	85 bb       	out	0x15, r24	; 21
 5f6:	80 e0       	ldi	r24, 0x00	; 0
 5f8:	08 95       	ret
 5fa:	82 b3       	in	r24, 0x12	; 18
 5fc:	80 95       	com	r24
 5fe:	82 bb       	out	0x12, r24	; 18
 600:	80 e0       	ldi	r24, 0x00	; 0
 602:	08 95       	ret
 604:	81 e0       	ldi	r24, 0x01	; 1
 606:	08 95       	ret
 608:	80 e0       	ldi	r24, 0x00	; 0
 60a:	08 95       	ret

0000060c <DIO_activePortInPullUpResistance>:
 60c:	84 30       	cpi	r24, 0x04	; 4
 60e:	e8 f4       	brcc	.+58     	; 0x64a <DIO_activePortInPullUpResistance+0x3e>
 610:	81 30       	cpi	r24, 0x01	; 1
 612:	61 f0       	breq	.+24     	; 0x62c <DIO_activePortInPullUpResistance+0x20>
 614:	81 30       	cpi	r24, 0x01	; 1
 616:	28 f0       	brcs	.+10     	; 0x622 <DIO_activePortInPullUpResistance+0x16>
 618:	82 30       	cpi	r24, 0x02	; 2
 61a:	69 f0       	breq	.+26     	; 0x636 <DIO_activePortInPullUpResistance+0x2a>
 61c:	83 30       	cpi	r24, 0x03	; 3
 61e:	b9 f4       	brne	.+46     	; 0x64e <DIO_activePortInPullUpResistance+0x42>
 620:	0f c0       	rjmp	.+30     	; 0x640 <DIO_activePortInPullUpResistance+0x34>
 622:	8b b3       	in	r24, 0x1b	; 27
 624:	8f ef       	ldi	r24, 0xFF	; 255
 626:	8b bb       	out	0x1b, r24	; 27
 628:	80 e0       	ldi	r24, 0x00	; 0
 62a:	08 95       	ret
 62c:	88 b3       	in	r24, 0x18	; 24
 62e:	8f ef       	ldi	r24, 0xFF	; 255
 630:	88 bb       	out	0x18, r24	; 24
 632:	80 e0       	ldi	r24, 0x00	; 0
 634:	08 95       	ret
 636:	85 b3       	in	r24, 0x15	; 21
 638:	8f ef       	ldi	r24, 0xFF	; 255
 63a:	85 bb       	out	0x15, r24	; 21
 63c:	80 e0       	ldi	r24, 0x00	; 0
 63e:	08 95       	ret
 640:	82 b3       	in	r24, 0x12	; 18
 642:	8f ef       	ldi	r24, 0xFF	; 255
 644:	82 bb       	out	0x12, r24	; 18
 646:	80 e0       	ldi	r24, 0x00	; 0
 648:	08 95       	ret
 64a:	81 e0       	ldi	r24, 0x01	; 1
 64c:	08 95       	ret
 64e:	80 e0       	ldi	r24, 0x00	; 0
 650:	08 95       	ret

00000652 <LED_init>:
 652:	84 30       	cpi	r24, 0x04	; 4
 654:	28 f4       	brcc	.+10     	; 0x660 <LED_init+0xe>
 656:	68 30       	cpi	r22, 0x08	; 8
 658:	18 f4       	brcc	.+6      	; 0x660 <LED_init+0xe>
 65a:	41 e0       	ldi	r20, 0x01	; 1
 65c:	0e 94 49 00 	call	0x92	; 0x92 <DIO_SetPinDirection>
 660:	08 95       	ret

00000662 <LED_TurnON>:
 662:	84 30       	cpi	r24, 0x04	; 4
 664:	28 f4       	brcc	.+10     	; 0x670 <LED_TurnON+0xe>
 666:	68 30       	cpi	r22, 0x08	; 8
 668:	18 f4       	brcc	.+6      	; 0x670 <LED_TurnON+0xe>
 66a:	41 e0       	ldi	r20, 0x01	; 1
 66c:	0e 94 df 00 	call	0x1be	; 0x1be <DIO_SetPinValue>
 670:	08 95       	ret

00000672 <LED_TurnOFF>:
 672:	84 30       	cpi	r24, 0x04	; 4
 674:	28 f4       	brcc	.+10     	; 0x680 <LED_TurnOFF+0xe>
 676:	68 30       	cpi	r22, 0x08	; 8
 678:	18 f4       	brcc	.+6      	; 0x680 <LED_TurnOFF+0xe>
 67a:	40 e0       	ldi	r20, 0x00	; 0
 67c:	0e 94 df 00 	call	0x1be	; 0x1be <DIO_SetPinValue>
 680:	08 95       	ret

00000682 <LED_Toggle>:
 682:	84 30       	cpi	r24, 0x04	; 4
 684:	20 f4       	brcc	.+8      	; 0x68e <LED_Toggle+0xc>
 686:	68 30       	cpi	r22, 0x08	; 8
 688:	10 f4       	brcc	.+4      	; 0x68e <LED_Toggle+0xc>
 68a:	0e 94 75 01 	call	0x2ea	; 0x2ea <DIO_TogglePinValue>
 68e:	08 95       	ret

00000690 <main>:
 #include "LED_interface.h"
 #include "LED_config.h "
 #include "LED_private.h"

 int main(void)
 {
 690:	cf 93       	push	r28
 692:	df 93       	push	r29
 694:	0f 92       	push	r0
 696:	cd b7       	in	r28, 0x3d	; 61
 698:	de b7       	in	r29, 0x3e	; 62
	 u8 ReceiveValue;
	 
	 DIO_SetPinDirection(UART_TX_PORT,UART_TX_PIN,DIO_PIN_OUTPUT);
 69a:	83 e0       	ldi	r24, 0x03	; 3
 69c:	61 e0       	ldi	r22, 0x01	; 1
 69e:	41 e0       	ldi	r20, 0x01	; 1
 6a0:	0e 94 49 00 	call	0x92	; 0x92 <DIO_SetPinDirection>
	 DIO_SetPinDirection(UART_RX_PORT,UART_RX_PIN,DIO_PIN_INPUT);
 6a4:	83 e0       	ldi	r24, 0x03	; 3
 6a6:	60 e0       	ldi	r22, 0x00	; 0
 6a8:	40 e0       	ldi	r20, 0x00	; 0
 6aa:	0e 94 49 00 	call	0x92	; 0x92 <DIO_SetPinDirection>
	 
	 UART_init();
 6ae:	0e 94 70 03 	call	0x6e0	; 0x6e0 <UART_init>
	 LED_init(LED0_PORT,LED0_PIN);
 6b2:	82 e0       	ldi	r24, 0x02	; 2
 6b4:	62 e0       	ldi	r22, 0x02	; 2
 6b6:	0e 94 29 03 	call	0x652	; 0x652 <LED_init>
	 
	 while(1)
	 {
		 UART_ReceiveChar(&ReceiveValue);
 6ba:	ce 01       	movw	r24, r28
 6bc:	01 96       	adiw	r24, 0x01	; 1
 6be:	0e 94 79 03 	call	0x6f2	; 0x6f2 <UART_ReceiveChar>
		 if (ReceiveValue=='1')
 6c2:	89 81       	ldd	r24, Y+1	; 0x01
 6c4:	81 33       	cpi	r24, 0x31	; 49
 6c6:	21 f4       	brne	.+8      	; 0x6d0 <main+0x40>
		 {
			 LED_TurnON(LED0_PORT,LED0_PIN);
 6c8:	82 e0       	ldi	r24, 0x02	; 2
 6ca:	62 e0       	ldi	r22, 0x02	; 2
 6cc:	0e 94 31 03 	call	0x662	; 0x662 <LED_TurnON>
		 }
		 if (ReceiveValue=='0')
 6d0:	89 81       	ldd	r24, Y+1	; 0x01
 6d2:	80 33       	cpi	r24, 0x30	; 48
 6d4:	91 f7       	brne	.-28     	; 0x6ba <main+0x2a>
		 {
			 LED_TurnOFF(LED0_PORT,LED0_PIN);
 6d6:	82 e0       	ldi	r24, 0x02	; 2
 6d8:	62 e0       	ldi	r22, 0x02	; 2
 6da:	0e 94 39 03 	call	0x672	; 0x672 <LED_TurnOFF>
 6de:	ed cf       	rjmp	.-38     	; 0x6ba <main+0x2a>

000006e0 <UART_init>:
 6e0:	52 98       	cbi	0x0a, 2	; 10
 6e2:	86 e8       	ldi	r24, 0x86	; 134
 6e4:	80 bd       	out	0x20, r24	; 32
 6e6:	87 e6       	ldi	r24, 0x67	; 103
 6e8:	89 b9       	out	0x09, r24	; 9
 6ea:	59 98       	cbi	0x0b, 1	; 11
 6ec:	53 9a       	sbi	0x0a, 3	; 10
 6ee:	54 9a       	sbi	0x0a, 4	; 10
 6f0:	08 95       	ret

000006f2 <UART_ReceiveChar>:
 6f2:	00 97       	sbiw	r24, 0x00	; 0
 6f4:	29 f0       	breq	.+10     	; 0x700 <UART_ReceiveChar+0xe>
 6f6:	5f 9b       	sbis	0x0b, 7	; 11
 6f8:	fe cf       	rjmp	.-4      	; 0x6f6 <UART_ReceiveChar+0x4>
 6fa:	2c b1       	in	r18, 0x0c	; 12
 6fc:	fc 01       	movw	r30, r24
 6fe:	20 83       	st	Z, r18
 700:	08 95       	ret

00000702 <UART_ReceiveString>:
 702:	00 97       	sbiw	r24, 0x00	; 0
 704:	09 f1       	breq	.+66     	; 0x748 <UART_ReceiveString+0x46>
 706:	66 23       	and	r22, r22
 708:	f9 f0       	breq	.+62     	; 0x748 <UART_ReceiveString+0x46>
 70a:	26 2f       	mov	r18, r22
 70c:	30 e0       	ldi	r19, 0x00	; 0
 70e:	21 50       	subi	r18, 0x01	; 1
 710:	30 40       	sbci	r19, 0x00	; 0
 712:	12 16       	cp	r1, r18
 714:	13 06       	cpc	r1, r19
 716:	9c f4       	brge	.+38     	; 0x73e <UART_ReceiveString+0x3c>
 718:	60 e0       	ldi	r22, 0x00	; 0
 71a:	5f 9b       	sbis	0x0b, 7	; 11
 71c:	fe cf       	rjmp	.-4      	; 0x71a <UART_ReceiveString+0x18>
 71e:	4c b1       	in	r20, 0x0c	; 12
 720:	4a 30       	cpi	r20, 0x0A	; 10
 722:	71 f0       	breq	.+28     	; 0x740 <UART_ReceiveString+0x3e>
 724:	44 23       	and	r20, r20
 726:	61 f0       	breq	.+24     	; 0x740 <UART_ReceiveString+0x3e>
 728:	fc 01       	movw	r30, r24
 72a:	e6 0f       	add	r30, r22
 72c:	f1 1d       	adc	r31, r1
 72e:	40 83       	st	Z, r20
 730:	6f 5f       	subi	r22, 0xFF	; 255
 732:	46 2f       	mov	r20, r22
 734:	50 e0       	ldi	r21, 0x00	; 0
 736:	42 17       	cp	r20, r18
 738:	53 07       	cpc	r21, r19
 73a:	7c f3       	brlt	.-34     	; 0x71a <UART_ReceiveString+0x18>
 73c:	01 c0       	rjmp	.+2      	; 0x740 <UART_ReceiveString+0x3e>
 73e:	60 e0       	ldi	r22, 0x00	; 0
 740:	86 0f       	add	r24, r22
 742:	91 1d       	adc	r25, r1
 744:	fc 01       	movw	r30, r24
 746:	10 82       	st	Z, r1
 748:	08 95       	ret

0000074a <UART_TransmiteChar>:
 74a:	8c b9       	out	0x0c, r24	; 12
 74c:	8b b1       	in	r24, 0x0b	; 11
 74e:	85 ff       	sbrs	r24, 5
 750:	fd cf       	rjmp	.-6      	; 0x74c <UART_TransmiteChar+0x2>
 752:	08 95       	ret

00000754 <UART_TransmiteString>:
 754:	0f 93       	push	r16
 756:	1f 93       	push	r17
 758:	cf 93       	push	r28
 75a:	8c 01       	movw	r16, r24
 75c:	fc 01       	movw	r30, r24
 75e:	80 81       	ld	r24, Z
 760:	88 23       	and	r24, r24
 762:	51 f0       	breq	.+20     	; 0x778 <UART_TransmiteString+0x24>
 764:	c0 e0       	ldi	r28, 0x00	; 0
 766:	0e 94 a5 03 	call	0x74a	; 0x74a <UART_TransmiteChar>
 76a:	cf 5f       	subi	r28, 0xFF	; 255
 76c:	f8 01       	movw	r30, r16
 76e:	ec 0f       	add	r30, r28
 770:	f1 1d       	adc	r31, r1
 772:	80 81       	ld	r24, Z
 774:	88 23       	and	r24, r24
 776:	b9 f7       	brne	.-18     	; 0x766 <UART_TransmiteString+0x12>
 778:	cf 91       	pop	r28
 77a:	1f 91       	pop	r17
 77c:	0f 91       	pop	r16
 77e:	08 95       	ret

00000780 <UART_CallBack_RXC>:
 780:	90 93 61 00 	sts	0x0061, r25
 784:	80 93 60 00 	sts	0x0060, r24
 788:	08 95       	ret

0000078a <UART_CallBack_UDRE>:
 78a:	90 93 63 00 	sts	0x0063, r25
 78e:	80 93 62 00 	sts	0x0062, r24
 792:	08 95       	ret

00000794 <UART_CallBack_TXC>:
 794:	90 93 65 00 	sts	0x0065, r25
 798:	80 93 64 00 	sts	0x0064, r24
 79c:	08 95       	ret

0000079e <__vector_13>:
 79e:	1f 92       	push	r1
 7a0:	0f 92       	push	r0
 7a2:	0f b6       	in	r0, 0x3f	; 63
 7a4:	0f 92       	push	r0
 7a6:	11 24       	eor	r1, r1
 7a8:	2f 93       	push	r18
 7aa:	3f 93       	push	r19
 7ac:	4f 93       	push	r20
 7ae:	5f 93       	push	r21
 7b0:	6f 93       	push	r22
 7b2:	7f 93       	push	r23
 7b4:	8f 93       	push	r24
 7b6:	9f 93       	push	r25
 7b8:	af 93       	push	r26
 7ba:	bf 93       	push	r27
 7bc:	ef 93       	push	r30
 7be:	ff 93       	push	r31
 7c0:	e0 91 60 00 	lds	r30, 0x0060
 7c4:	f0 91 61 00 	lds	r31, 0x0061
 7c8:	30 97       	sbiw	r30, 0x00	; 0
 7ca:	09 f0       	breq	.+2      	; 0x7ce <__vector_13+0x30>
 7cc:	09 95       	icall
 7ce:	ff 91       	pop	r31
 7d0:	ef 91       	pop	r30
 7d2:	bf 91       	pop	r27
 7d4:	af 91       	pop	r26
 7d6:	9f 91       	pop	r25
 7d8:	8f 91       	pop	r24
 7da:	7f 91       	pop	r23
 7dc:	6f 91       	pop	r22
 7de:	5f 91       	pop	r21
 7e0:	4f 91       	pop	r20
 7e2:	3f 91       	pop	r19
 7e4:	2f 91       	pop	r18
 7e6:	0f 90       	pop	r0
 7e8:	0f be       	out	0x3f, r0	; 63
 7ea:	0f 90       	pop	r0
 7ec:	1f 90       	pop	r1
 7ee:	18 95       	reti

000007f0 <__vector_14>:
 7f0:	1f 92       	push	r1
 7f2:	0f 92       	push	r0
 7f4:	0f b6       	in	r0, 0x3f	; 63
 7f6:	0f 92       	push	r0
 7f8:	11 24       	eor	r1, r1
 7fa:	2f 93       	push	r18
 7fc:	3f 93       	push	r19
 7fe:	4f 93       	push	r20
 800:	5f 93       	push	r21
 802:	6f 93       	push	r22
 804:	7f 93       	push	r23
 806:	8f 93       	push	r24
 808:	9f 93       	push	r25
 80a:	af 93       	push	r26
 80c:	bf 93       	push	r27
 80e:	ef 93       	push	r30
 810:	ff 93       	push	r31
 812:	e0 91 62 00 	lds	r30, 0x0062
 816:	f0 91 63 00 	lds	r31, 0x0063
 81a:	30 97       	sbiw	r30, 0x00	; 0
 81c:	09 f0       	breq	.+2      	; 0x820 <__vector_14+0x30>
 81e:	09 95       	icall
 820:	ff 91       	pop	r31
 822:	ef 91       	pop	r30
 824:	bf 91       	pop	r27
 826:	af 91       	pop	r26
 828:	9f 91       	pop	r25
 82a:	8f 91       	pop	r24
 82c:	7f 91       	pop	r23
 82e:	6f 91       	pop	r22
 830:	5f 91       	pop	r21
 832:	4f 91       	pop	r20
 834:	3f 91       	pop	r19
 836:	2f 91       	pop	r18
 838:	0f 90       	pop	r0
 83a:	0f be       	out	0x3f, r0	; 63
 83c:	0f 90       	pop	r0
 83e:	1f 90       	pop	r1
 840:	18 95       	reti

00000842 <__vector_15>:
 842:	1f 92       	push	r1
 844:	0f 92       	push	r0
 846:	0f b6       	in	r0, 0x3f	; 63
 848:	0f 92       	push	r0
 84a:	11 24       	eor	r1, r1
 84c:	2f 93       	push	r18
 84e:	3f 93       	push	r19
 850:	4f 93       	push	r20
 852:	5f 93       	push	r21
 854:	6f 93       	push	r22
 856:	7f 93       	push	r23
 858:	8f 93       	push	r24
 85a:	9f 93       	push	r25
 85c:	af 93       	push	r26
 85e:	bf 93       	push	r27
 860:	ef 93       	push	r30
 862:	ff 93       	push	r31
 864:	e0 91 64 00 	lds	r30, 0x0064
 868:	f0 91 65 00 	lds	r31, 0x0065
 86c:	30 97       	sbiw	r30, 0x00	; 0
 86e:	09 f0       	breq	.+2      	; 0x872 <__stack+0x13>
 870:	09 95       	icall
 872:	ff 91       	pop	r31
 874:	ef 91       	pop	r30
 876:	bf 91       	pop	r27
 878:	af 91       	pop	r26
 87a:	9f 91       	pop	r25
 87c:	8f 91       	pop	r24
 87e:	7f 91       	pop	r23
 880:	6f 91       	pop	r22
 882:	5f 91       	pop	r21
 884:	4f 91       	pop	r20
 886:	3f 91       	pop	r19
 888:	2f 91       	pop	r18
 88a:	0f 90       	pop	r0
 88c:	0f be       	out	0x3f, r0	; 63
 88e:	0f 90       	pop	r0
 890:	1f 90       	pop	r1
 892:	18 95       	reti

00000894 <_exit>:
 894:	f8 94       	cli

00000896 <__stop_program>:
 896:	ff cf       	rjmp	.-2      	; 0x896 <__stop_program>
