
---------- Begin Simulation Statistics ----------
final_tick                                 1080808000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 178442                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   309749                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.66                       # Real time elapsed on the host
host_tick_rate                               92724493                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2079930                       # Number of instructions simulated
sim_ops                                       3610464                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001081                       # Number of seconds simulated
sim_ticks                                  1080808000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               426130                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22777                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            454667                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             237568                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          426130                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           188562                       # Number of indirect misses.
system.cpu.branchPred.lookups                  481731                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11833                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11413                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2358649                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1949338                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             22841                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     346347                       # Number of branches committed
system.cpu.commit.bw_lim_events                597994                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          839834                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2079930                       # Number of instructions committed
system.cpu.commit.committedOps                3610464                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2324594                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.553159                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723098                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1139635     49.03%     49.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       185473      7.98%     57.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       171461      7.38%     64.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230031      9.90%     74.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       597994     25.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2324594                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73256                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10076                       # Number of function calls committed.
system.cpu.commit.int_insts                   3556267                       # Number of committed integer instructions.
system.cpu.commit.loads                        491524                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        19888      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2849021     78.91%     79.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1275      0.04%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            35767      0.99%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2852      0.08%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6214      0.17%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11190      0.31%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12110      0.34%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6509      0.18%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1139      0.03%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          472404     13.08%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         159706      4.42%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19120      0.53%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3610464                       # Class of committed instruction
system.cpu.commit.refs                         663299                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2079930                       # Number of Instructions Simulated
system.cpu.committedOps                       3610464                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.299092                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.299092                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8439                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34582                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50786                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4742                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1017760                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4653898                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   292797                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1130441                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  22903                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89572                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      569554                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2121                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189345                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           147                       # TLB misses on write requests
system.cpu.fetch.Branches                      481731                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    236865                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2207379                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4352                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2810731                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           543                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   45806                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178285                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             322552                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             249401                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.040233                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2553473                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.924777                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1220392     47.79%     47.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74427      2.91%     50.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58660      2.30%     53.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76858      3.01%     56.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1123136     43.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2553473                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118097                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    65036                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    216960000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    216960000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    216960000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    216959600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    216959600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    216959600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8087200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8086800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       558400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       558400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       558400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       558000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4377600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4527200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4468800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4321200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77220400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77253600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77291600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77288800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1646915200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27149                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   374018                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.521247                       # Inst execution rate
system.cpu.iew.exec_refs                       760345                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     189334                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  695422                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                600537                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                907                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               517                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               199233                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4450253                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                571011                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32376                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4110440                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3363                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9993                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  22903                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16241                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           568                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            38971                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          234                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       109011                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        27457                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             74                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19316                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7833                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5776297                       # num instructions consuming a value
system.cpu.iew.wb_count                       4089703                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567002                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3275174                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.513572                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4096235                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6368934                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3532454                       # number of integer regfile writes
system.cpu.ipc                               0.769768                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.769768                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             25528      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3254398     78.56%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1292      0.03%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39143      0.94%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4352      0.11%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1231      0.03%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6773      0.16%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14625      0.35%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13698      0.33%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7021      0.17%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2120      0.05%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               555794     13.42%     94.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178613      4.31%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25001      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13230      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4142819                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   89058                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179511                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85476                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             130214                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4028233                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10677054                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4004227                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5159890                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4449193                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4142819                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1060                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          839778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17457                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            328                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1262980                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2553473                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.622425                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.665634                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1147780     44.95%     44.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              177362      6.95%     51.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              305010     11.94%     63.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              337847     13.23%     77.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              585474     22.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2553473                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.533230                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      236948                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           319                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13469                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4671                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               600537                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              199233                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1544771                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2702021                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  831710                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4958228                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               24                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  49123                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   343024                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14693                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  3779                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11949224                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4583596                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6281099                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1161474                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73809                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  22903                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                175014                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1322848                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            154485                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7266441                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19348                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                861                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    212095                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            910                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6176898                       # The number of ROB reads
system.cpu.rob.rob_writes                     9130311                       # The number of ROB writes
system.cpu.timesIdled                            1453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          412                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37940                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              413                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          636                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            636                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               84                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22711                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12057                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1336                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7960                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1358                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1358                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12057                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       944064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       944064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  944064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13415                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13415    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13415                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11247909                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29119191                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17507                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4133                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23572                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                918                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2103                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2103                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17507                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7558                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49991                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57549                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1267328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1433984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10294                       # Total snoops (count)
system.l2bus.snoopTraffic                       85568                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29903                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014112                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118239                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29482     98.59%     98.59% # Request fanout histogram
system.l2bus.snoop_fanout::1                      420      1.40%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29903                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20406399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18897316                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3126399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1080808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       233583                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           233583                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       233583                       # number of overall hits
system.cpu.icache.overall_hits::total          233583                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3281                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3281                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3281                       # number of overall misses
system.cpu.icache.overall_misses::total          3281                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164365600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164365600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164365600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164365600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       236864                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       236864                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       236864                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       236864                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013852                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013852                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013852                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013852                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50096.190186                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50096.190186                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50096.190186                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50096.190186                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          676                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          676                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          676                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          676                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2605                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2605                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2605                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131814000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131814000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010998                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010998                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010998                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010998                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50600.383877                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50600.383877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50600.383877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50600.383877                       # average overall mshr miss latency
system.cpu.icache.replacements                   2349                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       233583                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          233583                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3281                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3281                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164365600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164365600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       236864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       236864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013852                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013852                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50096.190186                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50096.190186                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          676                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          676                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131814000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131814000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010998                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010998                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50600.383877                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50600.383877                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.489453                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              207920                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2349                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.514261                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.489453                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990193                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990193                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            476333                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           476333                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       666140                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           666140                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       666140                       # number of overall hits
system.cpu.dcache.overall_hits::total          666140                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34980                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34980                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34980                       # number of overall misses
system.cpu.dcache.overall_misses::total         34980                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1693619600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1693619600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1693619600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1693619600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       701120                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       701120                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       701120                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       701120                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049892                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049892                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48416.798170                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48416.798170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48416.798170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48416.798170                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        25901                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          161                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               699                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.054363                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1884                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2797                       # number of writebacks
system.cpu.dcache.writebacks::total              2797                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22486                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22486                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22486                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22486                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12494                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12494                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12494                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4511                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17005                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    573138000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    573138000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    573138000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    256450374                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    829588374                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017820                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017820                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017820                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024254                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45873.059068                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45873.059068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45873.059068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56850.005320                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48784.967598                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15981                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       496502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          496502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32837                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32837                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1587372400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1587372400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       529339                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       529339                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48340.969029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48340.969029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22446                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22446                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    470047200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    470047200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019630                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019630                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45235.992686                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45235.992686                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       169638                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         169638                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106247200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106247200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       171781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       171781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012475                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012475                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49578.721419                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49578.721419                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103090800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103090800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49020.827389                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49020.827389                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4511                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4511                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    256450374                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    256450374                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56850.005320                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56850.005320                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.309867                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              627785                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15981                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.283211                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   735.243761                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   242.066106                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.718011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.236393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          238                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          786                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.232422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1419245                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1419245                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             793                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4954                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          963                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6710                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            793                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4954                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          963                       # number of overall hits
system.l2cache.overall_hits::total               6710                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1811                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7540                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3548                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12899                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1811                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7540                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3548                       # number of overall misses
system.l2cache.overall_misses::total            12899                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122002400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    516204400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    245853101                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    884059901                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122002400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    516204400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    245853101                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    884059901                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2604                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12494                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4511                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19609                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2604                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12494                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4511                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19609                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.695469                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603490                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.786522                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.657810                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.695469                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603490                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.786522                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.657810                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67367.421314                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68462.122016                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69293.433202                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68537.088224                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67367.421314                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68462.122016                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69293.433202                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68537.088224                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1336                       # number of writebacks
system.l2cache.writebacks::total                 1336                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           13                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             22                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           13                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            22                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1811                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7527                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3539                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12877                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1811                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7527                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3539                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          538                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13415                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107514400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    455500000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    217262710                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    780277110                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107514400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    455500000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    217262710                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32096688                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    812373798                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.695469                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602449                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.784527                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.656688                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.695469                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602449                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.784527                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684125                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59367.421314                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60515.477614                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61390.988980                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60594.634620                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59367.421314                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60515.477614                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61390.988980                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59659.271375                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60557.122475                       # average overall mshr miss latency
system.l2cache.replacements                      9375                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2797                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2797                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2797                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2797                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          538                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          538                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32096688                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32096688                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59659.271375                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59659.271375                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          741                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              741                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1362                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1362                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94267600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94267600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2103                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2103                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.647646                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.647646                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69212.628488                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69212.628488                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1358                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1358                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83336800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83336800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645744                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645744                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61367.304860                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61367.304860                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          793                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4213                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          963                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5969                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1811                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6178                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3548                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11537                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122002400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    421936800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    245853101                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    789792301                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2604                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10391                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4511                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17506                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.695469                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.594553                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.786522                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659031                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67367.421314                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68296.665588                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69293.433202                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68457.337349                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1811                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6169                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3539                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11519                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107514400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    372163200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    217262710                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    696940310                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.695469                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.593687                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.784527                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.658003                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59367.421314                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60327.962393                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61390.988980                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60503.542842                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3711.420952                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25655                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9375                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.736533                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.584026                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   281.185510                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2314.315338                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   966.327010                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   136.009068                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003316                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.068649                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.565018                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.235920                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033205                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906109                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1228                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2868                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          144                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1069                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          859                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1929                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.299805                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.700195                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               316927                       # Number of tag accesses
system.l2cache.tags.data_accesses              316927                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1080808000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          481728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       226496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              858560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115904                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115904                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85504                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85504                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1811                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7527                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3539                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          538                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13415                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1336                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1336                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107238288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          445710987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    209561735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31857647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              794368658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107238288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107238288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79111183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79111183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79111183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107238288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         445710987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    209561735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31857647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             873479841                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                57679842000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 281766                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409912                       # Number of bytes of host memory used
host_op_rate                                   477852                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   745.93                       # Real time elapsed on the host
host_tick_rate                               75877550                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   210176365                       # Number of instructions simulated
sim_ops                                     356442158                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056599                       # Number of seconds simulated
sim_ticks                                 56599034000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             12180583                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20337                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10174230                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10144528                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        12180583                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2036055                       # Number of indirect misses.
system.cpu.branchPred.lookups                14192133                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2009604                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6522                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 513197230                       # number of cc regfile reads
system.cpu.cc_regfile_writes                194556381                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             20370                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   14143211                       # Number of branches committed
system.cpu.commit.bw_lim_events              60915648                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          341314                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            208096435                       # Number of instructions committed
system.cpu.commit.committedOps              352831694                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    141371419                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.495778                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.403447                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2727203      1.93%      1.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     52459547     37.11%     39.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     19097508     13.51%     52.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6171513      4.37%     56.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     60915648     43.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    141371419                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   20014729                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2002910                       # Number of function calls committed.
system.cpu.commit.int_insts                 340816032                       # Number of committed integer instructions.
system.cpu.commit.loads                      26534031                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         7354      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        297884784     84.43%     84.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3248421      0.92%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1748      0.00%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            278      0.00%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              42      0.00%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu         4003259      1.13%     86.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1004      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2002792      0.57%     87.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.00%     87.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     87.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         1000      0.00%     87.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      6001110      1.70%     88.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           40      0.00%     88.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2000030      0.57%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        20531553      5.82%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       11143737      3.16%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      6002478      1.70%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1988      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         352831694                       # Class of committed instruction
system.cpu.commit.refs                       37679756                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   208096435                       # Number of Instructions Simulated
system.cpu.committedOps                     352831694                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.679962                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.679962                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           16                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           19                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           46                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            14                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              37369900                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              353335080                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 14215274                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  69021275                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  20932                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              20837290                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    26555719                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            64                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    11152769                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            20                       # TLB misses on write requests
system.cpu.fetch.Branches                    14192133                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  16069635                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     125308912                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1598                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      208660901                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           206                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   41864                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.100299                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           16134566                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           12154132                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.474661                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          141464671                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.500771                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.778219                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 40178342     28.40%     28.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8713962      6.16%     34.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9388359      6.64%     41.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6455994      4.56%     45.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 76728014     54.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            141464671                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  28037778                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 16021844                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  19869726400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  19869726400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  19869726400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  19869726800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  19869726800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  19869726800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)    650060800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)    650061200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        40000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        39200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        39200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        39600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)   1401692000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)   1401699200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)   1401692800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)   1401691600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   3771150000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   3771158800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   3771160400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   3771163200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   141210047600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           32914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                21452                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 14155811                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.494861                       # Inst execution rate
system.cpu.iew.exec_refs                     37708323                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   11152750                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   73022                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              26572510                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 66                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7900                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             11159665                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           353173005                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              26555573                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16642                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             353016866                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   286                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  20932                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   303                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          3003453                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          624                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        38479                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        13941                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            624                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7779                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          13673                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 774958026                       # num instructions consuming a value
system.cpu.iew.wb_count                     353011445                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.398349                       # average fanout of values written-back
system.cpu.iew.wb_producers                 308703460                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.494823                       # insts written-back per cycle
system.cpu.iew.wb_sent                      353014747                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                658561441                       # number of integer regfile reads
system.cpu.int_regfile_writes               310928537                       # number of integer regfile writes
system.cpu.ipc                               1.470671                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.470671                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              8389      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             298045900     84.42%     84.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3248432      0.92%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1873      0.00%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 333      0.00%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  62      0.00%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   60      0.00%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              4007658      1.14%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1152      0.00%     86.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2003826      0.57%     87.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 52      0.00%     87.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     87.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            1000      0.00%     87.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         6002119      1.70%     88.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              42      0.00%     88.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2001030      0.57%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20552116      5.82%     95.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11152163      3.16%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6005155      1.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2146      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              353033508                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                20025342                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            40050851                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     20024832                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           20056725                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              332999777                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          807486445                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    332986613                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         333458187                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  353172880                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 353033508                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 125                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          341311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5609                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             96                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       519529                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     141464671                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.495560                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.201175                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2933176      2.07%      2.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            33552208     23.72%     25.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            37477282     26.49%     52.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            25481284     18.01%     70.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            42020721     29.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       141464671                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.494979                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    16069670                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           4504562                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4484089                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             26572510                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11159665                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                77062701                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                        141497585                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      1                       # Number of system calls
system.cpu.rename.BlockCycles                 4659071                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             521290586                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               29271751                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 21957108                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     85                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    43                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1277658822                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              353281501                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           521915287                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  81507180                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1102                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  20932                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              33319688                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   624700                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          28063190                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        659073108                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            692                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 40                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  52186127                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             41                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    433628779                       # The number of ROB reads
system.cpu.rob.rob_writes                   706439496                       # The number of ROB writes
system.cpu.timesIdled                            1488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         3354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           6705                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               37                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           826                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                380                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           37                       # Transaction distribution
system.membus.trans_dist::CleanEvict              366                       # Transaction distribution
system.membus.trans_dist::ReadExReq                42                       # Transaction distribution
system.membus.trans_dist::ReadExResp               42                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           381                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               423                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     423    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 423                       # Request fanout histogram
system.membus.reqLayer2.occupancy              389608                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             906392                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3301                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            77                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3702                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 51                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                51                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3302                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9583                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          474                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10057                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       204416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        12672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   217088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               427                       # Total snoops (count)
system.l2bus.snoopTraffic                        2368                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3780                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.010317                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.101063                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3741     98.97%     98.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                       39      1.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3780                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              189999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2717591                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3832800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     56599034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     16066161                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16066161                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16066161                       # number of overall hits
system.cpu.icache.overall_hits::total        16066161                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3474                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3474                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3474                       # number of overall misses
system.cpu.icache.overall_misses::total          3474                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     57262800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57262800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     57262800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57262800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16069635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16069635                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16069635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16069635                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000216                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000216                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000216                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000216                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16483.246978                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16483.246978                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16483.246978                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16483.246978                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           81                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          279                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          279                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3195                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3195                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3195                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3195                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49384000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49384000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15456.651017                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15456.651017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15456.651017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15456.651017                       # average overall mshr miss latency
system.cpu.icache.replacements                   3194                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16066161                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16066161                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3474                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3474                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     57262800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57262800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16069635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16069635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000216                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000216                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16483.246978                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16483.246978                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49384000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49384000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15456.651017                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15456.651017                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12571472                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3194                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3935.964934                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32142464                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32142464                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34697729                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34697729                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34697729                       # number of overall hits
system.cpu.dcache.overall_hits::total        34697729                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          230                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            230                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          230                       # number of overall misses
system.cpu.dcache.overall_misses::total           230                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10857600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10857600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10857600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10857600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34697959                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34697959                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34697959                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34697959                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47206.956522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47206.956522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47206.956522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47206.956522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          130                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                16                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           40                       # number of writebacks
system.cpu.dcache.writebacks::total                40                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           83                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           83                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          147                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           11                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          158                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7379200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7379200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      7379200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       553189                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7932389                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50198.639456                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50198.639456                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50198.639456                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50289.909091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50204.993671                       # average overall mshr miss latency
system.cpu.dcache.replacements                    158                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23552037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23552037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          178                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           178                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7819200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7819200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23552215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23552215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43928.089888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43928.089888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           82                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           96                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           96                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4446000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4446000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46312.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46312.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11145692                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11145692                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           52                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3038400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3038400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     11145744                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11145744                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58430.769231                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58430.769231                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           51                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2933200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2933200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57513.725490                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57513.725490                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           11                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           11                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       553189                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       553189                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50289.909091                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 50289.909091                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4683                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               158                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.639241                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   814.196654                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   209.803346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.795114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.204886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          209                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          815                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          808                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.204102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.795898                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69396076                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69396076                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            2879                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              47                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2929                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2879                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             47                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total               2929                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           316                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           100                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            8                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               424                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          316                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          100                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            8                       # number of overall misses
system.l2cache.overall_misses::total              424                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     21359200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      6806000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       522392                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     28687592                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     21359200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      6806000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       522392                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     28687592                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3195                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          147                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           11                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3353                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3195                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          147                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           11                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3353                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.098905                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.680272                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.727273                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.126454                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.098905                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.680272                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.727273                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.126454                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67592.405063                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        68060                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65299                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67659.415094                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67592.405063                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        68060                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65299                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67659.415094                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             37                       # number of writebacks
system.l2cache.writebacks::total                   37                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          316                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           99                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            8                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          423                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          316                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           99                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            8                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          423                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     18839200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      5957600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       458392                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25255192                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     18839200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      5957600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       458392                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25255192                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.098905                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.673469                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.727273                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.126156                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.098905                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.673469                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.727273                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.126156                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59617.721519                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60177.777778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57299                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59704.945626                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59617.721519                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60177.777778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57299                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59704.945626                       # average overall mshr miss latency
system.l2cache.replacements                       427                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           40                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           40                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           40                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           40                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            9                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                9                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           42                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             42                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2796400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2796400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           51                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.823529                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.823529                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66580.952381                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66580.952381                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           42                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           42                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2460400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2460400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.823529                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58580.952381                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58580.952381                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         2879                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           38                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2920                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          316                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           58                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          382                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     21359200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      4009600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       522392                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25891192                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3195                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           96                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3302                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.098905                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.604167                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.727273                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.115687                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67592.405063                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69131.034483                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65299                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67777.989529                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          316                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           57                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          381                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     18839200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      3497200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       458392                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22794792                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.098905                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.593750                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.727273                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.115385                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59617.721519                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61354.385965                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57299                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59828.850394                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1459                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  427                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.416862                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.200200                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1170.763600                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1790.519361                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   981.115375                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   116.401465                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009082                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.285831                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.437139                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.239530                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.028418                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1086                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3010                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1086                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3002                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.265137                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.734863                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                54067                       # Number of tag accesses
system.l2cache.tags.data_accesses               54067                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  56599034000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           20160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            6336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        20160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          20160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2368                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2368                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              315                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               99                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            8                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  422                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            37                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  37                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             356190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             111945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher         9046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 477181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        356190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            356190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           41838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 41838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           41838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            356190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            111945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher         9046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                519019                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                57707525200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              954878867                       # Simulator instruction rate (inst/s)
host_mem_usage                                4416056                       # Number of bytes of host memory used
host_op_rate                               1618964584                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.22                       # Real time elapsed on the host
host_tick_rate                              125717505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   210194033                       # Number of instructions simulated
sim_ops                                     356477508                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27683200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6469                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               910                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6112                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1857                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6469                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4612                       # Number of indirect misses.
system.cpu.branchPred.lookups                    6986                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     334                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          796                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     22818                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    15640                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               935                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3387                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5287                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18595                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                17668                       # Number of instructions committed
system.cpu.commit.committedOps                  35350                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        39581                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.893105                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.462628                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26692     67.44%     67.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3127      7.90%     75.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2350      5.94%     81.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2125      5.37%     86.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5287     13.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        39581                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2562                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  191                       # Number of function calls committed.
system.cpu.commit.int_insts                     34319                       # Number of committed integer instructions.
system.cpu.commit.loads                          5395                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          282      0.80%      0.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            25445     71.98%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              12      0.03%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              193      0.55%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            136      0.38%     73.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.63%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.31%     74.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             178      0.50%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             248      0.70%     75.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            188      0.53%     76.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           106      0.30%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4591     12.99%     89.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2291      6.48%     96.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          804      2.27%     98.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          544      1.54%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             35350                       # Class of committed instruction
system.cpu.commit.refs                           8230                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       17668                       # Number of Instructions Simulated
system.cpu.committedOps                         35350                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.917138                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.917138                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           76                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          186                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          332                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            44                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17219                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  60921                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10929                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     14593                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    948                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1311                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7156                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           100                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3543                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        6986                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3817                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         31270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   353                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          33721                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           161                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1896                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.100942                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12587                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2191                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.487241                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              45000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.504756                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.881870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26653     59.23%     59.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      914      2.03%     61.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      968      2.15%     63.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      996      2.21%     65.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15469     34.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                45000                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3383                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2131                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2312800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        46800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        46400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        46400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        46400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        46400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       112400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       112400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       111600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       110800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1113600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1114000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1114000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1110000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       19056000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           24208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1148                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4185                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.677927                       # Inst execution rate
system.cpu.iew.exec_refs                        10699                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3539                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10432                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8045                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                201                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                22                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4032                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               53935                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7160                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1352                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 46918                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     32                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    948                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    60                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              313                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2652                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1197                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1041                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            107                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     53937                       # num instructions consuming a value
system.cpu.iew.wb_count                         46231                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.606615                       # average fanout of values written-back
system.cpu.iew.wb_producers                     32719                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.668001                       # insts written-back per cycle
system.cpu.iew.wb_sent                          46507                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    67568                       # number of integer regfile reads
system.cpu.int_regfile_writes                   36499                       # number of integer regfile writes
system.cpu.ipc                               0.255288                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.255288                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               630      1.31%      1.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 34695     71.88%     73.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.03%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   220      0.46%     73.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 227      0.47%     74.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.49%     74.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  132      0.27%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  284      0.59%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  318      0.66%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 213      0.44%     76.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                171      0.35%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6398     13.26%     90.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3084      6.39%     96.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1046      2.17%     98.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            600      1.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  48267                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3263                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6548                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3115                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               4854                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  44374                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             135289                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        43116                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             67691                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      53633                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     48267                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 302                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               300                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            174                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        23929                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         45000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.072600                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.529111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27649     61.44%     61.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3332      7.40%     68.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3669      8.15%     77.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3803      8.45%     85.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                6547     14.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           45000                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.697419                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        3845                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               121                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              156                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8045                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4032                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   20108                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            69208                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11896                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 42433                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    376                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11820                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    365                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   285                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                147758                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  58502                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               68628                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     14937                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1621                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    948                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2754                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26219                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              4727                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            86309                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2645                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                150                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2541                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            165                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        88239                       # The number of ROB reads
system.cpu.rob.rob_writes                      113347                       # The number of ROB writes
system.cpu.timesIdled                             283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           58                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1500                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               58                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           834                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                422                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           30                       # Transaction distribution
system.membus.trans_dist::CleanEvict              376                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           421                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               428                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     428    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 428                       # Request fanout histogram
system.membus.reqLayer2.occupancy              381649                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy             926651                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 738                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           131                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1064                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 12                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                12                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            738                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1332                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          918                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2250                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        26048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    54464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               445                       # Total snoops (count)
system.l2bus.snoopTraffic                        1920                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1195                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.050209                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.218468                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1135     94.98%     94.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                       60      5.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1195                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              367200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               700740                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              533199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27683200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3270                       # number of overall hits
system.cpu.icache.overall_hits::total            3270                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          547                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            547                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          547                       # number of overall misses
system.cpu.icache.overall_misses::total           547                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24441200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24441200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24441200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24441200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3817                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3817                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3817                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3817                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.143306                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.143306                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.143306                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.143306                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44682.266910                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44682.266910                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44682.266910                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44682.266910                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          103                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          444                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          444                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          444                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          444                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19259600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19259600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19259600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19259600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.116322                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.116322                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.116322                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.116322                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43377.477477                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43377.477477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43377.477477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43377.477477                       # average overall mshr miss latency
system.cpu.icache.replacements                    444                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3270                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          547                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           547                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24441200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24441200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3817                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3817                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.143306                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.143306                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44682.266910                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44682.266910                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19259600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19259600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.116322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.116322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43377.477477                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43377.477477                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3529865                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5042.664286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8078                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8078                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9141                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9141                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9141                       # number of overall hits
system.cpu.dcache.overall_hits::total            9141                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            499                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          499                       # number of overall misses
system.cpu.dcache.overall_misses::total           499                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     21348800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     21348800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     21348800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     21348800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         9640                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9640                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         9640                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9640                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.051763                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051763                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.051763                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051763                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42783.166333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42783.166333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42783.166333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42783.166333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          212                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.285714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                30                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          101                       # number of writebacks
system.cpu.dcache.writebacks::total               101                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          251                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          251                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          248                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           58                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          306                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10197200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10197200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10197200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3341138                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13538338                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025726                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025726                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025726                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031743                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41117.741935                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41117.741935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41117.741935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57605.827586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44242.934641                       # average overall mshr miss latency
system.cpu.dcache.replacements                    306                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20762800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20762800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.071607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42634.086242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42634.086242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9686800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9686800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40872.573840                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40872.573840                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       586000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       586000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48833.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48833.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       510400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       510400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        46400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        46400                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           58                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           58                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3341138                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3341138                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57605.827586                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57605.827586                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34758011                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1330                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          26133.842857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   823.470914                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   200.529086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.804171                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.195829                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          840                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          618                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.179688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             19586                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            19586                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             195                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             115                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 321                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            195                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            115                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           11                       # number of overall hits
system.l2cache.overall_hits::total                321                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           249                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           133                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               429                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          249                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          133                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           47                       # number of overall misses
system.l2cache.overall_misses::total              429                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17084000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8924000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3216351                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29224351                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17084000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8924000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3216351                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29224351                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          444                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          248                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           58                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             750                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          444                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          248                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           58                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            750                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.560811                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.536290                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.810345                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.572000                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.560811                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.536290                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.810345                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.572000                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68610.441767                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67097.744361                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        68433                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68122.030303                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68610.441767                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67097.744361                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        68433                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68122.030303                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             30                       # number of writebacks
system.l2cache.writebacks::total                   30                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          249                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          133                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          429                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          249                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          133                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           47                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          429                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15092000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7860000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2840351                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25792351                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15092000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7860000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2840351                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25792351                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.560811                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.536290                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.810345                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.572000                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.560811                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.536290                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.810345                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.572000                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60610.441767                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59097.744361                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60433                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60122.030303                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60610.441767                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59097.744361                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60433                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60122.030303                       # average overall mshr miss latency
system.l2cache.replacements                       445                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          101                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          101                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          101                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          101                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       519600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       519600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.583333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.583333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 74228.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 74228.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       463600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       463600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.583333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.583333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66228.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66228.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          195                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          110                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          316                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          249                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          126                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          422                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17084000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8404400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3216351                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     28704751                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          444                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          236                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           58                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          738                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.560811                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.533898                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.810345                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.571816                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68610.441767                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66701.587302                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        68433                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68020.736967                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          249                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          126                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          422                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15092000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7396400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2840351                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25328751                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.560811                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.533898                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.810345                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.571816                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60610.441767                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58701.587302                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60433                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60020.736967                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  19169                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4541                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.221317                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    44.089932                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1263.816383                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1744.068560                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   931.315048                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   112.710077                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010764                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.308549                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.425798                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.227372                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027517                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          988                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3108                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          940                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2703                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.241211                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.758789                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12429                       # Number of tag accesses
system.l2cache.tags.data_accesses               12429                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27683200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15936                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15936                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1920                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1920                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              249                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              133                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           47                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  429                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            30                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  30                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          575655994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          307478904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    108657959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              991792856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     575655994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         575655994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        69356144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              69356144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        69356144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         575655994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         307478904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    108657959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1061149000                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
