--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
ddr2_pinning.ucf -ucf pinning.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_div_rst" MAXDELAY = 0.46 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.435ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/dqs_div_rst
Report:    0.435ns delay meets   0.460ns timing constraint by 0.025ns
From                              To                                Delay(ns)
H4.I                              SLICE_X1Y67.G2                        0.435  
H4.I                              SLICE_X0Y66.F3                        0.373  
H4.I                              SLICE_X0Y67.F4                        0.404  
H4.I                              SLICE_X0Y67.G3                        0.374  
H4.I                              SLICE_X1Y66.F3                        0.376  
H4.I                              SLICE_X1Y66.G2                        0.435  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.279ns.
--------------------------------------------------------------------------------
Slack:                  1.728ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>
Report:    1.279ns delay meets   3.007ns timing constraint by 1.728ns
From                              To                                Delay(ns)
SLICE_X3Y53.X                     SLICE_X2Y62.SR                        0.552  
SLICE_X3Y53.X                     SLICE_X0Y58.SR                        0.804  
SLICE_X3Y53.X                     SLICE_X0Y50.SR                        1.238  
SLICE_X3Y53.X                     SLICE_X2Y52.SR                        0.443  
SLICE_X3Y53.X                     SLICE_X0Y52.SR                        1.259  
SLICE_X3Y53.X                     SLICE_X2Y50.SR                        0.732  
SLICE_X3Y53.X                     SLICE_X2Y58.SR                        0.542  
SLICE_X3Y53.X                     SLICE_X0Y62.SR                        1.098  
SLICE_X3Y53.X                     SLICE_X1Y50.CE                        1.279  
SLICE_X3Y53.X                     SLICE_X1Y49.CE                        0.954  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.335ns.
--------------------------------------------------------------------------------
Slack:                  4.055ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>
Report:    2.335ns delay meets   6.390ns timing constraint by 4.055ns
From                              To                                Delay(ns)
SLICE_X1Y50.YQ                    SLICE_X2Y62.G1                        1.481  
SLICE_X1Y50.YQ                    SLICE_X0Y58.G1                        2.335  
SLICE_X1Y50.YQ                    SLICE_X0Y50.G1                        0.683  
SLICE_X1Y50.YQ                    SLICE_X2Y52.G1                        1.264  
SLICE_X1Y50.YQ                    SLICE_X0Y52.G1                        0.582  
SLICE_X1Y50.YQ                    SLICE_X2Y50.G1                        0.683  
SLICE_X1Y50.YQ                    SLICE_X2Y58.G1                        1.191  
SLICE_X1Y50.YQ                    SLICE_X0Y62.G1                        1.772  
SLICE_X1Y50.YQ                    SLICE_X1Y50.F1                        0.642  
SLICE_X1Y50.YQ                    SLICE_X1Y49.F3                        0.522  
SLICE_X1Y50.YQ                    SLICE_X1Y49.G3                        0.554  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.800ns.
--------------------------------------------------------------------------------
Slack:                  4.590ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>
Report:    1.800ns delay meets   6.390ns timing constraint by 4.590ns
From                              To                                Delay(ns)
SLICE_X1Y50.XQ                    SLICE_X2Y62.G2                        1.800  
SLICE_X1Y50.XQ                    SLICE_X0Y58.G2                        1.254  
SLICE_X1Y50.XQ                    SLICE_X0Y50.G2                        0.736  
SLICE_X1Y50.XQ                    SLICE_X2Y52.G2                        1.018  
SLICE_X1Y50.XQ                    SLICE_X0Y52.G2                        1.007  
SLICE_X1Y50.XQ                    SLICE_X2Y50.G2                        0.720  
SLICE_X1Y50.XQ                    SLICE_X2Y58.G2                        1.531  
SLICE_X1Y50.XQ                    SLICE_X0Y62.G2                        1.693  
SLICE_X1Y50.XQ                    SLICE_X1Y50.F2                        0.715  
SLICE_X1Y50.XQ                    SLICE_X1Y50.G3                        0.690  
SLICE_X1Y50.XQ                    SLICE_X1Y49.F2                        1.192  
SLICE_X1Y50.XQ                    SLICE_X1Y49.G2                        1.174  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.847ns.
--------------------------------------------------------------------------------
Slack:                  4.543ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>
Report:    1.847ns delay meets   6.390ns timing constraint by 4.543ns
From                              To                                Delay(ns)
SLICE_X1Y49.YQ                    SLICE_X2Y62.G3                        1.583  
SLICE_X1Y49.YQ                    SLICE_X0Y58.G3                        1.578  
SLICE_X1Y49.YQ                    SLICE_X0Y50.G3                        1.028  
SLICE_X1Y49.YQ                    SLICE_X2Y52.G3                        0.756  
SLICE_X1Y49.YQ                    SLICE_X0Y52.G3                        1.029  
SLICE_X1Y49.YQ                    SLICE_X2Y50.G3                        0.756  
SLICE_X1Y49.YQ                    SLICE_X2Y58.G3                        1.301  
SLICE_X1Y49.YQ                    SLICE_X0Y62.G3                        1.847  
SLICE_X1Y49.YQ                    SLICE_X1Y50.F4                        0.447  
SLICE_X1Y49.YQ                    SLICE_X1Y50.G4                        0.449  
SLICE_X1Y49.YQ                    SLICE_X1Y49.F1                        0.673  
SLICE_X1Y49.YQ                    SLICE_X1Y49.G1                        0.686  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.741ns.
--------------------------------------------------------------------------------
Slack:                  4.649ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>
Report:    1.741ns delay meets   6.390ns timing constraint by 4.649ns
From                              To                                Delay(ns)
SLICE_X1Y49.XQ                    SLICE_X2Y62.G4                        1.249  
SLICE_X1Y49.XQ                    SLICE_X0Y58.G4                        1.459  
SLICE_X1Y49.XQ                    SLICE_X0Y50.G4                        0.568  
SLICE_X1Y49.XQ                    SLICE_X2Y52.G4                        0.790  
SLICE_X1Y49.XQ                    SLICE_X0Y52.G4                        1.456  
SLICE_X1Y49.XQ                    SLICE_X2Y50.G4                        0.517  
SLICE_X1Y49.XQ                    SLICE_X2Y58.G4                        1.059  
SLICE_X1Y49.XQ                    SLICE_X0Y62.G4                        1.741  
SLICE_X1Y49.XQ                    SLICE_X1Y50.F3                        0.794  
SLICE_X1Y49.XQ                    SLICE_X1Y50.G1                        0.648  
SLICE_X1Y49.XQ                    SLICE_X1Y49.F4                        0.472  
SLICE_X1Y49.XQ                    SLICE_X1Y49.G4                        0.474  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.374ns.
--------------------------------------------------------------------------------
Slack:                  1.633ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>
Report:    1.374ns delay meets   3.007ns timing constraint by 1.633ns
From                              To                                Delay(ns)
SLICE_X3Y52.X                     SLICE_X2Y63.SR                        0.804  
SLICE_X3Y52.X                     SLICE_X0Y59.SR                        1.374  
SLICE_X3Y52.X                     SLICE_X0Y51.SR                        0.758  
SLICE_X3Y52.X                     SLICE_X2Y53.SR                        1.363  
SLICE_X3Y52.X                     SLICE_X0Y53.SR                        1.338  
SLICE_X3Y52.X                     SLICE_X2Y51.SR                        0.872  
SLICE_X3Y52.X                     SLICE_X2Y59.SR                        0.794  
SLICE_X3Y52.X                     SLICE_X0Y63.SR                        1.365  
SLICE_X3Y52.X                     SLICE_X3Y50.CE                        0.814  
SLICE_X3Y52.X                     SLICE_X3Y49.CE                        0.790  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.727ns.
--------------------------------------------------------------------------------
Slack:                  4.663ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>
Report:    1.727ns delay meets   6.390ns timing constraint by 4.663ns
From                              To                                Delay(ns)
SLICE_X3Y49.YQ                    SLICE_X2Y63.G1                        1.170  
SLICE_X3Y49.YQ                    SLICE_X0Y59.G1                        1.656  
SLICE_X3Y49.YQ                    SLICE_X0Y51.G1                        0.846  
SLICE_X3Y49.YQ                    SLICE_X2Y53.G1                        1.458  
SLICE_X3Y49.YQ                    SLICE_X0Y53.G1                        0.846  
SLICE_X3Y49.YQ                    SLICE_X2Y51.G1                        0.659  
SLICE_X3Y49.YQ                    SLICE_X2Y59.G1                        1.727  
SLICE_X3Y49.YQ                    SLICE_X0Y63.G1                        1.227  
SLICE_X3Y49.YQ                    SLICE_X3Y50.F4                        0.538  
SLICE_X3Y49.YQ                    SLICE_X3Y50.G4                        0.540  
SLICE_X3Y49.YQ                    SLICE_X3Y49.F4                        0.494  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.330ns.
--------------------------------------------------------------------------------
Slack:                  5.060ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>
Report:    1.330ns delay meets   6.390ns timing constraint by 5.060ns
From                              To                                Delay(ns)
SLICE_X3Y49.XQ                    SLICE_X2Y63.G2                        1.325  
SLICE_X3Y49.XQ                    SLICE_X0Y59.G2                        1.248  
SLICE_X3Y49.XQ                    SLICE_X0Y51.G2                        0.627  
SLICE_X3Y49.XQ                    SLICE_X2Y53.G2                        0.869  
SLICE_X3Y49.XQ                    SLICE_X0Y53.G2                        0.896  
SLICE_X3Y49.XQ                    SLICE_X2Y51.G2                        0.868  
SLICE_X3Y49.XQ                    SLICE_X2Y59.G2                        1.243  
SLICE_X3Y49.XQ                    SLICE_X0Y63.G2                        1.330  
SLICE_X3Y49.XQ                    SLICE_X3Y50.F2                        0.610  
SLICE_X3Y49.XQ                    SLICE_X3Y50.G2                        0.592  
SLICE_X3Y49.XQ                    SLICE_X3Y49.F1                        0.758  
SLICE_X3Y49.XQ                    SLICE_X3Y49.G1                        0.771  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.867ns.
--------------------------------------------------------------------------------
Slack:                  4.523ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>
Report:    1.867ns delay meets   6.390ns timing constraint by 4.523ns
From                              To                                Delay(ns)
SLICE_X3Y50.YQ                    SLICE_X2Y63.G3                        1.772  
SLICE_X3Y50.YQ                    SLICE_X0Y59.G3                        1.586  
SLICE_X3Y50.YQ                    SLICE_X0Y51.G3                        0.668  
SLICE_X3Y50.YQ                    SLICE_X2Y53.G3                        0.592  
SLICE_X3Y50.YQ                    SLICE_X0Y53.G3                        1.050  
SLICE_X3Y50.YQ                    SLICE_X2Y51.G3                        0.668  
SLICE_X3Y50.YQ                    SLICE_X2Y59.G3                        1.492  
SLICE_X3Y50.YQ                    SLICE_X0Y63.G3                        1.867  
SLICE_X3Y50.YQ                    SLICE_X3Y50.F3                        0.648  
SLICE_X3Y50.YQ                    SLICE_X3Y50.G3                        0.680  
SLICE_X3Y50.YQ                    SLICE_X3Y49.F3                        0.652  
SLICE_X3Y50.YQ                    SLICE_X3Y49.G3                        0.684  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.523ns.
--------------------------------------------------------------------------------
Slack:                  4.867ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>
Report:    1.523ns delay meets   6.390ns timing constraint by 4.867ns
From                              To                                Delay(ns)
SLICE_X3Y50.XQ                    SLICE_X2Y63.G4                        1.523  
SLICE_X3Y50.XQ                    SLICE_X0Y59.G4                        1.516  
SLICE_X3Y50.XQ                    SLICE_X0Y51.G4                        0.511  
SLICE_X3Y50.XQ                    SLICE_X2Y53.G4                        0.595  
SLICE_X3Y50.XQ                    SLICE_X0Y53.G4                        0.595  
SLICE_X3Y50.XQ                    SLICE_X2Y51.G4                        0.751  
SLICE_X3Y50.XQ                    SLICE_X2Y59.G4                        1.127  
SLICE_X3Y50.XQ                    SLICE_X0Y63.G4                        1.247  
SLICE_X3Y50.XQ                    SLICE_X3Y50.F1                        0.818  
SLICE_X3Y50.XQ                    SLICE_X3Y50.G1                        0.831  
SLICE_X3Y50.XQ                    SLICE_X3Y49.F2                        0.580  
SLICE_X3Y50.XQ                    SLICE_X3Y49.G2                        0.562  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.234ns.
--------------------------------------------------------------------------------
Slack:                  1.773ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>
Report:    1.234ns delay meets   3.007ns timing constraint by 1.773ns
From                              To                                Delay(ns)
SLICE_X3Y72.X                     SLICE_X0Y70.SR                        0.685  
SLICE_X3Y72.X                     SLICE_X2Y78.SR                        0.816  
SLICE_X3Y72.X                     SLICE_X2Y68.SR                        0.815  
SLICE_X3Y72.X                     SLICE_X2Y76.SR                        0.811  
SLICE_X3Y72.X                     SLICE_X0Y76.SR                        0.904  
SLICE_X3Y72.X                     SLICE_X2Y70.SR                        0.809  
SLICE_X3Y72.X                     SLICE_X0Y68.SR                        0.953  
SLICE_X3Y72.X                     SLICE_X0Y78.SR                        1.078  
SLICE_X3Y72.X                     SLICE_X1Y70.CE                        0.700  
SLICE_X3Y72.X                     SLICE_X1Y69.CE                        1.234  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.799ns.
--------------------------------------------------------------------------------
Slack:                  4.591ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>
Report:    1.799ns delay meets   6.390ns timing constraint by 4.591ns
From                              To                                Delay(ns)
SLICE_X1Y69.YQ                    SLICE_X0Y70.G1                        0.619  
SLICE_X1Y69.YQ                    SLICE_X2Y78.G1                        1.531  
SLICE_X1Y69.YQ                    SLICE_X2Y68.G1                        0.671  
SLICE_X1Y69.YQ                    SLICE_X2Y76.G1                        1.799  
SLICE_X1Y69.YQ                    SLICE_X0Y76.G1                        1.794  
SLICE_X1Y69.YQ                    SLICE_X2Y70.G1                        1.345  
SLICE_X1Y69.YQ                    SLICE_X0Y68.G1                        0.671  
SLICE_X1Y69.YQ                    SLICE_X0Y78.G1                        1.526  
SLICE_X1Y69.YQ                    SLICE_X1Y70.F4                        0.498  
SLICE_X1Y69.YQ                    SLICE_X1Y70.G4                        0.500  
SLICE_X1Y69.YQ                    SLICE_X1Y69.F4                        0.550  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.171ns.
--------------------------------------------------------------------------------
Slack:                  4.219ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>
Report:    2.171ns delay meets   6.390ns timing constraint by 4.219ns
From                              To                                Delay(ns)
SLICE_X1Y69.XQ                    SLICE_X0Y70.G2                        0.798  
SLICE_X1Y69.XQ                    SLICE_X2Y78.G2                        1.626  
SLICE_X1Y69.XQ                    SLICE_X2Y68.G2                        0.558  
SLICE_X1Y69.XQ                    SLICE_X2Y76.G2                        1.626  
SLICE_X1Y69.XQ                    SLICE_X0Y76.G2                        1.902  
SLICE_X1Y69.XQ                    SLICE_X2Y70.G2                        1.075  
SLICE_X1Y69.XQ                    SLICE_X0Y68.G2                        0.622  
SLICE_X1Y69.XQ                    SLICE_X0Y78.G2                        2.171  
SLICE_X1Y69.XQ                    SLICE_X1Y70.F3                        0.720  
SLICE_X1Y69.XQ                    SLICE_X1Y70.G3                        0.752  
SLICE_X1Y69.XQ                    SLICE_X1Y69.F3                        0.544  
SLICE_X1Y69.XQ                    SLICE_X1Y69.G3                        0.576  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.630ns.
--------------------------------------------------------------------------------
Slack:                  4.760ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>
Report:    1.630ns delay meets   6.390ns timing constraint by 4.760ns
From                              To                                Delay(ns)
SLICE_X1Y70.YQ                    SLICE_X0Y70.G3                        0.582  
SLICE_X1Y70.YQ                    SLICE_X2Y78.G3                        1.091  
SLICE_X1Y70.YQ                    SLICE_X2Y68.G3                        0.832  
SLICE_X1Y70.YQ                    SLICE_X2Y76.G3                        0.822  
SLICE_X1Y70.YQ                    SLICE_X0Y76.G3                        1.361  
SLICE_X1Y70.YQ                    SLICE_X2Y70.G3                        0.555  
SLICE_X1Y70.YQ                    SLICE_X0Y68.G3                        1.116  
SLICE_X1Y70.YQ                    SLICE_X0Y78.G3                        1.630  
SLICE_X1Y70.YQ                    SLICE_X1Y70.F2                        0.661  
SLICE_X1Y70.YQ                    SLICE_X1Y70.G2                        0.643  
SLICE_X1Y70.YQ                    SLICE_X1Y69.F2                        1.195  
SLICE_X1Y70.YQ                    SLICE_X1Y69.G4                        0.516  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.296ns.
--------------------------------------------------------------------------------
Slack:                  5.094ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>
Report:    1.296ns delay meets   6.390ns timing constraint by 5.094ns
From                              To                                Delay(ns)
SLICE_X1Y70.XQ                    SLICE_X0Y70.G4                        0.701  
SLICE_X1Y70.XQ                    SLICE_X2Y78.G4                        1.296  
SLICE_X1Y70.XQ                    SLICE_X2Y68.G4                        1.105  
SLICE_X1Y70.XQ                    SLICE_X2Y76.G4                        1.105  
SLICE_X1Y70.XQ                    SLICE_X0Y76.G4                        0.839  
SLICE_X1Y70.XQ                    SLICE_X2Y70.G4                        0.701  
SLICE_X1Y70.XQ                    SLICE_X0Y68.G4                        0.614  
SLICE_X1Y70.XQ                    SLICE_X0Y78.G4                        1.108  
SLICE_X1Y70.XQ                    SLICE_X1Y70.F1                        0.768  
SLICE_X1Y70.XQ                    SLICE_X1Y70.G1                        0.781  
SLICE_X1Y70.XQ                    SLICE_X1Y69.F1                        0.681  
SLICE_X1Y70.XQ                    SLICE_X1Y69.G1                        0.694  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.510ns.
--------------------------------------------------------------------------------
Slack:                  1.497ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>
Report:    1.510ns delay meets   3.007ns timing constraint by 1.497ns
From                              To                                Delay(ns)
SLICE_X0Y72.X                     SLICE_X0Y71.SR                        0.957  
SLICE_X0Y72.X                     SLICE_X2Y79.SR                        1.084  
SLICE_X0Y72.X                     SLICE_X2Y69.SR                        0.966  
SLICE_X0Y72.X                     SLICE_X2Y77.SR                        0.890  
SLICE_X0Y72.X                     SLICE_X0Y77.SR                        0.886  
SLICE_X0Y72.X                     SLICE_X2Y71.SR                        0.962  
SLICE_X0Y72.X                     SLICE_X0Y69.SR                        0.961  
SLICE_X0Y72.X                     SLICE_X0Y79.SR                        0.822  
SLICE_X0Y72.X                     SLICE_X3Y70.CE                        0.703  
SLICE_X0Y72.X                     SLICE_X3Y69.CE                        1.510  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.529ns.
--------------------------------------------------------------------------------
Slack:                  4.861ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>
Report:    1.529ns delay meets   6.390ns timing constraint by 4.861ns
From                              To                                Delay(ns)
SLICE_X3Y69.YQ                    SLICE_X0Y71.G1                        1.178  
SLICE_X3Y69.YQ                    SLICE_X2Y79.G1                        1.264  
SLICE_X3Y69.YQ                    SLICE_X2Y69.G1                        0.656  
SLICE_X3Y69.YQ                    SLICE_X2Y77.G1                        1.264  
SLICE_X3Y69.YQ                    SLICE_X0Y77.G1                        1.529  
SLICE_X3Y69.YQ                    SLICE_X2Y71.G1                        0.700  
SLICE_X3Y69.YQ                    SLICE_X0Y69.G1                        0.651  
SLICE_X3Y69.YQ                    SLICE_X0Y79.G1                        1.529  
SLICE_X3Y69.YQ                    SLICE_X3Y70.F4                        0.579  
SLICE_X3Y69.YQ                    SLICE_X3Y70.G4                        0.581  
SLICE_X3Y69.YQ                    SLICE_X3Y69.F2                        0.596  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.798ns.
--------------------------------------------------------------------------------
Slack:                  4.592ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>
Report:    1.798ns delay meets   6.390ns timing constraint by 4.592ns
From                              To                                Delay(ns)
SLICE_X3Y69.XQ                    SLICE_X0Y71.G2                        0.928  
SLICE_X3Y69.XQ                    SLICE_X2Y79.G2                        1.668  
SLICE_X3Y69.XQ                    SLICE_X2Y69.G2                        0.657  
SLICE_X3Y69.XQ                    SLICE_X2Y77.G2                        1.401  
SLICE_X3Y69.XQ                    SLICE_X0Y77.G2                        1.531  
SLICE_X3Y69.XQ                    SLICE_X2Y71.G2                        0.755  
SLICE_X3Y69.XQ                    SLICE_X0Y69.G2                        0.657  
SLICE_X3Y69.XQ                    SLICE_X0Y79.G2                        1.798  
SLICE_X3Y69.XQ                    SLICE_X3Y70.F3                        0.677  
SLICE_X3Y69.XQ                    SLICE_X3Y70.G3                        0.709  
SLICE_X3Y69.XQ                    SLICE_X3Y69.F1                        0.752  
SLICE_X3Y69.XQ                    SLICE_X3Y69.G1                        0.765  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.221ns.
--------------------------------------------------------------------------------
Slack:                  5.169ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>
Report:    1.221ns delay meets   6.390ns timing constraint by 5.169ns
From                              To                                Delay(ns)
SLICE_X3Y70.YQ                    SLICE_X0Y71.G3                        0.678  
SLICE_X3Y70.YQ                    SLICE_X2Y79.G3                        1.221  
SLICE_X3Y70.YQ                    SLICE_X2Y69.G3                        0.818  
SLICE_X3Y70.YQ                    SLICE_X2Y77.G3                        1.099  
SLICE_X3Y70.YQ                    SLICE_X0Y77.G3                        0.827  
SLICE_X3Y70.YQ                    SLICE_X2Y71.G3                        0.678  
SLICE_X3Y70.YQ                    SLICE_X0Y69.G3                        0.562  
SLICE_X3Y70.YQ                    SLICE_X0Y79.G3                        1.217  
SLICE_X3Y70.YQ                    SLICE_X3Y70.F2                        0.757  
SLICE_X3Y70.YQ                    SLICE_X3Y70.G2                        0.739  
SLICE_X3Y70.YQ                    SLICE_X3Y69.F3                        0.585  
SLICE_X3Y70.YQ                    SLICE_X3Y69.G3                        0.617  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.362ns.
--------------------------------------------------------------------------------
Slack:                  5.028ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>
Report:    1.362ns delay meets   6.390ns timing constraint by 5.028ns
From                              To                                Delay(ns)
SLICE_X3Y70.XQ                    SLICE_X0Y71.G4                        1.098  
SLICE_X3Y70.XQ                    SLICE_X2Y79.G4                        1.182  
SLICE_X3Y70.XQ                    SLICE_X2Y69.G4                        1.141  
SLICE_X3Y70.XQ                    SLICE_X2Y77.G4                        1.061  
SLICE_X3Y70.XQ                    SLICE_X0Y77.G4                        1.066  
SLICE_X3Y70.XQ                    SLICE_X2Y71.G4                        0.622  
SLICE_X3Y70.XQ                    SLICE_X0Y69.G4                        1.362  
SLICE_X3Y70.XQ                    SLICE_X0Y79.G4                        1.187  
SLICE_X3Y70.XQ                    SLICE_X3Y70.F1                        0.689  
SLICE_X3Y70.XQ                    SLICE_X3Y70.G1                        0.702  
SLICE_X3Y70.XQ                    SLICE_X3Y69.F4                        0.536  
SLICE_X3Y70.XQ                    SLICE_X3Y69.G4                        0.538  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y55.Y                     SLICE_X2Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.550ns.
--------------------------------------------------------------------------------
Slack:                  0.030ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>
Report:    0.550ns delay meets   0.580ns timing constraint by 0.030ns
From                              To                                Delay(ns)
K3.I                              SLICE_X0Y54.F3                        0.471  
K3.I                              SLICE_X0Y54.G3                        0.472  
K3.I                              SLICE_X0Y55.F3                        0.471  
K3.I                              SLICE_X0Y55.G3                        0.436  
K3.I                              SLICE_X2Y54.F3                        0.488  
K3.I                              SLICE_X2Y54.G3                        0.489  
K3.I                              SLICE_X2Y55.F3                        0.488  
K3.I                              SLICE_X2Y55.G3                        0.489  
K3.I                              SLICE_X3Y54.G2                        0.550  
K3.I                              SLICE_X1Y54.G2                        0.533  
K3.I                              SLICE_X3Y55.G1                        0.527  
K3.I                              SLICE_X1Y55.G3                        0.450  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y54.Y                     SLICE_X2Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X2Y55.Y                     SLICE_X3Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y54.X                     SLICE_X2Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y54.Y                     SLICE_X3Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y55.Y                     SLICE_X0Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y54.Y                     SLICE_X0Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y55.Y                     SLICE_X1Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y54.X                     SLICE_X0Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y54.Y                     SLICE_X1Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y75.Y                     SLICE_X2Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.532ns.
--------------------------------------------------------------------------------
Slack:                  0.048ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>
Report:    0.532ns delay meets   0.580ns timing constraint by 0.048ns
From                              To                                Delay(ns)
K6.I                              SLICE_X3Y75.G2                        0.510  
K6.I                              SLICE_X1Y75.G1                        0.532  
K6.I                              SLICE_X3Y74.G2                        0.510  
K6.I                              SLICE_X1Y74.G3                        0.436  
K6.I                              SLICE_X0Y74.F3                        0.435  
K6.I                              SLICE_X0Y74.G3                        0.436  
K6.I                              SLICE_X0Y75.F4                        0.432  
K6.I                              SLICE_X0Y75.G3                        0.436  
K6.I                              SLICE_X2Y74.F4                        0.413  
K6.I                              SLICE_X2Y74.G3                        0.449  
K6.I                              SLICE_X2Y75.F4                        0.413  
K6.I                              SLICE_X2Y75.G3                        0.449  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y74.Y                     SLICE_X2Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.341ns.
--------------------------------------------------------------------------------
Slack:                  -0.151ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4
Error:      0.341ns delay exceeds   0.190ns timing constraint by 0.151ns
From                              To                                Delay(ns)
SLICE_X2Y75.Y                     SLICE_X3Y75.G4                        0.341  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y74.X                     SLICE_X2Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y74.Y                     SLICE_X3Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y75.Y                     SLICE_X0Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y74.Y                     SLICE_X0Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y75.Y                     SLICE_X1Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y74.X                     SLICE_X0Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y74.Y                     SLICE_X1Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay5"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.074ns.
--------------------------------------------------------------------------------
Slack:                  0.126ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5
Report:    0.074ns delay meets   0.200ns timing constraint by 0.126ns
From                              To                                Delay(ns)
SLICE_X1Y66.Y                     SLICE_X0Y67.F2                        0.074  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div"        
 MAXDELAY = 3.007 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.643ns.
--------------------------------------------------------------------------------
Slack:                  1.364ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div
Report:    1.643ns delay meets   3.007ns timing constraint by 1.364ns
From                              To                                Delay(ns)
SLICE_X0Y67.X                     SLICE_X3Y72.F1                        1.238  
SLICE_X0Y67.X                     SLICE_X3Y72.G1                        1.251  
SLICE_X0Y67.X                     SLICE_X3Y53.F1                        1.153  
SLICE_X0Y67.X                     SLICE_X3Y53.G1                        1.166  
SLICE_X0Y67.X                     SLICE_X1Y72.BY                        0.722  
SLICE_X0Y67.X                     SLICE_X1Y53.BY                        1.643  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay3"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3
Report:    0.155ns delay meets   0.200ns timing constraint by 0.045ns
From                              To                                Delay(ns)
SLICE_X1Y67.Y                     SLICE_X0Y66.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay4"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.046ns.
--------------------------------------------------------------------------------
Slack:                  0.154ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4
Report:    0.046ns delay meets   0.200ns timing constraint by 0.154ns
From                              To                                Delay(ns)
SLICE_X0Y66.X                     SLICE_X1Y66.G4                        0.046  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay1"         MAXDELAY = 0.2 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.401ns.
--------------------------------------------------------------------------------
Slack:                  -0.201ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1
Error:      0.401ns delay exceeds   0.200ns timing constraint by 0.201ns
From                              To                                Delay(ns)
SLICE_X1Y66.X                     SLICE_X0Y67.G4                        0.401  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay2"         MAXDELAY = 0.2 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.341ns.
--------------------------------------------------------------------------------
Slack:                  -0.141ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2
Error:      0.341ns delay exceeds   0.200ns timing constraint by 0.141ns
From                              To                                Delay(ns)
SLICE_X0Y67.Y                     SLICE_X1Y67.G4                        0.341  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>" MAXDELAY      
   = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y23.X                    SLICE_X28Y20.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.350ns.
--------------------------------------------------------------------------------
Slack:                  0.050ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>
Report:    0.350ns delay meets   0.400ns timing constraint by 0.050ns
From                              To                                Delay(ns)
SLICE_X29Y21.X                    SLICE_X28Y18.G4                       0.350  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y19.X                    SLICE_X28Y16.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = 
PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10912 paths analyzed, 2322 endpoints analyzed, 247 failing endpoints
 247 timing errors detected. (247 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.476ns.
--------------------------------------------------------------------------------

Paths for end point INST_MMU/ddr2_data_buffer_20 (SLICE_X10Y21.F3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/i_valid (FF)
  Destination:          INST_MMU/ddr2_data_buffer_20 (FF)
  Requirement:          3.759ns
  Data Path Delay:      5.202ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.263 - 0.299)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/i_valid to INST_MMU/ddr2_data_buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/i_valid
                                                       INST_MMU/INST_DDR2_Control_VHDL/i_valid
    SLICE_X13Y26.F3      net (fanout=22)       1.164   INST_MMU/INST_DDR2_Control_VHDL/i_valid
    SLICE_X13Y26.X       Tilo                  0.643   INST_MMU/MMU_STATE_FSM_FFd3
                                                       INST_MMU/MMU_STATE_FSM_FFd3-In1
    SLICE_X10Y21.G3      net (fanout=32)       1.212   INST_MMU/MMU_STATE_FSM_FFd3-In
    SLICE_X10Y21.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<20>
                                                       INST_MMU/ddr2_data_buffer_20_mux000034
    SLICE_X10Y21.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_20_mux000034/O
    SLICE_X10Y21.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<20>
                                                       INST_MMU/ddr2_data_buffer_20_mux000042
                                                       INST_MMU/ddr2_data_buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (2.783ns logic, 2.419ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/data_out_20 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_20 (FF)
  Requirement:          3.759ns
  Data Path Delay:      3.131ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.472 - 0.512)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/data_out_20 to INST_MMU/ddr2_data_buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.YQ       Tcko                  0.580   INST_MMU/INST_DDR2_Control_VHDL/data_out<21>
                                                       INST_MMU/INST_DDR2_Control_VHDL/data_out_20
    SLICE_X10Y21.G4      net (fanout=3)        0.999   INST_MMU/INST_DDR2_Control_VHDL/data_out<20>
    SLICE_X10Y21.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<20>
                                                       INST_MMU/ddr2_data_buffer_20_mux000034
    SLICE_X10Y21.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_20_mux000034/O
    SLICE_X10Y21.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<20>
                                                       INST_MMU/ddr2_data_buffer_20_mux000042
                                                       INST_MMU/ddr2_data_buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (2.089ns logic, 1.042ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/MMU_STATE_FSM_FFd7 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_20 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.301ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.472 - 0.506)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/MMU_STATE_FSM_FFd7 to INST_MMU/ddr2_data_buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.XQ      Tcko                  0.631   INST_MMU/MMU_STATE_FSM_FFd7
                                                       INST_MMU/MMU_STATE_FSM_FFd7
    SLICE_X13Y26.F2      net (fanout=22)       2.263   INST_MMU/MMU_STATE_FSM_FFd7
    SLICE_X13Y26.X       Tilo                  0.643   INST_MMU/MMU_STATE_FSM_FFd3
                                                       INST_MMU/MMU_STATE_FSM_FFd3-In1
    SLICE_X10Y21.G3      net (fanout=32)       1.212   INST_MMU/MMU_STATE_FSM_FFd3-In
    SLICE_X10Y21.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<20>
                                                       INST_MMU/ddr2_data_buffer_20_mux000034
    SLICE_X10Y21.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_20_mux000034/O
    SLICE_X10Y21.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<20>
                                                       INST_MMU/ddr2_data_buffer_20_mux000042
                                                       INST_MMU/ddr2_data_buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      6.301ns (2.783ns logic, 3.518ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/ddr2_data_buffer_25 (SLICE_X16Y31.F3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/i_valid (FF)
  Destination:          INST_MMU/ddr2_data_buffer_25 (FF)
  Requirement:          3.759ns
  Data Path Delay:      4.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.412 - 0.545)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/i_valid to INST_MMU/ddr2_data_buffer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/i_valid
                                                       INST_MMU/INST_DDR2_Control_VHDL/i_valid
    SLICE_X13Y26.F3      net (fanout=22)       1.164   INST_MMU/INST_DDR2_Control_VHDL/i_valid
    SLICE_X13Y26.X       Tilo                  0.643   INST_MMU/MMU_STATE_FSM_FFd3
                                                       INST_MMU/MMU_STATE_FSM_FFd3-In1
    SLICE_X16Y31.G3      net (fanout=32)       0.955   INST_MMU/MMU_STATE_FSM_FFd3-In
    SLICE_X16Y31.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<25>
                                                       INST_MMU/ddr2_data_buffer_25_mux000026
    SLICE_X16Y31.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_25_mux000026/O
    SLICE_X16Y31.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<25>
                                                       INST_MMU/ddr2_data_buffer_25_mux000074
                                                       INST_MMU/ddr2_data_buffer_25
    -------------------------------------------------  ---------------------------
    Total                                      4.945ns (2.783ns logic, 2.162ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/data_out_25 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_25 (FF)
  Requirement:          3.759ns
  Data Path Delay:      3.543ns (Levels of Logic = 2)
  Clock Path Skew:      -0.093ns (0.412 - 0.505)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/data_out_25 to INST_MMU/ddr2_data_buffer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/data_out<25>
                                                       INST_MMU/INST_DDR2_Control_VHDL/data_out_25
    SLICE_X16Y31.G4      net (fanout=4)        1.360   INST_MMU/INST_DDR2_Control_VHDL/data_out<25>
    SLICE_X16Y31.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<25>
                                                       INST_MMU/ddr2_data_buffer_25_mux000026
    SLICE_X16Y31.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_25_mux000026/O
    SLICE_X16Y31.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<25>
                                                       INST_MMU/ddr2_data_buffer_25_mux000074
                                                       INST_MMU/ddr2_data_buffer_25
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (2.140ns logic, 1.403ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/MMU_STATE_FSM_FFd7 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_25 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.044ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.412 - 0.506)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/MMU_STATE_FSM_FFd7 to INST_MMU/ddr2_data_buffer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.XQ      Tcko                  0.631   INST_MMU/MMU_STATE_FSM_FFd7
                                                       INST_MMU/MMU_STATE_FSM_FFd7
    SLICE_X13Y26.F2      net (fanout=22)       2.263   INST_MMU/MMU_STATE_FSM_FFd7
    SLICE_X13Y26.X       Tilo                  0.643   INST_MMU/MMU_STATE_FSM_FFd3
                                                       INST_MMU/MMU_STATE_FSM_FFd3-In1
    SLICE_X16Y31.G3      net (fanout=32)       0.955   INST_MMU/MMU_STATE_FSM_FFd3-In
    SLICE_X16Y31.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<25>
                                                       INST_MMU/ddr2_data_buffer_25_mux000026
    SLICE_X16Y31.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_25_mux000026/O
    SLICE_X16Y31.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<25>
                                                       INST_MMU/ddr2_data_buffer_25_mux000074
                                                       INST_MMU/ddr2_data_buffer_25
    -------------------------------------------------  ---------------------------
    Total                                      6.044ns (2.783ns logic, 3.261ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/ddr2_data_buffer_29 (SLICE_X16Y25.F3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/i_valid (FF)
  Destination:          INST_MMU/ddr2_data_buffer_29 (FF)
  Requirement:          3.759ns
  Data Path Delay:      4.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.418 - 0.545)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/i_valid to INST_MMU/ddr2_data_buffer_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/i_valid
                                                       INST_MMU/INST_DDR2_Control_VHDL/i_valid
    SLICE_X13Y26.F3      net (fanout=22)       1.164   INST_MMU/INST_DDR2_Control_VHDL/i_valid
    SLICE_X13Y26.X       Tilo                  0.643   INST_MMU/MMU_STATE_FSM_FFd3
                                                       INST_MMU/MMU_STATE_FSM_FFd3-In1
    SLICE_X16Y25.G3      net (fanout=32)       0.945   INST_MMU/MMU_STATE_FSM_FFd3-In
    SLICE_X16Y25.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<29>
                                                       INST_MMU/ddr2_data_buffer_29_mux000026
    SLICE_X16Y25.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_29_mux000026/O
    SLICE_X16Y25.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<29>
                                                       INST_MMU/ddr2_data_buffer_29_mux000074
                                                       INST_MMU/ddr2_data_buffer_29
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (2.783ns logic, 2.152ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/data_out_29 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_29 (FF)
  Requirement:          3.759ns
  Data Path Delay:      3.476ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.418 - 0.489)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/data_out_29 to INST_MMU/ddr2_data_buffer_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/data_out<29>
                                                       INST_MMU/INST_DDR2_Control_VHDL/data_out_29
    SLICE_X16Y25.G2      net (fanout=4)        1.293   INST_MMU/INST_DDR2_Control_VHDL/data_out<29>
    SLICE_X16Y25.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<29>
                                                       INST_MMU/ddr2_data_buffer_29_mux000026
    SLICE_X16Y25.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_29_mux000026/O
    SLICE_X16Y25.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<29>
                                                       INST_MMU/ddr2_data_buffer_29_mux000074
                                                       INST_MMU/ddr2_data_buffer_29
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (2.140ns logic, 1.336ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/MMU_STATE_FSM_FFd7 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_29 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.034ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.418 - 0.506)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/MMU_STATE_FSM_FFd7 to INST_MMU/ddr2_data_buffer_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.XQ      Tcko                  0.631   INST_MMU/MMU_STATE_FSM_FFd7
                                                       INST_MMU/MMU_STATE_FSM_FFd7
    SLICE_X13Y26.F2      net (fanout=22)       2.263   INST_MMU/MMU_STATE_FSM_FFd7
    SLICE_X13Y26.X       Tilo                  0.643   INST_MMU/MMU_STATE_FSM_FFd3
                                                       INST_MMU/MMU_STATE_FSM_FFd3-In1
    SLICE_X16Y25.G3      net (fanout=32)       0.945   INST_MMU/MMU_STATE_FSM_FFd3-In
    SLICE_X16Y25.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<29>
                                                       INST_MMU/ddr2_data_buffer_29_mux000026
    SLICE_X16Y25.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_29_mux000026/O
    SLICE_X16Y25.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<29>
                                                       INST_MMU/ddr2_data_buffer_29_mux000074
                                                       INST_MMU/ddr2_data_buffer_29
    -------------------------------------------------  ---------------------------
    Total                                      6.034ns (2.783ns logic, 3.251ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_7/SRL16E (SLICE_X4Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_9 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_7/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.295 - 0.221)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_9 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_7/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y9.XQ        Tcko                  0.473   INST_MMU/INST_DDR2_Control_VHDL/input_adress<9>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_9
    SLICE_X4Y11.BX       net (fanout=1)        0.357   INST_MMU/INST_DDR2_Control_VHDL/input_adress<9>
    SLICE_X4Y11.CLK      Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg<7>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_7/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.684ns (0.327ns logic, 0.357ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E (SLICE_X6Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.652ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_15 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.291 - 0.273)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_15 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.XQ       Tcko                  0.473   INST_MMU/INST_DDR2_Control_VHDL/input_adress<15>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_15
    SLICE_X6Y12.BX       net (fanout=1)        0.343   INST_MMU/INST_DDR2_Control_VHDL/input_adress<15>
    SLICE_X6Y12.CLK      Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg<3>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.327ns logic, 0.343ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_2/SRL16E (SLICE_X6Y12.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_14 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_2/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.291 - 0.273)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_14 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_2/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.YQ       Tcko                  0.464   INST_MMU/INST_DDR2_Control_VHDL/input_adress<15>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_14
    SLICE_X6Y12.BY       net (fanout=1)        0.352   INST_MMU/INST_DDR2_Control_VHDL/input_adress<14>
    SLICE_X6Y12.CLK      Tdh         (-Th)     0.126   INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg<3>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_2/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.338ns logic, 0.352ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.947ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA
  Logical resource: INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_tb
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WA_FSM_FFd4/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WA_FSM_FFd4/SR
  Location pin: SLICE_X14Y2.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WA_FSM_FFd4/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WA_FSM_FFd4/SR
  Location pin: SLICE_X14Y2.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm 
= PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK         
PHASE 1.879675 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1065 paths analyzed, 553 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.360ns.
--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22 (SLICE_X4Y40.F4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.296 - 0.299)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.YQ       Tcko                  0.676   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X2Y30.BX       net (fanout=3)        1.145   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X2Y30.X        Tbxx                  0.860   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X4Y40.G2       net (fanout=32)       3.107   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X4Y40.Y        Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<22>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<9>_SW0
    SLICE_X4Y40.F4       net (fanout=1)        0.060   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N8
    SLICE_X4Y40.CLK      Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<22>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<9>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22
    -------------------------------------------------  ---------------------------
    Total                                      7.357ns (3.045ns logic, 4.312ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.097ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.296 - 0.291)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.XQ       Tcko                  0.591   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X2Y30.G4       net (fanout=35)       0.843   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X2Y30.X        Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X4Y40.G2       net (fanout=32)       3.107   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X4Y40.Y        Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<22>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<9>_SW0
    SLICE_X4Y40.F4       net (fanout=1)        0.060   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N8
    SLICE_X4Y40.CLK      Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<22>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<9>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (3.087ns logic, 4.010ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.901ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.296 - 0.291)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X2Y30.G1       net (fanout=4)        0.607   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X2Y30.X        Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X4Y40.G2       net (fanout=32)       3.107   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X4Y40.Y        Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<22>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<9>_SW0
    SLICE_X4Y40.F4       net (fanout=1)        0.060   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N8
    SLICE_X4Y40.CLK      Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<22>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<9>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22
    -------------------------------------------------  ---------------------------
    Total                                      6.901ns (3.127ns logic, 3.774ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_28 (SLICE_X4Y45.F3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_28 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.182ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.318 - 0.299)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.YQ       Tcko                  0.676   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X2Y30.BX       net (fanout=3)        1.145   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X2Y30.X        Tbxx                  0.860   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X4Y45.G3       net (fanout=32)       2.949   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X4Y45.Y        Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<28>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<3>_SW0
    SLICE_X4Y45.F3       net (fanout=1)        0.043   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N20
    SLICE_X4Y45.CLK      Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<28>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<3>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_28
    -------------------------------------------------  ---------------------------
    Total                                      7.182ns (3.045ns logic, 4.137ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_28 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.922ns (Levels of Logic = 3)
  Clock Path Skew:      0.027ns (0.318 - 0.291)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.XQ       Tcko                  0.591   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X2Y30.G4       net (fanout=35)       0.843   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X2Y30.X        Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X4Y45.G3       net (fanout=32)       2.949   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X4Y45.Y        Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<28>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<3>_SW0
    SLICE_X4Y45.F3       net (fanout=1)        0.043   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N20
    SLICE_X4Y45.CLK      Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<28>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<3>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_28
    -------------------------------------------------  ---------------------------
    Total                                      6.922ns (3.087ns logic, 3.835ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_28 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.726ns (Levels of Logic = 3)
  Clock Path Skew:      0.027ns (0.318 - 0.291)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X2Y30.G1       net (fanout=4)        0.607   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X2Y30.X        Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X4Y45.G3       net (fanout=32)       2.949   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X4Y45.Y        Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<28>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<3>_SW0
    SLICE_X4Y45.F3       net (fanout=1)        0.043   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N20
    SLICE_X4Y45.CLK      Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<28>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<3>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_28
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (3.127ns logic, 3.599ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_14 (SLICE_X7Y48.F2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_14 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.001ns (Levels of Logic = 2)
  Clock Path Skew:      -0.124ns (0.578 - 0.702)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.YQ       Tcko                  0.676   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X2Y30.BX       net (fanout=3)        1.145   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X2Y30.X        Tbxx                  0.860   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X7Y48.F2       net (fanout=32)       3.598   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X7Y48.CLK      Tfck                  0.722   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<14>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<17>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_14
    -------------------------------------------------  ---------------------------
    Total                                      7.001ns (2.258ns logic, 4.743ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_14 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.741ns (Levels of Logic = 2)
  Clock Path Skew:      -0.116ns (0.578 - 0.694)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.XQ       Tcko                  0.591   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X2Y30.G4       net (fanout=35)       0.843   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X2Y30.X        Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X7Y48.F2       net (fanout=32)       3.598   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X7Y48.CLK      Tfck                  0.722   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<14>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<17>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_14
    -------------------------------------------------  ---------------------------
    Total                                      6.741ns (2.300ns logic, 4.441ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_14 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.545ns (Levels of Logic = 2)
  Clock Path Skew:      -0.116ns (0.578 - 0.694)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X2Y30.G1       net (fanout=4)        0.607   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X2Y30.X        Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X7Y48.F2       net (fanout=32)       3.598   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X7Y48.CLK      Tfck                  0.722   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<14>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<17>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_14
    -------------------------------------------------  ---------------------------
    Total                                      6.545ns (2.340ns logic, 4.205ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq_iob_inst/DQ_T (K4.T1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq_iob_inst/DQ_T (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.668ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.343 - 0.259)
  Source Clock:         clk90_tb falling at 5.638ns
  Destination Clock:    clk90_tb falling at 5.638ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val to INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq_iob_inst/DQ_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y60.YQ       Tcko                  0.464   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val
    K4.T1                net (fanout=16)       0.369   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val
    K4.OTCLK1            Tiockt      (-Th)     0.165   cntrl0_ddr2_dq<6>
                                                       INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq_iob_inst/DQ_T
    -------------------------------------------------  ---------------------------
    Total                                      0.668ns (0.299ns logic, 0.369ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/DDR_OUT/ODDR2/FF0 (K5.O1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_1 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/DDR_OUT/ODDR2/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.343 - 0.270)
  Source Clock:         clk90_tb falling at 5.638ns
  Destination Clock:    clk90_tb falling at 5.638ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_1 to INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/DDR_OUT/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y56.XQ       Tcko                  0.505   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2<1>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2_1
    K5.O1                net (fanout=1)        0.287   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2<1>
    K5.OTCLK1            Tiocko      (-Th)     0.012   cntrl0_ddr2_dq<1>
                                                       INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/DDR_OUT/ODDR2/FF0
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.493ns logic, 0.287ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/DQ_T (K5.T1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/DQ_T (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.343 - 0.259)
  Source Clock:         clk90_tb falling at 5.638ns
  Destination Clock:    clk90_tb falling at 5.638ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val to INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/DQ_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y60.YQ       Tcko                  0.464   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val
    K5.T1                net (fanout=16)       0.584   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val
    K5.OTCLK1            Tiockt      (-Th)     0.165   cntrl0_ddr2_dq<1>
                                                       INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/DQ_T
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.299ns logic, 0.584ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<21>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21/SR
  Location pin: SLICE_X0Y25.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<21>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21/SR
  Location pin: SLICE_X0Y25.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<20>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_20/SR
  Location pin: SLICE_X0Y27.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      7.519ns|      4.800ns|     10.476ns|            0|          247|            0|        11977|
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|     10.476ns|          N/A|          247|            0|        10912|            0|
| ucture_top0_clk_dcm0_clk0dcm  |             |             |             |             |             |             |             |
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|      7.360ns|          N/A|            0|            0|         1065|            0|
| ucture_top0_clk_dcm0_clk90dcm |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

4 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLKB_130M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |    8.692|    5.238|    3.382|    7.248|
clk_50mhz      |    8.692|    5.238|    3.382|    7.248|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |    8.692|    5.238|    3.382|    7.248|
clk_50mhz      |    8.692|    5.238|    3.382|    7.248|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 250  Score: 128629  (Setup/Max: 128629, Hold: 0)

Constraints cover 11977 paths, 52 nets, and 5837 connections

Design statistics:
   Minimum period:  10.476ns{1}   (Maximum frequency:  95.456MHz)
   Maximum net delay:   2.335ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 24 16:56:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



