 
****************************************
Report : qor
Design : simple_spi_top
Version: W-2024.09-SP4-1
Date   : Tue May 13 10:49:11 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          9.67
  Critical Path Slack:           0.07
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -0.56
  No. of Hold Violations:       12.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:         70
  Leaf Cell Count:                478
  Buf/Inv Cell Count:              47
  Buf Cell Count:                   0
  Inv Cell Count:                  47
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       347
  Sequential Cell Count:          131
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      809.702789
  Noncombinational Area:   878.321690
  Buf/Inv Area:             59.723840
  Total Buffer Area:             0.00
  Total Inverter Area:          59.72
  Macro/Black Box Area:      0.000000
  Net Area:                347.332657
  -----------------------------------
  Cell Area:              1688.024479
  Design Area:            2035.357136


  Design Rules
  -----------------------------------
  Total Number of Nets:           513
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.52
  Logic Optimization:                  0.92
  Mapping Optimization:                1.25
  -----------------------------------------
  Overall Compile Time:                4.71
  Overall Compile Wall Clock Time:     4.97

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.08  TNS: 0.56  Number of Violating Paths: 12

  --------------------------------------------------------------------


1
